
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.50
 Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k rc4_tb.v rc4.v

yosys> verific -vlog2k rc4_tb.v rc4.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Tue May 31 17:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4_tb.v'
VERIFIC-INFO [VERI-1328] rc4_tb.v:27: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4_tb.v:27: back to file 'rc4_tb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'rc4.v'
VERIFIC-INFO [VERI-1328] rc4.v:22: analyzing included file 'rc4.inc'
VERIFIC-INFO [VERI-2320] rc4.v:22: back to file 'rc4.v'

yosys> synth_rs -top rc4 -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.59

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_sim'.
Generating RTLIL representation for module `\dsp_t1_20x18x64'.
Generating RTLIL representation for module `\dsp_t1_10x9x32'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top rc4

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] rc4.v:24: compiling module 'rc4'
VERIFIC-INFO [VERI-2571] rc4.v:41: extracting RAM for identifier 'key'
VERIFIC-WARNING [VERI-1209] rc4.v:80: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1142] rc4.v:82: system task 'display' is ignored for synthesis
VERIFIC-WARNING [VERI-1209] rc4.v:96: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:121: expression size 9 truncated to fit in target size 8
VERIFIC-WARNING [VERI-1209] rc4.v:141: expression size 12 truncated to fit in target size 11
VERIFIC-WARNING [VERI-1209] rc4.v:143: expression size 9 truncated to fit in target size 8
Importing module rc4.

3.3.1. Analyzing design hierarchy..
Top module:  \rc4

3.3.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8 debug messages>

yosys> bmuxmap

3.5. Executing BMUXMAP pass.

yosys> demuxmap

3.6. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.7. Executing FLATTEN pass (flatten design).

yosys> bmuxmap

3.8. Executing BMUXMAP pass.

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~247 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 291 unused wires.
<suppressed ~17 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module rc4...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.15. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
    New ctrl vector for $pmux cell $verific$select_1890$rc4.v:154$1945: { $verific$n18280$17 $verific$n18281$18 $verific$n18282$19 $verific$n18283$20 $auto$opt_reduce.cc:134:opt_pmux$3277 }
    New ctrl vector for $pmux cell $verific$select_1891$rc4.v:154$1946: { $verific$n18280$17 $verific$n18281$18 $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3279 }
    New ctrl vector for $pmux cell $verific$select_5989$rc4.v:154$1950: { $verific$n18282$19 $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3281 }
    New ctrl vector for $pmux cell $verific$select_5990$rc4.v:154$1951: { $verific$n18283$20 $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3283 }
    New ctrl vector for $pmux cell $verific$select_5993$rc4.v:154$1954: { $verific$n18284$21 $auto$opt_reduce.cc:134:opt_pmux$3285 }
    New ctrl vector for $pmux cell $verific$select_6012$rc4.v:154$1120: { $auto$opt_reduce.cc:134:opt_pmux$3289 $verific$n18301$24 $auto$opt_reduce.cc:134:opt_pmux$3287 }
  Optimizing cells in module \rc4.
Performed a total of 6 changes.

yosys> opt_merge

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$output_ready_reg$rc4.v:154$1957 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$j_reg$rc4.v:154$1958 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$i_reg$rc4.v:154$1955 ($aldff) from module rc4.
Removing never-active async load on $verific$discardCount_reg$rc4.v:154$1962 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$S_reg$rc4.v:154$1960 ($aldff) from module rc4.
Removing never-active async load on $verific$K_reg$rc4.v:154$1964 ($aldff) from module rc4.
Changing const-value async load to async reset on $verific$KSState_reg$rc4.v:154$1956 ($aldff) from module rc4.

yosys> opt_clean

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.15.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.15.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.15.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.16. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> fsm_opt

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat -nosdff

3.17. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$output_ready_reg$rc4.v:154$1957 ($adff) from module rc4 (D = $verific$n22419$26, Q = \output_ready).
Adding EN signal on $verific$j_reg$rc4.v:154$1958 ($adff) from module rc4 (D = $verific$n22397$1104, Q = \j).
Adding EN signal on $verific$i_reg$rc4.v:154$1955 ($adff) from module rc4 (D = $verific$n18291$1103, Q = \i).
Adding EN signal on $verific$discardCount_reg$rc4.v:154$1962 ($dff) from module rc4 (D = $verific$n22406$1105, Q = \discardCount).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = \S[256], Q = \S[256]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2047:2040], Q = \S[0]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2039:2032], Q = \S[1]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2031:2024], Q = \S[2]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2023:2016], Q = \S[3]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2015:2008], Q = \S[4]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [2007:2000], Q = \S[5]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1999:1992], Q = \S[6]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1991:1984], Q = \S[7]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1983:1976], Q = \S[8]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1975:1968], Q = \S[9]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1967:1960], Q = \S[10]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1959:1952], Q = \S[11]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1951:1944], Q = \S[12]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1943:1936], Q = \S[13]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1935:1928], Q = \S[14]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1927:1920], Q = \S[15]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1919:1912], Q = \S[16]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1911:1904], Q = \S[17]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1903:1896], Q = \S[18]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1895:1888], Q = \S[19]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1887:1880], Q = \S[20]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1879:1872], Q = \S[21]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1871:1864], Q = \S[22]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1863:1856], Q = \S[23]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1855:1848], Q = \S[24]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1847:1840], Q = \S[25]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1839:1832], Q = \S[26]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1831:1824], Q = \S[27]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1823:1816], Q = \S[28]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1815:1808], Q = \S[29]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1807:1800], Q = \S[30]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1799:1792], Q = \S[31]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1791:1784], Q = \S[32]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1783:1776], Q = \S[33]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1775:1768], Q = \S[34]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1767:1760], Q = \S[35]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1759:1752], Q = \S[36]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1751:1744], Q = \S[37]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1743:1736], Q = \S[38]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1735:1728], Q = \S[39]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1727:1720], Q = \S[40]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1719:1712], Q = \S[41]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1711:1704], Q = \S[42]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1703:1696], Q = \S[43]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1695:1688], Q = \S[44]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1687:1680], Q = \S[45]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1679:1672], Q = \S[46]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1671:1664], Q = \S[47]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1663:1656], Q = \S[48]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1655:1648], Q = \S[49]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1647:1640], Q = \S[50]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1639:1632], Q = \S[51]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1631:1624], Q = \S[52]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1623:1616], Q = \S[53]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1615:1608], Q = \S[54]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1607:1600], Q = \S[55]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1599:1592], Q = \S[56]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1591:1584], Q = \S[57]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1583:1576], Q = \S[58]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1575:1568], Q = \S[59]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1567:1560], Q = \S[60]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1559:1552], Q = \S[61]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1551:1544], Q = \S[62]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1543:1536], Q = \S[63]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1535:1528], Q = \S[64]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1527:1520], Q = \S[65]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1519:1512], Q = \S[66]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1511:1504], Q = \S[67]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1503:1496], Q = \S[68]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1495:1488], Q = \S[69]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1487:1480], Q = \S[70]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1479:1472], Q = \S[71]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1471:1464], Q = \S[72]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1463:1456], Q = \S[73]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1455:1448], Q = \S[74]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1447:1440], Q = \S[75]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1439:1432], Q = \S[76]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1431:1424], Q = \S[77]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1423:1416], Q = \S[78]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1415:1408], Q = \S[79]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1407:1400], Q = \S[80]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1399:1392], Q = \S[81]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1391:1384], Q = \S[82]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1383:1376], Q = \S[83]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1375:1368], Q = \S[84]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1367:1360], Q = \S[85]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1359:1352], Q = \S[86]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1351:1344], Q = \S[87]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1343:1336], Q = \S[88]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1335:1328], Q = \S[89]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1327:1320], Q = \S[90]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1319:1312], Q = \S[91]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1311:1304], Q = \S[92]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1303:1296], Q = \S[93]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1295:1288], Q = \S[94]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1287:1280], Q = \S[95]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1279:1272], Q = \S[96]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1271:1264], Q = \S[97]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1263:1256], Q = \S[98]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1255:1248], Q = \S[99]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1247:1240], Q = \S[100]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1239:1232], Q = \S[101]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1231:1224], Q = \S[102]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1223:1216], Q = \S[103]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1215:1208], Q = \S[104]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1207:1200], Q = \S[105]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1199:1192], Q = \S[106]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1191:1184], Q = \S[107]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1183:1176], Q = \S[108]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1175:1168], Q = \S[109]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1167:1160], Q = \S[110]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1159:1152], Q = \S[111]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1151:1144], Q = \S[112]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1143:1136], Q = \S[113]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1135:1128], Q = \S[114]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1127:1120], Q = \S[115]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1119:1112], Q = \S[116]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1111:1104], Q = \S[117]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1103:1096], Q = \S[118]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1095:1088], Q = \S[119]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1087:1080], Q = \S[120]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1079:1072], Q = \S[121]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1071:1064], Q = \S[122]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1063:1056], Q = \S[123]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1055:1048], Q = \S[124]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1047:1040], Q = \S[125]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1039:1032], Q = \S[126]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1031:1024], Q = \S[127]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1023:1016], Q = \S[128]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1015:1008], Q = \S[129]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [1007:1000], Q = \S[130]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [999:992], Q = \S[131]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [991:984], Q = \S[132]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [983:976], Q = \S[133]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [975:968], Q = \S[134]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [967:960], Q = \S[135]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [959:952], Q = \S[136]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [951:944], Q = \S[137]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [943:936], Q = \S[138]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [935:928], Q = \S[139]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [927:920], Q = \S[140]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [919:912], Q = \S[141]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [911:904], Q = \S[142]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [903:896], Q = \S[143]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [895:888], Q = \S[144]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [887:880], Q = \S[145]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [879:872], Q = \S[146]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [871:864], Q = \S[147]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [863:856], Q = \S[148]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [855:848], Q = \S[149]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [847:840], Q = \S[150]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [839:832], Q = \S[151]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [831:824], Q = \S[152]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [823:816], Q = \S[153]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [815:808], Q = \S[154]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [807:800], Q = \S[155]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [799:792], Q = \S[156]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [791:784], Q = \S[157]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [783:776], Q = \S[158]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [775:768], Q = \S[159]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [767:760], Q = \S[160]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [759:752], Q = \S[161]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [751:744], Q = \S[162]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [743:736], Q = \S[163]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [735:728], Q = \S[164]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [727:720], Q = \S[165]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [719:712], Q = \S[166]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [711:704], Q = \S[167]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [703:696], Q = \S[168]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [695:688], Q = \S[169]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [687:680], Q = \S[170]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [679:672], Q = \S[171]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [671:664], Q = \S[172]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [663:656], Q = \S[173]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [655:648], Q = \S[174]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [647:640], Q = \S[175]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [639:632], Q = \S[176]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [631:624], Q = \S[177]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [623:616], Q = \S[178]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [615:608], Q = \S[179]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [607:600], Q = \S[180]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [599:592], Q = \S[181]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [591:584], Q = \S[182]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [583:576], Q = \S[183]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [575:568], Q = \S[184]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [567:560], Q = \S[185]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [559:552], Q = \S[186]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [551:544], Q = \S[187]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [543:536], Q = \S[188]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [535:528], Q = \S[189]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [527:520], Q = \S[190]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [519:512], Q = \S[191]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [511:504], Q = \S[192]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [503:496], Q = \S[193]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [495:488], Q = \S[194]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [487:480], Q = \S[195]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [479:472], Q = \S[196]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [471:464], Q = \S[197]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [463:456], Q = \S[198]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [455:448], Q = \S[199]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [447:440], Q = \S[200]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [439:432], Q = \S[201]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [431:424], Q = \S[202]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [423:416], Q = \S[203]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [415:408], Q = \S[204]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [407:400], Q = \S[205]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [399:392], Q = \S[206]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [391:384], Q = \S[207]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [383:376], Q = \S[208]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [375:368], Q = \S[209]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [367:360], Q = \S[210]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [359:352], Q = \S[211]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [351:344], Q = \S[212]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [343:336], Q = \S[213]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [335:328], Q = \S[214]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [327:320], Q = \S[215]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [319:312], Q = \S[216]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [311:304], Q = \S[217]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [303:296], Q = \S[218]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [295:288], Q = \S[219]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [287:280], Q = \S[220]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [279:272], Q = \S[221]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [271:264], Q = \S[222]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [263:256], Q = \S[223]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [255:248], Q = \S[224]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [247:240], Q = \S[225]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [239:232], Q = \S[226]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [231:224], Q = \S[227]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [223:216], Q = \S[228]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [215:208], Q = \S[229]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [207:200], Q = \S[230]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [199:192], Q = \S[231]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [191:184], Q = \S[232]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [183:176], Q = \S[233]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [175:168], Q = \S[234]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [167:160], Q = \S[235]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [159:152], Q = \S[236]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [151:144], Q = \S[237]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [143:136], Q = \S[238]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [135:128], Q = \S[239]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [127:120], Q = \S[240]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [119:112], Q = \S[241]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [111:104], Q = \S[242]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [103:96], Q = \S[243]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [95:88], Q = \S[244]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [87:80], Q = \S[245]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [79:72], Q = \S[246]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [71:64], Q = \S[247]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [63:56], Q = \S[248]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [55:48], Q = \S[249]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [47:40], Q = \S[250]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [39:32], Q = \S[251]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [31:24], Q = \S[252]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [23:16], Q = \S[253]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [15:8], Q = \S[254]).
Adding EN signal on $verific$S_reg$rc4.v:154$1960 ($adff) from module rc4 (D = $verific$n24570$1108 [7:0], Q = \S[255]).
Handling D = Q on $auto$ff.cc:262:slice$3320 ($adffe) from module rc4 (removing D path).
Adding EN signal on $verific$K_reg$rc4.v:154$1964 ($dff) from module rc4 (D = $verific$n22420$1106, Q = \K).
Adding EN signal on $verific$KSState_reg$rc4.v:154$1956 ($adff) from module rc4 (D = $verific$n18286$1102, Q = \KSState).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3320 ($dlatch) from module rc4.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$5634 ($adffe) from module rc4.

yosys> opt_clean

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 3 unused cells and 3 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~263 debug messages>

3.17.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~777 debug messages>
Removed a total of 259 cells.

yosys> opt_dff -sat -nosdff

3.17.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 1 unused cells and 260 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.17.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.17.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.17.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.17.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.17.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.17.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.17.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.17.23. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.18. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3408 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3572 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3410 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3444 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3455 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3471 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3473 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3480 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3482 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3489 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3491 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3498 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3500 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3507 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3509 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3516 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3518 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3525 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3527 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3534 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3545 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3552 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3554 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3561 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3563 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3570 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3327 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3329 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3336 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3338 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3345 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3347 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3354 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3356 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3363 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3365 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3372 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3374 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3381 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3383 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3401 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3417 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3419 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3426 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3428 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3435 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3437 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3446 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3453 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3462 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3464 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3536 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3543 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3390 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3392 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3399 ($ne).
Removed top 5 bits (of 8) from port B of cell rc4.$verific$equal_265$rc4.v:74$1117 ($eq).
Removed top 7 bits (of 8) from port B of cell rc4.$verific$add_268$rc4.v:80$1119 ($add).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3581 ($ne).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_278$rc4.v:84$1130 ($shl).
Removed top 255 bits (of 256) from port A of cell rc4.$verific$Decoder_1068$rc4.v:111$1656 ($shl).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3579 ($ne).
Removed top 10 bits (of 11) from port B of cell rc4.$verific$add_1863$rc4.v:141$1924 ($add).
Removed top 1 bits (of 9) from port A of cell rc4.$verific$equal_1871$rc4.v:145$1930 ($eq).
Removed top 2 bits (of 3) from port B of cell rc4.$verific$equal_1885$rc4.v:89$1938 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1886$rc4.v:105$1939 ($eq).
Removed top 1 bits (of 3) from port B of cell rc4.$verific$equal_1887$rc4.v:109$1940 ($eq).
Removed top 1 bits (of 4) from mux cell rc4.$verific$select_1890$rc4.v:154$1945 ($pmux).
Removed top 1 bits (of 8) from mux cell rc4.$verific$mux_6013$rc4.v:96$1949 ($mux).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3833 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3822 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3815 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3813 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3804 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3797 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3786 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3777 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3770 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3761 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3759 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3752 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3743 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3723 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3714 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3707 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3698 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3696 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3689 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3680 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3660 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3651 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3644 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3635 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3633 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3626 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3617 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3597 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3831 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3806 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3788 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3768 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3750 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3741 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3734 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3705 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3687 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3678 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3671 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3642 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3624 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3615 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3608 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3824 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3795 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3725 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3662 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3599 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3779 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3732 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3669 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3606 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3716 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3653 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3590 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3588 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3840 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3842 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3849 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3851 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3858 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3860 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3867 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3869 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3876 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3878 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3885 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3887 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3894 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3896 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3903 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3905 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3912 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3914 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3921 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3923 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3930 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3932 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3939 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3941 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3948 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3950 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3957 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3959 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3966 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3968 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3975 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3977 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3984 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3986 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3993 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$3995 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4002 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4004 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4011 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4013 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4020 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4022 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4029 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4031 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4038 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4040 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4047 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4049 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4056 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4058 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4065 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4067 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4074 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4076 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4083 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4085 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4092 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4094 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4101 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4103 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4110 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4112 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4119 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4121 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4128 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4130 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4137 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4139 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4146 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4148 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4155 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4157 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4164 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4166 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4173 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4175 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4182 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4184 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4191 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4193 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4200 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4202 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4209 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4211 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4218 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4220 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4227 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4229 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4236 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4238 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4245 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4247 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4254 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4256 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4263 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4265 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4272 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4274 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4281 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4283 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4290 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4292 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4299 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4301 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4308 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4310 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4317 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4319 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4326 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4328 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4335 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4337 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4344 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4346 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4353 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4355 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4362 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4364 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4371 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4373 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4380 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4382 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4389 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4391 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4398 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4400 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4407 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4409 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4416 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4418 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4425 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4427 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4434 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4436 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4443 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4445 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4452 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4454 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4461 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4463 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4470 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4472 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4479 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4481 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4488 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4490 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4497 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4499 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4506 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4508 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4515 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4517 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4524 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4526 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4533 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4535 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4542 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4544 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4551 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4553 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4560 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4562 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4569 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4571 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4578 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4580 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4587 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4589 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4596 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4598 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4605 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4607 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4614 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4616 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4623 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4625 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4632 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4634 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4641 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4643 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4650 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4652 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4659 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4661 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4668 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4670 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4677 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4679 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4686 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4688 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4695 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4697 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4704 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4706 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4713 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4715 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4722 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4724 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4731 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4733 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4740 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4742 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4749 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4751 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4758 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4760 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4767 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4769 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4776 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4778 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4785 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4787 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4794 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4796 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4803 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4805 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4812 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4814 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4821 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4823 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4830 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4832 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4839 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4841 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4848 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4850 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4857 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4859 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4866 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4868 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4875 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4877 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4884 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4886 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4893 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4895 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4902 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4904 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4911 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4913 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4920 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4922 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4929 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4931 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4938 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4940 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4947 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4949 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4956 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4958 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4965 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4967 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4974 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4976 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4983 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4985 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4992 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$4994 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5001 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5003 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5010 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5012 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5019 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5021 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5028 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5030 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5037 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5039 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5046 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5048 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5055 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5057 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5064 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5066 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5073 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5075 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5082 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5084 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5091 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5093 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5100 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5102 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5109 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5111 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5118 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5120 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5127 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5129 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5136 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5138 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5145 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5147 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5154 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5156 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5163 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5165 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5172 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5174 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5181 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5183 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5190 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5192 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5199 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5201 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5208 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5210 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5217 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5219 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5226 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5228 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5235 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5237 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5244 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5246 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5253 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5255 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5262 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5264 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5271 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5273 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5280 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5282 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5289 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5291 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5298 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5300 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5307 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5309 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5316 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5318 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5325 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5327 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5334 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5336 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5343 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5345 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5352 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5354 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5361 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5363 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5370 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5372 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5379 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5381 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5388 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5390 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5397 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5399 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5406 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5408 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5415 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5417 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5424 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5426 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5433 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5435 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5442 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5444 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5451 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5453 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5460 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5462 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5469 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5471 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5478 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5480 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5487 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5489 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5496 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5498 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5505 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5507 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5514 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5516 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5523 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5525 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5532 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5534 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5541 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5543 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5550 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5552 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5559 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5561 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5568 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5570 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5577 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5579 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5586 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5588 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5595 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5597 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5604 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5606 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5613 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5615 ($ne).
Removed top 2 bits (of 3) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5622 ($ne).
Removed top 1 bits (of 2) from port B of cell rc4.$auto$opt_dff.cc:195:make_patterns_logic$5624 ($ne).
Removed top 1 bits (of 4) from mux cell rc4.$verific$mux_274$rc4.v:83$1127 ($mux).
Removed top 1016 bits (of 2048) from wire rc4.$auto$bmuxmap.cc:58:execute$1967.
Removed top 504 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2224.
Removed top 248 bits (of 512) from wire rc4.$auto$bmuxmap.cc:58:execute$2353.
Removed top 120 bits (of 256) from wire rc4.$auto$bmuxmap.cc:58:execute$2418.
Removed top 56 bits (of 128) from wire rc4.$auto$bmuxmap.cc:58:execute$2451.
Removed top 24 bits (of 64) from wire rc4.$auto$bmuxmap.cc:58:execute$2468.
Removed top 8 bits (of 32) from wire rc4.$auto$bmuxmap.cc:58:execute$2477.
Removed top 283 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2487.
Removed top 34 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$2750.
Removed top 34 bits (of 1024) from wire rc4.$auto$bmuxmap.cc:58:execute$3013.
Removed top 1 bits (of 4) from wire rc4.$verific$n18286$1102.
Removed top 1 bits (of 4) from wire rc4.$verific$n2388$291.
Removed top 69 bits (of 2048) from wire rc4.$verific$n24570$1108.
Removed top 1 bits (of 4) from wire rc4.$verific$n7577$552.
Removed top 1 bits (of 4) from wire rc4.KSState.

yosys> peepopt

3.19. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.21. Executing BMUXMAP pass.

yosys> demuxmap

3.22. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rc4:
  creating $macc model for $verific$add_1859$rc4.v:139$1920 ($add).
  creating $macc model for $verific$add_1863$rc4.v:141$1924 ($add).
  creating $macc model for $verific$add_1876$rc4.v:148$1932 ($add).
  creating $macc model for $verific$add_1880$rc4.v:149$1934 ($add).
  creating $macc model for $verific$add_268$rc4.v:80$1119 ($add).
  creating $macc model for $verific$add_801$rc4.v:106$1391 ($add).
  creating $macc model for $verific$add_804$rc4.v:106$1394 ($add).
  creating $alu model for $macc $verific$add_804$rc4.v:106$1394.
  creating $alu model for $macc $verific$add_801$rc4.v:106$1391.
  creating $alu model for $macc $verific$add_268$rc4.v:80$1119.
  creating $alu model for $macc $verific$add_1880$rc4.v:149$1934.
  creating $alu model for $macc $verific$add_1876$rc4.v:148$1932.
  creating $alu model for $macc $verific$add_1863$rc4.v:141$1924.
  creating $alu model for $macc $verific$add_1859$rc4.v:139$1920.
  creating $alu model for $verific$LessThan_1862$rc4.v:140$1923 ($lt): new $alu
  creating $alu cell for $verific$LessThan_1862$rc4.v:140$1923: $auto$alumacc.cc:485:replace_alu$5660
  creating $alu cell for $verific$add_1859$rc4.v:139$1920: $auto$alumacc.cc:485:replace_alu$5665
  creating $alu cell for $verific$add_1863$rc4.v:141$1924: $auto$alumacc.cc:485:replace_alu$5668
  creating $alu cell for $verific$add_1876$rc4.v:148$1932: $auto$alumacc.cc:485:replace_alu$5671
  creating $alu cell for $verific$add_1880$rc4.v:149$1934: $auto$alumacc.cc:485:replace_alu$5674
  creating $alu cell for $verific$add_268$rc4.v:80$1119: $auto$alumacc.cc:485:replace_alu$5677
  creating $alu cell for $verific$add_801$rc4.v:106$1391: $auto$alumacc.cc:485:replace_alu$5680
  creating $alu cell for $verific$add_804$rc4.v:106$1394: $auto$alumacc.cc:485:replace_alu$5683
  created 8 $alu and 0 $macc cells.

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.29. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $verific$mux_1882$rc4.v:149$1935 in front of them:
        $auto$alumacc.cc:485:replace_alu$5671
        $auto$alumacc.cc:485:replace_alu$5674


yosys> opt_dff -nodffe -nosdff

3.30. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

yosys> opt_reduce

3.34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.36. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.37. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.38. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

yosys> stat

3.40. Printing statistics.

=== rc4 ===

   Number of wires:               1925
   Number of wire bits:          22895
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               1
   Number of memory bits:           56
   Number of processes:              0
   Number of cells:               2898
     $adffe                        260
     $alu                            7
     $and                            1
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $memrd_v2                       1
     $memwr_v2                       1
     $mod                            1
     $mux                         1810
     $ne                           517
     $not                           10
     $or                             1
     $pmux                           7
     $reduce_and                   261
     $reduce_or                      9
     $shl                            2


yosys> memory -nomap

3.41. Executing MEMORY pass.

yosys> opt_mem

3.41.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.41.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.41.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing rc4.key write port 0.

yosys> memory_bmux2rom

3.41.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.41.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\key'[0] in module `\rc4': no output FF found.
Checking read port address `\key'[0] in module `\rc4': no address FF found.

yosys> opt_clean

3.41.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_share

3.41.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.41.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.41.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> memory_collect

3.41.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.42. Printing statistics.

=== rc4 ===

   Number of wires:               1925
   Number of wire bits:          22895
   Number of public wires:         266
   Number of public wire bits:    2105
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2897
     $adffe                        260
     $alu                            7
     $and                            1
     $dffe                           2
     $eq                             7
     $logic_not                      1
     $mem_v2                         1
     $mod                            1
     $mux                         1810
     $ne                           517
     $not                           10
     $or                             1
     $pmux                           7
     $reduce_and                   261
     $reduce_or                      9
     $shl                            2


yosys> muxpack

3.43. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~918 debug messages>

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> pmuxtree

3.45. Executing PMUXTREE pass.

yosys> muxpack

3.46. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~936 debug messages>

yosys> memory_map

3.47. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \key in module \rc4:
  created 7 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 7 write mux blocks.

yosys> stat

3.48. Printing statistics.

=== rc4 ===

   Number of wires:               2029
   Number of wire bits:          29502
   Number of public wires:         273
   Number of public wire bits:    2161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2979
     $adffe                        260
     $alu                            7
     $and                           19
     $dff                            7
     $dffe                           2
     $eq                            13
     $logic_not                      1
     $mod                            1
     $mux                         1849
     $ne                           517
     $not                           17
     $or                             5
     $reduce_and                   261
     $reduce_or                     18
     $shl                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.49. Executing TECHMAP pass (map to technology primitives).

3.49.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.49.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.49.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $and.
Using template $paramod$constmap:135935dfae9f11465e573bdec8f1bbae74879dd5$paramod$1454c092ca45c604bd96f84667bfd88e7a804a87\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\_90_mod for cells of type $mod.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_90_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$2cc4789d5a719afe0bc0832cf6985fee41d79c1e\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=8:A_WIDTH=8:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000001000 for cells of type $__div_mod_u.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=8:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=8:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=9:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=9:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=10:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=10:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=11:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=11:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=12:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=12:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=13:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=13:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=14:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=14:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=15:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=15:A_WIDTH=8:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$78464f9f65d57061f7490f3fe5dd257e4a61e2b7\_90_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_90_alu for cells of type $alu.
Using template $paramod$5ece6c5f43fb71f6d288804e401c83703363913e\_90_alu for cells of type $alu.
Using template $paramod$faa58573f9d1592ccf4bfc12206a71a8d2733e33\_90_alu for cells of type $alu.
Using template $paramod$7fb440a4f56077cf55596eac05c516869c752d23\_90_alu for cells of type $alu.
Using template $paramod$33acca59acb78d0be1d2963f30b104550f2b2c75\_90_alu for cells of type $alu.
Using template $paramod$f7417944f96f261f97a49c7e5ba603b32499b5a9\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
No more expansions possible.
<suppressed ~10611 debug messages>

yosys> stat

3.50. Printing statistics.

=== rc4 ===

   Number of wires:               5589
   Number of wire bits:          77590
   Number of public wires:         273
   Number of public wire bits:    2161
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              29487
     $_AND_                       1470
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2060
     $_DFFE_PP_                     19
     $_DFF_P_                       56
     $_MUX_                      22274
     $_NOT_                        328
     $_OR_                        1353
     $_XOR_                       1919


yosys> opt_expr

3.51. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~4428 debug messages>

yosys> opt_merge -nomux

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~3090 debug messages>
Removed a total of 1030 cells.

yosys> opt_muxtree

3.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.56. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.57. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.58. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 213 unused cells and 3639 unused wires.
<suppressed ~214 debug messages>

yosys> opt_expr

3.59. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_muxtree

3.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.63. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.64. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 2

yosys> opt -nodffe -fast -full -nosdff

3.67. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.67.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~8807 debug messages>

yosys> opt_merge

3.67.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6138 debug messages>
Removed a total of 2046 cells.

yosys> opt_dff -nodffe -nosdff

3.67.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.67.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 785 unused wires.
<suppressed ~1 debug messages>

3.67.5. Finished fast OPT passes.

yosys> techmap -map +/techmap.v

3.68. Executing TECHMAP pass (map to technology primitives).

3.68.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.68.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt -nodffe -sat -nosdff

3.69. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.69.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.69.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.69.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.69.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.69.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat -nosdff

3.69.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.69.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.69.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.69.9. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.70. Executing ABC pass (technology mapping using ABC).

3.70.1. Summary of detected clock domains:
  1102 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3330, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3546, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3465, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3456, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3447, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3438, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3420, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3411, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3393, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3384, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3366, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3357, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=\rst, srst={ }
  103 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3339, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3573, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3564, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3555, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3537, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3528, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3510, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3501, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3492, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3474, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3429, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3375, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3483, arst=\rst, srst={ }
  9 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3297, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5625, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5616, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5607, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5598, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5589, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5580, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5571, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5562, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5553, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5544, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5535, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5526, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5517, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5508, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5499, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5490, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5481, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5472, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5463, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5454, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5445, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5436, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5427, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5418, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5409, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5400, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5391, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5382, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5373, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5364, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5355, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5346, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5328, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5319, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5310, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5301, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5292, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5283, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5274, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5265, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5256, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5247, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5238, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5229, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5220, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5211, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5202, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5193, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5184, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5175, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5166, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5157, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5148, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5139, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5130, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5121, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5112, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5103, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5094, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5085, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5076, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5067, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5058, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5049, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5040, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5031, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5022, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5013, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5004, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4995, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4986, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4977, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4968, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4959, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4950, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4941, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4932, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4923, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4914, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4905, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4896, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4887, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4878, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4869, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4860, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4851, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4842, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4833, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4824, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4815, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4806, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4797, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4788, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4779, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4770, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4761, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4752, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4743, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4734, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4725, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4716, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4707, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4698, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4689, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4680, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4671, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4662, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4653, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4644, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4635, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4626, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4617, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4608, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4599, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4590, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4581, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4572, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4563, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4554, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4545, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4536, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4527, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4518, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4509, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4500, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4491, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4482, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4473, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4464, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4455, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4446, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4437, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4428, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4419, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4410, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4401, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4392, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4383, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4374, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4365, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4356, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4347, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4338, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4329, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4320, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4311, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4302, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4293, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4284, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4275, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4266, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4257, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4248, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4239, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4230, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4221, arst=\rst, srst={ }
  160 cells in clk=\clk, en={ }, arst={ }, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4212, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4203, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4185, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4176, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4167, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4158, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4149, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4140, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4131, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4122, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4113, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4104, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4095, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4086, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4077, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4068, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4059, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4050, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4032, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4023, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4014, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4005, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3996, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3987, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3978, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3969, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3960, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3951, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3942, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3933, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3924, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3915, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3906, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3897, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3888, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3879, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3870, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3861, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3852, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3843, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3816, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3645, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3708, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3771, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3600, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3618, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3663, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3681, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3726, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3744, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3798, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3825, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3609, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3627, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3654, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3672, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3690, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3699, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3717, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3735, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3753, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3762, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3780, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3789, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3807, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3834, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5641, arst=\rst, srst={ }
  1076 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst={ }
  1832 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  1658 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3304, arst=\rst, srst={ }
  80 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3318, arst={ }, srst={ }
  38 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3591, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3582, arst=\rst, srst={ }

3.70.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3330, asynchronously reset by \rst
Extracted 1102 gates and 2178 wires to a netlist network with 1075 inputs and 37 outputs.

3.70.2.1. Executing ABC.

3.70.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3546, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.3.1. Executing ABC.

3.70.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3465, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.4.1. Executing ABC.

3.70.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3456, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.5.1. Executing ABC.

3.70.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3447, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.6.1. Executing ABC.

3.70.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3438, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.7.1. Executing ABC.

3.70.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3420, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.8.1. Executing ABC.

3.70.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3411, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.9.1. Executing ABC.

3.70.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3393, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.10.1. Executing ABC.

3.70.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3384, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.11.1. Executing ABC.

3.70.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3366, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.12.1. Executing ABC.

3.70.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3357, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.13.1. Executing ABC.

3.70.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.14.1. Executing ABC.

3.70.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3339, asynchronously reset by \rst
Extracted 103 gates and 172 wires to a netlist network with 68 inputs and 17 outputs.

3.70.15.1. Executing ABC.

3.70.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3573, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.16.1. Executing ABC.

3.70.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3564, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.17.1. Executing ABC.

3.70.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3555, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.18.1. Executing ABC.

3.70.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3537, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.19.1. Executing ABC.

3.70.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3528, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.20.1. Executing ABC.

3.70.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3519, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.21.1. Executing ABC.

3.70.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3510, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.22.1. Executing ABC.

3.70.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3501, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.23.1. Executing ABC.

3.70.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3492, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.24.1. Executing ABC.

3.70.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3474, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.25.1. Executing ABC.

3.70.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3429, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.26.1. Executing ABC.

3.70.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.27.1. Executing ABC.

3.70.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3375, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.28.1. Executing ABC.

3.70.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3483, asynchronously reset by \rst
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 10 outputs.

3.70.29.1. Executing ABC.

3.70.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3297, asynchronously reset by \rst
Extracted 9 gates and 15 wires to a netlist network with 5 inputs and 6 outputs.

3.70.30.1. Executing ABC.

3.70.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5625, asynchronously reset by \rst
Extracted 62 gates and 103 wires to a netlist network with 41 inputs and 34 outputs.

3.70.31.1. Executing ABC.

3.70.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5616, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.32.1. Executing ABC.

3.70.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5607, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.33.1. Executing ABC.

3.70.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5598, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.34.1. Executing ABC.

3.70.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5589, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.35.1. Executing ABC.

3.70.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5580, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.36.1. Executing ABC.

3.70.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5571, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.37.1. Executing ABC.

3.70.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5562, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.38.1. Executing ABC.

3.70.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5553, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.39.1. Executing ABC.

3.70.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5544, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.40.1. Executing ABC.

3.70.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5535, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.41.1. Executing ABC.

3.70.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5526, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.42.1. Executing ABC.

3.70.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5517, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.43.1. Executing ABC.

3.70.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5508, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.44.1. Executing ABC.

3.70.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5499, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.45.1. Executing ABC.

3.70.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5490, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.46.1. Executing ABC.

3.70.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5481, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.47.1. Executing ABC.

3.70.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5472, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.48.1. Executing ABC.

3.70.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5463, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.49.1. Executing ABC.

3.70.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5454, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.50.1. Executing ABC.

3.70.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5445, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.51.1. Executing ABC.

3.70.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5436, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.52.1. Executing ABC.

3.70.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5427, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.53.1. Executing ABC.

3.70.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5418, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.54.1. Executing ABC.

3.70.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5409, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.55.1. Executing ABC.

3.70.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5400, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.56.1. Executing ABC.

3.70.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5391, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.57.1. Executing ABC.

3.70.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5382, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.58.1. Executing ABC.

3.70.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5373, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.59.1. Executing ABC.

3.70.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5364, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.60.1. Executing ABC.

3.70.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5355, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.61.1. Executing ABC.

3.70.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5346, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.62.1. Executing ABC.

3.70.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.63.1. Executing ABC.

3.70.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5328, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.64.1. Executing ABC.

3.70.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5319, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.65.1. Executing ABC.

3.70.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5310, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.66.1. Executing ABC.

3.70.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5301, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.67.1. Executing ABC.

3.70.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5292, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.68.1. Executing ABC.

3.70.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5283, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.69.1. Executing ABC.

3.70.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5274, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.70.1. Executing ABC.

3.70.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5265, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.71.1. Executing ABC.

3.70.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5256, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.72.1. Executing ABC.

3.70.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5247, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.73.1. Executing ABC.

3.70.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5238, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.74.1. Executing ABC.

3.70.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5229, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.75.1. Executing ABC.

3.70.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5220, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.76.1. Executing ABC.

3.70.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5211, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.77.1. Executing ABC.

3.70.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5202, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.78.1. Executing ABC.

3.70.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5193, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.79.1. Executing ABC.

3.70.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5184, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.80.1. Executing ABC.

3.70.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5175, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.81.1. Executing ABC.

3.70.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5166, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.82.1. Executing ABC.

3.70.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5157, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.83.1. Executing ABC.

3.70.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5148, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.84.1. Executing ABC.

3.70.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5139, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.85.1. Executing ABC.

3.70.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5130, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.86.1. Executing ABC.

3.70.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5121, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.87.1. Executing ABC.

3.70.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5112, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.88.1. Executing ABC.

3.70.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5103, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.89.1. Executing ABC.

3.70.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5094, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.90.1. Executing ABC.

3.70.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5085, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.91.1. Executing ABC.

3.70.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5076, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.92.1. Executing ABC.

3.70.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5067, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.93.1. Executing ABC.

3.70.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5058, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.94.1. Executing ABC.

3.70.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5049, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.95.1. Executing ABC.

3.70.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5040, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.96.1. Executing ABC.

3.70.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5031, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.97.1. Executing ABC.

3.70.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5022, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.98.1. Executing ABC.

3.70.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5013, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.99.1. Executing ABC.

3.70.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5004, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.100.1. Executing ABC.

3.70.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4995, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.101.1. Executing ABC.

3.70.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4986, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.102.1. Executing ABC.

3.70.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4977, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.103.1. Executing ABC.

3.70.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4968, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.104.1. Executing ABC.

3.70.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4959, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.105.1. Executing ABC.

3.70.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4950, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.106.1. Executing ABC.

3.70.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4941, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.107.1. Executing ABC.

3.70.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4932, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.108.1. Executing ABC.

3.70.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4923, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.109.1. Executing ABC.

3.70.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4914, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.110.1. Executing ABC.

3.70.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4905, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.111.1. Executing ABC.

3.70.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4896, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.112.1. Executing ABC.

3.70.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4887, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.113.1. Executing ABC.

3.70.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4878, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.114.1. Executing ABC.

3.70.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4869, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.115.1. Executing ABC.

3.70.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4860, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.116.1. Executing ABC.

3.70.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4851, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.117.1. Executing ABC.

3.70.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4842, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.118.1. Executing ABC.

3.70.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4833, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.119.1. Executing ABC.

3.70.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4824, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.120.1. Executing ABC.

3.70.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4815, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.121.1. Executing ABC.

3.70.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4806, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.122.1. Executing ABC.

3.70.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4797, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.123.1. Executing ABC.

3.70.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4788, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.124.1. Executing ABC.

3.70.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4779, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.125.1. Executing ABC.

3.70.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4770, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.126.1. Executing ABC.

3.70.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4761, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.127.1. Executing ABC.

3.70.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4752, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.128.1. Executing ABC.

3.70.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4743, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.129.1. Executing ABC.

3.70.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4734, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.130.1. Executing ABC.

3.70.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4725, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.131.1. Executing ABC.

3.70.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4716, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.132.1. Executing ABC.

3.70.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4707, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.133.1. Executing ABC.

3.70.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4698, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.134.1. Executing ABC.

3.70.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4689, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.135.1. Executing ABC.

3.70.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4680, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.136.1. Executing ABC.

3.70.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4671, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.137.1. Executing ABC.

3.70.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4662, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.138.1. Executing ABC.

3.70.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4653, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.139.1. Executing ABC.

3.70.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4644, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.140.1. Executing ABC.

3.70.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4635, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.141.1. Executing ABC.

3.70.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4626, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.142.1. Executing ABC.

3.70.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4617, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.143.1. Executing ABC.

3.70.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4608, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.144.1. Executing ABC.

3.70.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4599, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.145.1. Executing ABC.

3.70.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4590, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.146.1. Executing ABC.

3.70.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4581, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.147.1. Executing ABC.

3.70.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4572, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.148.1. Executing ABC.

3.70.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4563, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.149.1. Executing ABC.

3.70.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4554, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.150.1. Executing ABC.

3.70.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4545, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.151.1. Executing ABC.

3.70.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4536, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.152.1. Executing ABC.

3.70.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4527, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.153.1. Executing ABC.

3.70.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4518, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.154.1. Executing ABC.

3.70.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4509, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.155.1. Executing ABC.

3.70.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4500, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.156.1. Executing ABC.

3.70.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4491, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.157.1. Executing ABC.

3.70.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4482, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.158.1. Executing ABC.

3.70.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4473, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.159.1. Executing ABC.

3.70.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4464, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.160.1. Executing ABC.

3.70.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4455, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.161.1. Executing ABC.

3.70.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4446, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.162.1. Executing ABC.

3.70.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4437, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.163.1. Executing ABC.

3.70.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4428, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.164.1. Executing ABC.

3.70.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4419, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.165.1. Executing ABC.

3.70.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4410, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.166.1. Executing ABC.

3.70.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4401, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.167.1. Executing ABC.

3.70.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4392, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.168.1. Executing ABC.

3.70.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4383, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.169.1. Executing ABC.

3.70.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4374, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.170.1. Executing ABC.

3.70.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4365, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.171.1. Executing ABC.

3.70.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4356, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.172.1. Executing ABC.

3.70.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4347, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.173.1. Executing ABC.

3.70.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4338, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.174.1. Executing ABC.

3.70.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4329, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.175.1. Executing ABC.

3.70.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4320, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.176.1. Executing ABC.

3.70.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4311, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.177.1. Executing ABC.

3.70.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4302, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.178.1. Executing ABC.

3.70.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4293, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.179.1. Executing ABC.

3.70.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4284, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.180.1. Executing ABC.

3.70.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4275, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.181.1. Executing ABC.

3.70.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4266, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.182.1. Executing ABC.

3.70.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4257, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.183.1. Executing ABC.

3.70.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4248, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.184.1. Executing ABC.

3.70.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4239, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.185.1. Executing ABC.

3.70.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4230, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.186.1. Executing ABC.

3.70.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4221, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.187.1. Executing ABC.

3.70.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 160 gates and 185 wires to a netlist network with 24 inputs and 25 outputs.

3.70.188.1. Executing ABC.

3.70.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4212, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.189.1. Executing ABC.

3.70.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4203, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.190.1. Executing ABC.

3.70.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.191.1. Executing ABC.

3.70.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4185, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.192.1. Executing ABC.

3.70.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4176, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.193.1. Executing ABC.

3.70.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4167, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.194.1. Executing ABC.

3.70.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4158, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.195.1. Executing ABC.

3.70.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4149, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.196.1. Executing ABC.

3.70.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4140, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.197.1. Executing ABC.

3.70.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4131, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.198.1. Executing ABC.

3.70.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4122, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.199.1. Executing ABC.

3.70.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4113, asynchronously reset by \rst
Extracted 61 gates and 102 wires to a netlist network with 41 inputs and 33 outputs.

3.70.200.1. Executing ABC.

3.70.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4104, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.70.201.1. Executing ABC.

yosys> abc -dff

3.71. Executing ABC pass (technology mapping using ABC).

3.71.1. Summary of detected clock domains:
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5641, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3780, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3753, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3717, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3699, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3690, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3672, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3726, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3744, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3798, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3825, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3609, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3627, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3654, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3663, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3600, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3708, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3816, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3852, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3870, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3888, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3906, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3681, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3618, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3771, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3645, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3843, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3861, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3879, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3897, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55569$auto$opt_dff.cc:219:make_patterns_logic$4185, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55765$auto$opt_dff.cc:219:make_patterns_logic$4149, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55961$auto$opt_dff.cc:219:make_patterns_logic$4113, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4068, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4032, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3996, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3960, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3924, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55630$auto$opt_dff.cc:219:make_patterns_logic$4176, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55826$auto$opt_dff.cc:219:make_patterns_logic$4140, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4095, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4059, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4023, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3987, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3951, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3915, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55471$auto$opt_dff.cc:219:make_patterns_logic$4203, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55667$auto$opt_dff.cc:219:make_patterns_logic$4167, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55863$auto$opt_dff.cc:219:make_patterns_logic$4131, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4086, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4050, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4014, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3978, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3942, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55532$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55728$auto$opt_dff.cc:219:make_patterns_logic$4158, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55924$auto$opt_dff.cc:219:make_patterns_logic$4122, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4077, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$4005, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3969, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3933, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55081$auto$opt_dff.cc:219:make_patterns_logic$4248, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54787$auto$opt_dff.cc:219:make_patterns_logic$4302, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54493$auto$opt_dff.cc:219:make_patterns_logic$4356, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54138$auto$opt_dff.cc:219:make_patterns_logic$4419, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53746$auto$opt_dff.cc:219:make_patterns_logic$4491, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53354$auto$opt_dff.cc:219:make_patterns_logic$4563, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52962$auto$opt_dff.cc:219:make_patterns_logic$4635, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52570$auto$opt_dff.cc:219:make_patterns_logic$4707, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55118$auto$opt_dff.cc:219:make_patterns_logic$4239, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54824$auto$opt_dff.cc:219:make_patterns_logic$4293, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54530$auto$opt_dff.cc:219:make_patterns_logic$4347, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54199$auto$opt_dff.cc:219:make_patterns_logic$4410, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53807$auto$opt_dff.cc:219:make_patterns_logic$4482, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53415$auto$opt_dff.cc:219:make_patterns_logic$4554, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53023$auto$opt_dff.cc:219:make_patterns_logic$4626, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52631$auto$opt_dff.cc:219:make_patterns_logic$4698, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55020$auto$opt_dff.cc:219:make_patterns_logic$4257, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54726$auto$opt_dff.cc:219:make_patterns_logic$4311, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54432$auto$opt_dff.cc:219:make_patterns_logic$4365, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54040$auto$opt_dff.cc:219:make_patterns_logic$4437, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53648$auto$opt_dff.cc:219:make_patterns_logic$4509, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$4581, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52864$auto$opt_dff.cc:219:make_patterns_logic$4653, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52472$auto$opt_dff.cc:219:make_patterns_logic$4725, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54101$auto$opt_dff.cc:219:make_patterns_logic$4428, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53709$auto$opt_dff.cc:219:make_patterns_logic$4500, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53317$auto$opt_dff.cc:219:make_patterns_logic$4572, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52925$auto$opt_dff.cc:219:make_patterns_logic$4644, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52533$auto$opt_dff.cc:219:make_patterns_logic$4716, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54922$auto$opt_dff.cc:219:make_patterns_logic$4275, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54628$auto$opt_dff.cc:219:make_patterns_logic$4329, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54334$auto$opt_dff.cc:219:make_patterns_logic$4383, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53942$auto$opt_dff.cc:219:make_patterns_logic$4455, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53550$auto$opt_dff.cc:219:make_patterns_logic$4527, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53158$auto$opt_dff.cc:219:make_patterns_logic$4599, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52766$auto$opt_dff.cc:219:make_patterns_logic$4671, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$55434$auto$opt_dff.cc:219:make_patterns_logic$4212, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54983$auto$opt_dff.cc:219:make_patterns_logic$4266, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54689$auto$opt_dff.cc:219:make_patterns_logic$4320, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54395$auto$opt_dff.cc:219:make_patterns_logic$4374, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54003$auto$opt_dff.cc:219:make_patterns_logic$4446, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53611$auto$opt_dff.cc:219:make_patterns_logic$4518, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53219$auto$opt_dff.cc:219:make_patterns_logic$4590, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52827$auto$opt_dff.cc:219:make_patterns_logic$4662, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55179$auto$opt_dff.cc:219:make_patterns_logic$4230, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54885$auto$opt_dff.cc:219:make_patterns_logic$4284, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54591$auto$opt_dff.cc:219:make_patterns_logic$4338, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$54236$auto$opt_dff.cc:219:make_patterns_logic$4401, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53844$auto$opt_dff.cc:219:make_patterns_logic$4473, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53452$auto$opt_dff.cc:219:make_patterns_logic$4545, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$53060$auto$opt_dff.cc:219:make_patterns_logic$4617, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52668$auto$opt_dff.cc:219:make_patterns_logic$4689, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$55216$auto$opt_dff.cc:219:make_patterns_logic$4221, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$54297$auto$opt_dff.cc:219:make_patterns_logic$4392, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53905$auto$opt_dff.cc:219:make_patterns_logic$4464, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53513$auto$opt_dff.cc:219:make_patterns_logic$4536, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$53121$auto$opt_dff.cc:219:make_patterns_logic$4608, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52729$auto$opt_dff.cc:219:make_patterns_logic$4680, arst=\rst, srst={ }
  33 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3807, arst=\rst, srst={ }
  82 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3318, arst={ }, srst={ }
  4897 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3304, arst=\rst, srst={ }
  3850 cells in clk=\clk, en=!$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  1076 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst={ }
  47 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3591, arst=\rst, srst={ }
  35 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3789, arst=\rst, srst={ }
  40 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3735, arst=\rst, srst={ }
  156 cells in clk=\clk, en={ }, arst={ }, srst={ }
  32 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3834, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3762, arst=\rst, srst={ }
  30 cells in clk=\clk, en=$auto$opt_dff.cc:219:make_patterns_logic$3582, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$43935$auto$opt_dff.cc:219:make_patterns_logic$3330, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46163$auto$opt_dff.cc:219:make_patterns_logic$3546, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46224$auto$opt_dff.cc:219:make_patterns_logic$3465, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46285$auto$opt_dff.cc:219:make_patterns_logic$3456, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46322$auto$opt_dff.cc:219:make_patterns_logic$3447, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46383$auto$opt_dff.cc:219:make_patterns_logic$3438, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46420$auto$opt_dff.cc:219:make_patterns_logic$3420, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46481$auto$opt_dff.cc:219:make_patterns_logic$3411, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46542$auto$opt_dff.cc:219:make_patterns_logic$3393, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46603$auto$opt_dff.cc:219:make_patterns_logic$3384, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46640$auto$opt_dff.cc:219:make_patterns_logic$3366, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46701$auto$opt_dff.cc:219:make_patterns_logic$3357, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46762$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46799$auto$opt_dff.cc:219:make_patterns_logic$3339, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$46921$auto$opt_dff.cc:219:make_patterns_logic$3573, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$46982$auto$opt_dff.cc:219:make_patterns_logic$3564, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47019$auto$opt_dff.cc:219:make_patterns_logic$3555, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47056$auto$opt_dff.cc:219:make_patterns_logic$3537, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47117$auto$opt_dff.cc:219:make_patterns_logic$3528, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47154$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47215$auto$opt_dff.cc:219:make_patterns_logic$3510, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47252$auto$opt_dff.cc:219:make_patterns_logic$3501, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47313$auto$opt_dff.cc:219:make_patterns_logic$3492, arst=\rst, srst={ }
  29 cells in clk=\clk, en=$abc$47350$auto$opt_dff.cc:219:make_patterns_logic$3474, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47411$auto$opt_dff.cc:219:make_patterns_logic$3429, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47448$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47485$auto$opt_dff.cc:219:make_patterns_logic$3375, arst=\rst, srst={ }
  41 cells in clk=\clk, en=$abc$47522$auto$opt_dff.cc:219:make_patterns_logic$3483, arst=\rst, srst={ }
  6 cells in clk=\clk, en=$abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3297, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47571$auto$opt_dff.cc:219:make_patterns_logic$5625, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47633$auto$opt_dff.cc:219:make_patterns_logic$5616, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47670$auto$opt_dff.cc:219:make_patterns_logic$5607, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47731$auto$opt_dff.cc:219:make_patterns_logic$5598, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47768$auto$opt_dff.cc:219:make_patterns_logic$5589, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47829$auto$opt_dff.cc:219:make_patterns_logic$5580, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47866$auto$opt_dff.cc:219:make_patterns_logic$5571, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$47927$auto$opt_dff.cc:219:make_patterns_logic$5562, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$47964$auto$opt_dff.cc:219:make_patterns_logic$5553, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48025$auto$opt_dff.cc:219:make_patterns_logic$5544, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48062$auto$opt_dff.cc:219:make_patterns_logic$5535, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48123$auto$opt_dff.cc:219:make_patterns_logic$5526, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48160$auto$opt_dff.cc:219:make_patterns_logic$5517, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48221$auto$opt_dff.cc:219:make_patterns_logic$5508, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48258$auto$opt_dff.cc:219:make_patterns_logic$5499, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48319$auto$opt_dff.cc:219:make_patterns_logic$5490, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48356$auto$opt_dff.cc:219:make_patterns_logic$5481, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48417$auto$opt_dff.cc:219:make_patterns_logic$5472, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48454$auto$opt_dff.cc:219:make_patterns_logic$5463, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48515$auto$opt_dff.cc:219:make_patterns_logic$5454, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48552$auto$opt_dff.cc:219:make_patterns_logic$5445, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48613$auto$opt_dff.cc:219:make_patterns_logic$5436, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48650$auto$opt_dff.cc:219:make_patterns_logic$5427, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48711$auto$opt_dff.cc:219:make_patterns_logic$5418, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48748$auto$opt_dff.cc:219:make_patterns_logic$5409, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48809$auto$opt_dff.cc:219:make_patterns_logic$5400, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48846$auto$opt_dff.cc:219:make_patterns_logic$5391, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$48907$auto$opt_dff.cc:219:make_patterns_logic$5382, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$48944$auto$opt_dff.cc:219:make_patterns_logic$5373, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49005$auto$opt_dff.cc:219:make_patterns_logic$5364, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49042$auto$opt_dff.cc:219:make_patterns_logic$5355, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49103$auto$opt_dff.cc:219:make_patterns_logic$5346, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49140$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49201$auto$opt_dff.cc:219:make_patterns_logic$5328, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49238$auto$opt_dff.cc:219:make_patterns_logic$5319, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49299$auto$opt_dff.cc:219:make_patterns_logic$5310, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49336$auto$opt_dff.cc:219:make_patterns_logic$5301, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49397$auto$opt_dff.cc:219:make_patterns_logic$5292, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49434$auto$opt_dff.cc:219:make_patterns_logic$5283, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49495$auto$opt_dff.cc:219:make_patterns_logic$5274, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49532$auto$opt_dff.cc:219:make_patterns_logic$5265, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49593$auto$opt_dff.cc:219:make_patterns_logic$5256, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49630$auto$opt_dff.cc:219:make_patterns_logic$5247, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49691$auto$opt_dff.cc:219:make_patterns_logic$5238, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49728$auto$opt_dff.cc:219:make_patterns_logic$5229, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49789$auto$opt_dff.cc:219:make_patterns_logic$5220, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49826$auto$opt_dff.cc:219:make_patterns_logic$5211, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49887$auto$opt_dff.cc:219:make_patterns_logic$5202, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$49924$auto$opt_dff.cc:219:make_patterns_logic$5193, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$49985$auto$opt_dff.cc:219:make_patterns_logic$5184, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50022$auto$opt_dff.cc:219:make_patterns_logic$5175, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50083$auto$opt_dff.cc:219:make_patterns_logic$5166, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50120$auto$opt_dff.cc:219:make_patterns_logic$5157, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50181$auto$opt_dff.cc:219:make_patterns_logic$5148, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50218$auto$opt_dff.cc:219:make_patterns_logic$5139, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50279$auto$opt_dff.cc:219:make_patterns_logic$5130, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50316$auto$opt_dff.cc:219:make_patterns_logic$5121, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50377$auto$opt_dff.cc:219:make_patterns_logic$5112, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50414$auto$opt_dff.cc:219:make_patterns_logic$5103, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50475$auto$opt_dff.cc:219:make_patterns_logic$5094, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50512$auto$opt_dff.cc:219:make_patterns_logic$5085, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50573$auto$opt_dff.cc:219:make_patterns_logic$5076, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50610$auto$opt_dff.cc:219:make_patterns_logic$5067, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50671$auto$opt_dff.cc:219:make_patterns_logic$5058, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50708$auto$opt_dff.cc:219:make_patterns_logic$5049, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50769$auto$opt_dff.cc:219:make_patterns_logic$5040, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50806$auto$opt_dff.cc:219:make_patterns_logic$5031, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50867$auto$opt_dff.cc:219:make_patterns_logic$5022, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$50904$auto$opt_dff.cc:219:make_patterns_logic$5013, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$50965$auto$opt_dff.cc:219:make_patterns_logic$5004, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51002$auto$opt_dff.cc:219:make_patterns_logic$4995, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51063$auto$opt_dff.cc:219:make_patterns_logic$4986, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51100$auto$opt_dff.cc:219:make_patterns_logic$4977, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51161$auto$opt_dff.cc:219:make_patterns_logic$4968, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51198$auto$opt_dff.cc:219:make_patterns_logic$4959, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51259$auto$opt_dff.cc:219:make_patterns_logic$4950, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51296$auto$opt_dff.cc:219:make_patterns_logic$4941, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51357$auto$opt_dff.cc:219:make_patterns_logic$4932, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51394$auto$opt_dff.cc:219:make_patterns_logic$4923, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51455$auto$opt_dff.cc:219:make_patterns_logic$4914, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51492$auto$opt_dff.cc:219:make_patterns_logic$4905, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51553$auto$opt_dff.cc:219:make_patterns_logic$4896, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51590$auto$opt_dff.cc:219:make_patterns_logic$4887, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51651$auto$opt_dff.cc:219:make_patterns_logic$4878, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51688$auto$opt_dff.cc:219:make_patterns_logic$4869, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51749$auto$opt_dff.cc:219:make_patterns_logic$4860, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51786$auto$opt_dff.cc:219:make_patterns_logic$4851, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51847$auto$opt_dff.cc:219:make_patterns_logic$4842, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51884$auto$opt_dff.cc:219:make_patterns_logic$4833, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$51945$auto$opt_dff.cc:219:make_patterns_logic$4824, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$51982$auto$opt_dff.cc:219:make_patterns_logic$4815, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52043$auto$opt_dff.cc:219:make_patterns_logic$4806, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52080$auto$opt_dff.cc:219:make_patterns_logic$4797, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52141$auto$opt_dff.cc:219:make_patterns_logic$4788, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52178$auto$opt_dff.cc:219:make_patterns_logic$4779, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52239$auto$opt_dff.cc:219:make_patterns_logic$4770, arst=\rst, srst={ }
  36 cells in clk=\clk, en=$abc$52276$auto$opt_dff.cc:219:make_patterns_logic$4761, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52337$auto$opt_dff.cc:219:make_patterns_logic$4752, arst=\rst, srst={ }
  37 cells in clk=\clk, en=$abc$52374$auto$opt_dff.cc:219:make_patterns_logic$4743, arst=\rst, srst={ }
  28 cells in clk=\clk, en=$abc$52435$auto$opt_dff.cc:219:make_patterns_logic$4734, arst=\rst, srst={ }
  31 cells in clk=\clk, en=$abc$56022$auto$opt_dff.cc:219:make_patterns_logic$4104, arst=\rst, srst={ }

3.71.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5641, asynchronously reset by \rst
Extracted 33 gates and 40 wires to a netlist network with 6 inputs and 11 outputs.

3.71.2.1. Executing ABC.

3.71.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3780, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.71.3.1. Executing ABC.

3.71.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3753, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.4.1. Executing ABC.

3.71.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3717, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.5.1. Executing ABC.

3.71.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3699, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.6.1. Executing ABC.

3.71.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3690, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.7.1. Executing ABC.

3.71.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3672, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.8.1. Executing ABC.

3.71.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3726, asynchronously reset by \rst
Extracted 30 gates and 62 wires to a netlist network with 32 inputs and 10 outputs.

3.71.9.1. Executing ABC.

3.71.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3744, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.10.1. Executing ABC.

3.71.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3798, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.71.11.1. Executing ABC.

3.71.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3825, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.12.1. Executing ABC.

3.71.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3609, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.13.1. Executing ABC.

3.71.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3627, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.14.1. Executing ABC.

3.71.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.15.1. Executing ABC.

3.71.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3654, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.16.1. Executing ABC.

3.71.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3663, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.17.1. Executing ABC.

3.71.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3600, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.18.1. Executing ABC.

3.71.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3708, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.19.1. Executing ABC.

3.71.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3816, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.20.1. Executing ABC.

3.71.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3852, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.21.1. Executing ABC.

3.71.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3870, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.22.1. Executing ABC.

3.71.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3888, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.23.1. Executing ABC.

3.71.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3906, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.24.1. Executing ABC.

3.71.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3681, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.25.1. Executing ABC.

3.71.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3618, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.26.1. Executing ABC.

3.71.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3771, asynchronously reset by \rst
Extracted 35 gates and 72 wires to a netlist network with 37 inputs and 15 outputs.

3.71.27.1. Executing ABC.

3.71.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3645, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.28.1. Executing ABC.

3.71.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3843, asynchronously reset by \rst
Extracted 34 gates and 70 wires to a netlist network with 36 inputs and 14 outputs.

3.71.29.1. Executing ABC.

3.71.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3861, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.30.1. Executing ABC.

3.71.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3879, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.31.1. Executing ABC.

3.71.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3897, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.32.1. Executing ABC.

3.71.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55569$auto$opt_dff.cc:219:make_patterns_logic$4185, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.33.1. Executing ABC.

3.71.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55765$auto$opt_dff.cc:219:make_patterns_logic$4149, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.34.1. Executing ABC.

3.71.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55961$auto$opt_dff.cc:219:make_patterns_logic$4113, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.35.1. Executing ABC.

3.71.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4068, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.36.1. Executing ABC.

3.71.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4032, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.37.1. Executing ABC.

3.71.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3996, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.38.1. Executing ABC.

3.71.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3960, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.39.1. Executing ABC.

3.71.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3924, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.40.1. Executing ABC.

3.71.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55630$auto$opt_dff.cc:219:make_patterns_logic$4176, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.41.1. Executing ABC.

3.71.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55826$auto$opt_dff.cc:219:make_patterns_logic$4140, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.42.1. Executing ABC.

3.71.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4095, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.43.1. Executing ABC.

3.71.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4059, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.44.1. Executing ABC.

3.71.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4023, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.45.1. Executing ABC.

3.71.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3987, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.46.1. Executing ABC.

3.71.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3951, asynchronously reset by \rst
Extracted 37 gates and 76 wires to a netlist network with 39 inputs and 17 outputs.

3.71.47.1. Executing ABC.

3.71.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3915, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.48.1. Executing ABC.

3.71.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55471$auto$opt_dff.cc:219:make_patterns_logic$4203, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.49.1. Executing ABC.

3.71.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55667$auto$opt_dff.cc:219:make_patterns_logic$4167, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.50.1. Executing ABC.

3.71.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55863$auto$opt_dff.cc:219:make_patterns_logic$4131, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.51.1. Executing ABC.

3.71.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4086, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.52.1. Executing ABC.

3.71.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4050, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.53.1. Executing ABC.

3.71.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4014, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.54.1. Executing ABC.

3.71.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3978, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.55.1. Executing ABC.

3.71.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3942, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.56.1. Executing ABC.

3.71.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55532$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.57.1. Executing ABC.

3.71.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55728$auto$opt_dff.cc:219:make_patterns_logic$4158, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.58.1. Executing ABC.

3.71.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55924$auto$opt_dff.cc:219:make_patterns_logic$4122, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.59.1. Executing ABC.

3.71.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4077, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.60.1. Executing ABC.

3.71.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.61.1. Executing ABC.

3.71.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$4005, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.62.1. Executing ABC.

3.71.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3969, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.63.1. Executing ABC.

3.71.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3933, asynchronously reset by \rst
Extracted 29 gates and 59 wires to a netlist network with 30 inputs and 9 outputs.

3.71.64.1. Executing ABC.

3.71.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55081$auto$opt_dff.cc:219:make_patterns_logic$4248, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.65.1. Executing ABC.

3.71.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54787$auto$opt_dff.cc:219:make_patterns_logic$4302, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.66.1. Executing ABC.

3.71.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54493$auto$opt_dff.cc:219:make_patterns_logic$4356, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.67.1. Executing ABC.

3.71.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54138$auto$opt_dff.cc:219:make_patterns_logic$4419, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.68.1. Executing ABC.

3.71.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53746$auto$opt_dff.cc:219:make_patterns_logic$4491, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.69.1. Executing ABC.

3.71.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53354$auto$opt_dff.cc:219:make_patterns_logic$4563, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.70.1. Executing ABC.

3.71.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52962$auto$opt_dff.cc:219:make_patterns_logic$4635, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.71.1. Executing ABC.

3.71.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52570$auto$opt_dff.cc:219:make_patterns_logic$4707, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.72.1. Executing ABC.

3.71.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55118$auto$opt_dff.cc:219:make_patterns_logic$4239, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.73.1. Executing ABC.

3.71.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54824$auto$opt_dff.cc:219:make_patterns_logic$4293, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.74.1. Executing ABC.

3.71.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54530$auto$opt_dff.cc:219:make_patterns_logic$4347, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.75.1. Executing ABC.

3.71.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54199$auto$opt_dff.cc:219:make_patterns_logic$4410, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.76.1. Executing ABC.

3.71.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53807$auto$opt_dff.cc:219:make_patterns_logic$4482, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.77.1. Executing ABC.

3.71.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53415$auto$opt_dff.cc:219:make_patterns_logic$4554, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.78.1. Executing ABC.

3.71.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53023$auto$opt_dff.cc:219:make_patterns_logic$4626, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.79.1. Executing ABC.

3.71.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52631$auto$opt_dff.cc:219:make_patterns_logic$4698, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.80.1. Executing ABC.

3.71.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55020$auto$opt_dff.cc:219:make_patterns_logic$4257, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.81.1. Executing ABC.

3.71.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54726$auto$opt_dff.cc:219:make_patterns_logic$4311, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.82.1. Executing ABC.

3.71.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54432$auto$opt_dff.cc:219:make_patterns_logic$4365, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.83.1. Executing ABC.

3.71.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54040$auto$opt_dff.cc:219:make_patterns_logic$4437, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.84.1. Executing ABC.

3.71.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53648$auto$opt_dff.cc:219:make_patterns_logic$4509, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.85.1. Executing ABC.

3.71.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53256$auto$opt_dff.cc:219:make_patterns_logic$4581, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.86.1. Executing ABC.

3.71.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52864$auto$opt_dff.cc:219:make_patterns_logic$4653, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.87.1. Executing ABC.

3.71.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52472$auto$opt_dff.cc:219:make_patterns_logic$4725, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.88.1. Executing ABC.

3.71.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54101$auto$opt_dff.cc:219:make_patterns_logic$4428, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.89.1. Executing ABC.

3.71.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53709$auto$opt_dff.cc:219:make_patterns_logic$4500, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.90.1. Executing ABC.

3.71.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53317$auto$opt_dff.cc:219:make_patterns_logic$4572, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.91.1. Executing ABC.

3.71.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52925$auto$opt_dff.cc:219:make_patterns_logic$4644, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.92.1. Executing ABC.

3.71.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52533$auto$opt_dff.cc:219:make_patterns_logic$4716, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.93.1. Executing ABC.

3.71.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54922$auto$opt_dff.cc:219:make_patterns_logic$4275, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.94.1. Executing ABC.

3.71.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54628$auto$opt_dff.cc:219:make_patterns_logic$4329, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.95.1. Executing ABC.

3.71.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54334$auto$opt_dff.cc:219:make_patterns_logic$4383, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.96.1. Executing ABC.

3.71.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53942$auto$opt_dff.cc:219:make_patterns_logic$4455, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.97.1. Executing ABC.

3.71.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53550$auto$opt_dff.cc:219:make_patterns_logic$4527, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.98.1. Executing ABC.

3.71.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53158$auto$opt_dff.cc:219:make_patterns_logic$4599, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.99.1. Executing ABC.

3.71.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52766$auto$opt_dff.cc:219:make_patterns_logic$4671, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.100.1. Executing ABC.

3.71.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55434$auto$opt_dff.cc:219:make_patterns_logic$4212, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.101.1. Executing ABC.

3.71.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54983$auto$opt_dff.cc:219:make_patterns_logic$4266, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.102.1. Executing ABC.

3.71.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54689$auto$opt_dff.cc:219:make_patterns_logic$4320, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.103.1. Executing ABC.

3.71.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54395$auto$opt_dff.cc:219:make_patterns_logic$4374, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.104.1. Executing ABC.

3.71.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54003$auto$opt_dff.cc:219:make_patterns_logic$4446, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.105.1. Executing ABC.

3.71.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53611$auto$opt_dff.cc:219:make_patterns_logic$4518, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.106.1. Executing ABC.

3.71.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53219$auto$opt_dff.cc:219:make_patterns_logic$4590, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.107.1. Executing ABC.

3.71.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52827$auto$opt_dff.cc:219:make_patterns_logic$4662, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.108.1. Executing ABC.

3.71.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55179$auto$opt_dff.cc:219:make_patterns_logic$4230, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.109.1. Executing ABC.

3.71.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54885$auto$opt_dff.cc:219:make_patterns_logic$4284, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.110.1. Executing ABC.

3.71.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54591$auto$opt_dff.cc:219:make_patterns_logic$4338, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.111.1. Executing ABC.

3.71.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54236$auto$opt_dff.cc:219:make_patterns_logic$4401, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.112.1. Executing ABC.

3.71.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53844$auto$opt_dff.cc:219:make_patterns_logic$4473, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.113.1. Executing ABC.

3.71.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53452$auto$opt_dff.cc:219:make_patterns_logic$4545, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.114.1. Executing ABC.

3.71.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53060$auto$opt_dff.cc:219:make_patterns_logic$4617, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.115.1. Executing ABC.

3.71.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52668$auto$opt_dff.cc:219:make_patterns_logic$4689, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.116.1. Executing ABC.

3.71.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$55216$auto$opt_dff.cc:219:make_patterns_logic$4221, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.117.1. Executing ABC.

3.71.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$54297$auto$opt_dff.cc:219:make_patterns_logic$4392, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.118.1. Executing ABC.

3.71.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53905$auto$opt_dff.cc:219:make_patterns_logic$4464, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.119.1. Executing ABC.

3.71.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53513$auto$opt_dff.cc:219:make_patterns_logic$4536, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.120.1. Executing ABC.

3.71.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$53121$auto$opt_dff.cc:219:make_patterns_logic$4608, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.121.1. Executing ABC.

3.71.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52729$auto$opt_dff.cc:219:make_patterns_logic$4680, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.122.1. Executing ABC.

3.71.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3807, asynchronously reset by \rst
Extracted 33 gates and 68 wires to a netlist network with 35 inputs and 13 outputs.

3.71.123.1. Executing ABC.

3.71.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3318
Extracted 82 gates and 88 wires to a netlist network with 5 inputs and 4 outputs.

3.71.124.1. Executing ABC.

3.71.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3304, asynchronously reset by \rst
Extracted 4897 gates and 8034 wires to a netlist network with 3136 inputs and 269 outputs.

3.71.125.1. Executing ABC.

3.71.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by !$auto$opt_reduce.cc:134:opt_pmux$3279, asynchronously reset by \rst
Extracted 3850 gates and 5904 wires to a netlist network with 2052 inputs and 1326 outputs.

3.71.126.1. Executing ABC.

3.71.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$5632
Extracted 1076 gates and 2122 wires to a netlist network with 1045 inputs and 11 outputs.

3.71.127.1. Executing ABC.

3.71.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3591, asynchronously reset by \rst
Extracted 47 gates and 88 wires to a netlist network with 41 inputs and 25 outputs.

3.71.128.1. Executing ABC.

3.71.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3789, asynchronously reset by \rst
Extracted 35 gates and 71 wires to a netlist network with 36 inputs and 14 outputs.

3.71.129.1. Executing ABC.

3.71.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3735, asynchronously reset by \rst
Extracted 40 gates and 80 wires to a netlist network with 40 inputs and 19 outputs.

3.71.130.1. Executing ABC.

3.71.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk
Extracted 156 gates and 180 wires to a netlist network with 24 inputs and 25 outputs.

3.71.131.1. Executing ABC.

3.71.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3834, asynchronously reset by \rst
Extracted 32 gates and 66 wires to a netlist network with 34 inputs and 12 outputs.

3.71.132.1. Executing ABC.

3.71.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3762, asynchronously reset by \rst
Extracted 31 gates and 64 wires to a netlist network with 33 inputs and 11 outputs.

3.71.133.1. Executing ABC.

3.71.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3582, asynchronously reset by \rst
Extracted 30 gates and 60 wires to a netlist network with 30 inputs and 10 outputs.

3.71.134.1. Executing ABC.

3.71.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$43935$auto$opt_dff.cc:219:make_patterns_logic$3330, asynchronously reset by \rst
Extracted 51 gates and 98 wires to a netlist network with 47 inputs and 27 outputs.

3.71.135.1. Executing ABC.

3.71.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46163$auto$opt_dff.cc:219:make_patterns_logic$3546, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.136.1. Executing ABC.

3.71.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46224$auto$opt_dff.cc:219:make_patterns_logic$3465, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.137.1. Executing ABC.

3.71.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46285$auto$opt_dff.cc:219:make_patterns_logic$3456, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.138.1. Executing ABC.

3.71.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46322$auto$opt_dff.cc:219:make_patterns_logic$3447, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.139.1. Executing ABC.

3.71.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46383$auto$opt_dff.cc:219:make_patterns_logic$3438, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.140.1. Executing ABC.

3.71.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46420$auto$opt_dff.cc:219:make_patterns_logic$3420, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.141.1. Executing ABC.

3.71.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46481$auto$opt_dff.cc:219:make_patterns_logic$3411, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.142.1. Executing ABC.

3.71.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46542$auto$opt_dff.cc:219:make_patterns_logic$3393, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.143.1. Executing ABC.

3.71.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46603$auto$opt_dff.cc:219:make_patterns_logic$3384, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.144.1. Executing ABC.

3.71.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46640$auto$opt_dff.cc:219:make_patterns_logic$3366, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.145.1. Executing ABC.

3.71.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46701$auto$opt_dff.cc:219:make_patterns_logic$3357, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.146.1. Executing ABC.

3.71.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46762$auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.147.1. Executing ABC.

3.71.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46799$auto$opt_dff.cc:219:make_patterns_logic$3339, asynchronously reset by \rst
Extracted 36 gates and 67 wires to a netlist network with 31 inputs and 17 outputs.

3.71.148.1. Executing ABC.

3.71.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46921$auto$opt_dff.cc:219:make_patterns_logic$3573, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.149.1. Executing ABC.

3.71.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$46982$auto$opt_dff.cc:219:make_patterns_logic$3564, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.150.1. Executing ABC.

3.71.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47019$auto$opt_dff.cc:219:make_patterns_logic$3555, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.151.1. Executing ABC.

3.71.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47056$auto$opt_dff.cc:219:make_patterns_logic$3537, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.152.1. Executing ABC.

3.71.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47117$auto$opt_dff.cc:219:make_patterns_logic$3528, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.153.1. Executing ABC.

3.71.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47154$auto$opt_dff.cc:219:make_patterns_logic$3519, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.154.1. Executing ABC.

3.71.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47215$auto$opt_dff.cc:219:make_patterns_logic$3510, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.155.1. Executing ABC.

3.71.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47252$auto$opt_dff.cc:219:make_patterns_logic$3501, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.156.1. Executing ABC.

3.71.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47313$auto$opt_dff.cc:219:make_patterns_logic$3492, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.157.1. Executing ABC.

3.71.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47350$auto$opt_dff.cc:219:make_patterns_logic$3474, asynchronously reset by \rst
Extracted 29 gates and 61 wires to a netlist network with 32 inputs and 10 outputs.

3.71.158.1. Executing ABC.

3.71.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47411$auto$opt_dff.cc:219:make_patterns_logic$3429, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.159.1. Executing ABC.

3.71.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47448$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.160.1. Executing ABC.

3.71.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47485$auto$opt_dff.cc:219:make_patterns_logic$3375, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.161.1. Executing ABC.

3.71.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47522$auto$opt_dff.cc:219:make_patterns_logic$3483, asynchronously reset by \rst
Extracted 41 gates and 81 wires to a netlist network with 40 inputs and 20 outputs.

3.71.162.1. Executing ABC.

3.71.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3297, asynchronously reset by \rst
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.71.163.1. Executing ABC.

3.71.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47571$auto$opt_dff.cc:219:make_patterns_logic$5625, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.164.1. Executing ABC.

3.71.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47633$auto$opt_dff.cc:219:make_patterns_logic$5616, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.165.1. Executing ABC.

3.71.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47670$auto$opt_dff.cc:219:make_patterns_logic$5607, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.166.1. Executing ABC.

3.71.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47731$auto$opt_dff.cc:219:make_patterns_logic$5598, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.167.1. Executing ABC.

3.71.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47768$auto$opt_dff.cc:219:make_patterns_logic$5589, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.168.1. Executing ABC.

3.71.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47829$auto$opt_dff.cc:219:make_patterns_logic$5580, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.169.1. Executing ABC.

3.71.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47866$auto$opt_dff.cc:219:make_patterns_logic$5571, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.170.1. Executing ABC.

3.71.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47927$auto$opt_dff.cc:219:make_patterns_logic$5562, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.171.1. Executing ABC.

3.71.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$47964$auto$opt_dff.cc:219:make_patterns_logic$5553, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.172.1. Executing ABC.

3.71.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48025$auto$opt_dff.cc:219:make_patterns_logic$5544, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.173.1. Executing ABC.

3.71.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48062$auto$opt_dff.cc:219:make_patterns_logic$5535, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.174.1. Executing ABC.

3.71.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48123$auto$opt_dff.cc:219:make_patterns_logic$5526, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.175.1. Executing ABC.

3.71.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48160$auto$opt_dff.cc:219:make_patterns_logic$5517, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.176.1. Executing ABC.

3.71.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48221$auto$opt_dff.cc:219:make_patterns_logic$5508, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.177.1. Executing ABC.

3.71.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48258$auto$opt_dff.cc:219:make_patterns_logic$5499, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.178.1. Executing ABC.

3.71.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48319$auto$opt_dff.cc:219:make_patterns_logic$5490, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.179.1. Executing ABC.

3.71.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48356$auto$opt_dff.cc:219:make_patterns_logic$5481, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.180.1. Executing ABC.

3.71.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48417$auto$opt_dff.cc:219:make_patterns_logic$5472, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.181.1. Executing ABC.

3.71.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48454$auto$opt_dff.cc:219:make_patterns_logic$5463, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.182.1. Executing ABC.

3.71.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48515$auto$opt_dff.cc:219:make_patterns_logic$5454, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.183.1. Executing ABC.

3.71.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48552$auto$opt_dff.cc:219:make_patterns_logic$5445, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.184.1. Executing ABC.

3.71.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48613$auto$opt_dff.cc:219:make_patterns_logic$5436, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.185.1. Executing ABC.

3.71.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48650$auto$opt_dff.cc:219:make_patterns_logic$5427, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.186.1. Executing ABC.

3.71.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48711$auto$opt_dff.cc:219:make_patterns_logic$5418, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.187.1. Executing ABC.

3.71.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48748$auto$opt_dff.cc:219:make_patterns_logic$5409, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.188.1. Executing ABC.

3.71.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48809$auto$opt_dff.cc:219:make_patterns_logic$5400, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.189.1. Executing ABC.

3.71.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48846$auto$opt_dff.cc:219:make_patterns_logic$5391, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.190.1. Executing ABC.

3.71.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48907$auto$opt_dff.cc:219:make_patterns_logic$5382, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.191.1. Executing ABC.

3.71.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$48944$auto$opt_dff.cc:219:make_patterns_logic$5373, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.192.1. Executing ABC.

3.71.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49005$auto$opt_dff.cc:219:make_patterns_logic$5364, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.193.1. Executing ABC.

3.71.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49042$auto$opt_dff.cc:219:make_patterns_logic$5355, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.194.1. Executing ABC.

3.71.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49103$auto$opt_dff.cc:219:make_patterns_logic$5346, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.195.1. Executing ABC.

3.71.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49140$auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.196.1. Executing ABC.

3.71.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49201$auto$opt_dff.cc:219:make_patterns_logic$5328, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.197.1. Executing ABC.

3.71.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49238$auto$opt_dff.cc:219:make_patterns_logic$5319, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.198.1. Executing ABC.

3.71.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49299$auto$opt_dff.cc:219:make_patterns_logic$5310, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.199.1. Executing ABC.

3.71.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49336$auto$opt_dff.cc:219:make_patterns_logic$5301, asynchronously reset by \rst
Extracted 36 gates and 75 wires to a netlist network with 39 inputs and 17 outputs.

3.71.200.1. Executing ABC.

3.71.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49397$auto$opt_dff.cc:219:make_patterns_logic$5292, asynchronously reset by \rst
Extracted 28 gates and 58 wires to a netlist network with 30 inputs and 9 outputs.

3.71.201.1. Executing ABC.

yosys> abc -dff

3.72. Executing ABC pass (technology mapping using ABC).

3.72.1. Summary of detected clock domains:
  156 cells in clk=\clk, en=$abc$52276$auto$opt_dff.cc:219:make_patterns_logic$4761, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$50610$auto$opt_dff.cc:219:make_patterns_logic$5067, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49691$auto$opt_dff.cc:219:make_patterns_logic$5238, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49630$auto$opt_dff.cc:219:make_patterns_logic$5247, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49593$auto$opt_dff.cc:219:make_patterns_logic$5256, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78471$abc$49005$auto$opt_dff.cc:219:make_patterns_logic$5364, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$78426$abc$48944$auto$opt_dff.cc:219:make_patterns_logic$5373, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78389$abc$48907$auto$opt_dff.cc:219:make_patterns_logic$5382, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78344$abc$48846$auto$opt_dff.cc:219:make_patterns_logic$5391, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$78307$abc$48809$auto$opt_dff.cc:219:make_patterns_logic$5400, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78262$abc$48748$auto$opt_dff.cc:219:make_patterns_logic$5409, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78225$abc$48711$auto$opt_dff.cc:219:make_patterns_logic$5418, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52435$auto$opt_dff.cc:219:make_patterns_logic$4734, arst=\rst, srst={ }
  6 cells in clk=\clk, en=$abc$77270$abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3297, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50573$auto$opt_dff.cc:219:make_patterns_logic$5076, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49532$auto$opt_dff.cc:219:make_patterns_logic$5265, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52374$auto$opt_dff.cc:219:make_patterns_logic$4743, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52337$auto$opt_dff.cc:219:make_patterns_logic$4752, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78180$abc$48650$auto$opt_dff.cc:219:make_patterns_logic$5427, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78143$abc$48613$auto$opt_dff.cc:219:make_patterns_logic$5436, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78098$abc$48552$auto$opt_dff.cc:219:make_patterns_logic$5445, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$78061$abc$48515$auto$opt_dff.cc:219:make_patterns_logic$5454, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49495$auto$opt_dff.cc:219:make_patterns_logic$5274, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49434$auto$opt_dff.cc:219:make_patterns_logic$5283, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78754$abc$49336$auto$opt_dff.cc:219:make_patterns_logic$5301, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78717$abc$49299$auto$opt_dff.cc:219:make_patterns_logic$5310, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78672$abc$49238$auto$opt_dff.cc:219:make_patterns_logic$5319, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$78635$abc$49201$auto$opt_dff.cc:219:make_patterns_logic$5328, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$78590$abc$49140$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$78553$abc$49103$auto$opt_dff.cc:219:make_patterns_logic$5346, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$78508$abc$49042$auto$opt_dff.cc:219:make_patterns_logic$5355, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50512$auto$opt_dff.cc:219:make_patterns_logic$5085, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50475$auto$opt_dff.cc:219:make_patterns_logic$5094, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50414$auto$opt_dff.cc:219:make_patterns_logic$5103, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50377$auto$opt_dff.cc:219:make_patterns_logic$5112, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50316$auto$opt_dff.cc:219:make_patterns_logic$5121, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50279$auto$opt_dff.cc:219:make_patterns_logic$5130, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50218$auto$opt_dff.cc:219:make_patterns_logic$5139, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50181$auto$opt_dff.cc:219:make_patterns_logic$5148, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50120$auto$opt_dff.cc:219:make_patterns_logic$5157, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50083$auto$opt_dff.cc:219:make_patterns_logic$5166, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50022$auto$opt_dff.cc:219:make_patterns_logic$5175, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49985$auto$opt_dff.cc:219:make_patterns_logic$5184, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49924$auto$opt_dff.cc:219:make_patterns_logic$5193, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$49887$auto$opt_dff.cc:219:make_patterns_logic$5202, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$49826$auto$opt_dff.cc:219:make_patterns_logic$5211, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$49789$auto$opt_dff.cc:219:make_patterns_logic$5220, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$49728$auto$opt_dff.cc:219:make_patterns_logic$5229, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52239$auto$opt_dff.cc:219:make_patterns_logic$4770, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52178$auto$opt_dff.cc:219:make_patterns_logic$4779, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52141$auto$opt_dff.cc:219:make_patterns_logic$4788, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$52080$auto$opt_dff.cc:219:make_patterns_logic$4797, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$52043$auto$opt_dff.cc:219:make_patterns_logic$4806, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51982$auto$opt_dff.cc:219:make_patterns_logic$4815, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51945$auto$opt_dff.cc:219:make_patterns_logic$4824, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51884$auto$opt_dff.cc:219:make_patterns_logic$4833, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51847$auto$opt_dff.cc:219:make_patterns_logic$4842, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51786$auto$opt_dff.cc:219:make_patterns_logic$4851, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51749$auto$opt_dff.cc:219:make_patterns_logic$4860, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51688$auto$opt_dff.cc:219:make_patterns_logic$4869, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51651$auto$opt_dff.cc:219:make_patterns_logic$4878, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51590$auto$opt_dff.cc:219:make_patterns_logic$4887, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51553$auto$opt_dff.cc:219:make_patterns_logic$4896, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51492$auto$opt_dff.cc:219:make_patterns_logic$4905, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51455$auto$opt_dff.cc:219:make_patterns_logic$4914, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51394$auto$opt_dff.cc:219:make_patterns_logic$4923, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51357$auto$opt_dff.cc:219:make_patterns_logic$4932, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51296$auto$opt_dff.cc:219:make_patterns_logic$4941, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51259$auto$opt_dff.cc:219:make_patterns_logic$4950, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51198$auto$opt_dff.cc:219:make_patterns_logic$4959, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51161$auto$opt_dff.cc:219:make_patterns_logic$4968, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51100$auto$opt_dff.cc:219:make_patterns_logic$4977, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$51063$auto$opt_dff.cc:219:make_patterns_logic$4986, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$51002$auto$opt_dff.cc:219:make_patterns_logic$4995, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50965$auto$opt_dff.cc:219:make_patterns_logic$5004, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50904$auto$opt_dff.cc:219:make_patterns_logic$5013, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50867$auto$opt_dff.cc:219:make_patterns_logic$5022, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50806$auto$opt_dff.cc:219:make_patterns_logic$5031, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$50769$auto$opt_dff.cc:219:make_patterns_logic$5040, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$50708$auto$opt_dff.cc:219:make_patterns_logic$5049, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$50671$auto$opt_dff.cc:219:make_patterns_logic$5058, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$76499$abc$46603$auto$opt_dff.cc:219:make_patterns_logic$3384, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$76454$abc$46542$auto$opt_dff.cc:219:make_patterns_logic$3393, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76753$abc$46982$auto$opt_dff.cc:219:make_patterns_logic$3564, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$77770$abc$48160$auto$opt_dff.cc:219:make_patterns_logic$5517, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$77569$abc$47927$auto$opt_dff.cc:219:make_patterns_logic$5562, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$76018$auto$opt_dff.cc:219:make_patterns_logic$3762, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76245$abc$46285$auto$opt_dff.cc:219:make_patterns_logic$3456, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76200$abc$46224$auto$opt_dff.cc:219:make_patterns_logic$3465, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76327$abc$46383$auto$opt_dff.cc:219:make_patterns_logic$3438, arst=\rst, srst={ }
  68 cells in clk=\clk, en=$abc$76095$abc$43935$auto$opt_dff.cc:219:make_patterns_logic$3330, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$76155$abc$46163$auto$opt_dff.cc:219:make_patterns_logic$3546, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$76282$abc$46322$auto$opt_dff.cc:219:make_patterns_logic$3447, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76827$abc$47056$auto$opt_dff.cc:219:make_patterns_logic$3537, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$77524$abc$47866$auto$opt_dff.cc:219:make_patterns_logic$5571, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$77815$abc$48221$auto$opt_dff.cc:219:make_patterns_logic$5508, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76708$abc$46921$auto$opt_dff.cc:219:make_patterns_logic$3573, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$76626$abc$46762$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77148$abc$47448$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77688$abc$48062$auto$opt_dff.cc:219:make_patterns_logic$5535, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$78016$abc$48454$auto$opt_dff.cc:219:make_patterns_logic$5463, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$76409$abc$46481$auto$opt_dff.cc:219:make_patterns_logic$3411, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$77036$abc$47313$auto$opt_dff.cc:219:make_patterns_logic$3492, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77606$abc$47964$auto$opt_dff.cc:219:make_patterns_logic$5553, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$56059$auto$opt_dff.cc:219:make_patterns_logic$5641, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$75732$auto$opt_dff.cc:219:make_patterns_logic$3789, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$56088$auto$opt_dff.cc:219:make_patterns_logic$3780, arst=\rst, srst={ }
  60 cells in clk=\clk, en=$abc$75978$auto$opt_dff.cc:219:make_patterns_logic$3834, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56130$auto$opt_dff.cc:219:make_patterns_logic$3753, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56175$auto$opt_dff.cc:219:make_patterns_logic$3717, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56220$auto$opt_dff.cc:219:make_patterns_logic$3699, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56265$auto$opt_dff.cc:219:make_patterns_logic$3690, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56302$auto$opt_dff.cc:219:make_patterns_logic$3672, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$56347$auto$opt_dff.cc:219:make_patterns_logic$3726, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56385$auto$opt_dff.cc:219:make_patterns_logic$3744, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$56422$auto$opt_dff.cc:219:make_patterns_logic$3798, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56463$auto$opt_dff.cc:219:make_patterns_logic$3825, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56508$auto$opt_dff.cc:219:make_patterns_logic$3609, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56553$auto$opt_dff.cc:219:make_patterns_logic$3627, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56598$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56643$auto$opt_dff.cc:219:make_patterns_logic$3654, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56688$auto$opt_dff.cc:219:make_patterns_logic$3663, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56725$auto$opt_dff.cc:219:make_patterns_logic$3600, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56762$auto$opt_dff.cc:219:make_patterns_logic$3708, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$56799$auto$opt_dff.cc:219:make_patterns_logic$3816, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56836$auto$opt_dff.cc:219:make_patterns_logic$3852, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56881$auto$opt_dff.cc:219:make_patterns_logic$3870, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56926$auto$opt_dff.cc:219:make_patterns_logic$3888, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$56971$auto$opt_dff.cc:219:make_patterns_logic$3906, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57016$auto$opt_dff.cc:219:make_patterns_logic$3681, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57053$auto$opt_dff.cc:219:make_patterns_logic$3618, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57090$auto$opt_dff.cc:219:make_patterns_logic$3771, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57133$auto$opt_dff.cc:219:make_patterns_logic$3645, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57170$auto$opt_dff.cc:219:make_patterns_logic$3843, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57212$auto$opt_dff.cc:219:make_patterns_logic$3861, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57249$auto$opt_dff.cc:219:make_patterns_logic$3879, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57286$auto$opt_dff.cc:219:make_patterns_logic$3897, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$57323$abc$55569$auto$opt_dff.cc:219:make_patterns_logic$4185, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57368$abc$55765$auto$opt_dff.cc:219:make_patterns_logic$4149, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$57413$abc$55961$auto$opt_dff.cc:219:make_patterns_logic$4113, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57458$auto$opt_dff.cc:219:make_patterns_logic$4068, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57503$auto$opt_dff.cc:219:make_patterns_logic$4032, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57548$auto$opt_dff.cc:219:make_patterns_logic$3996, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57593$auto$opt_dff.cc:219:make_patterns_logic$3960, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57638$auto$opt_dff.cc:219:make_patterns_logic$3924, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$57683$abc$55630$auto$opt_dff.cc:219:make_patterns_logic$4176, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57720$abc$55826$auto$opt_dff.cc:219:make_patterns_logic$4140, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57757$auto$opt_dff.cc:219:make_patterns_logic$4095, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57802$auto$opt_dff.cc:219:make_patterns_logic$4059, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57847$auto$opt_dff.cc:219:make_patterns_logic$4023, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57892$auto$opt_dff.cc:219:make_patterns_logic$3987, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$57937$auto$opt_dff.cc:219:make_patterns_logic$3951, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$57982$auto$opt_dff.cc:219:make_patterns_logic$3915, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58019$abc$55471$auto$opt_dff.cc:219:make_patterns_logic$4203, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58064$abc$55667$auto$opt_dff.cc:219:make_patterns_logic$4167, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$58109$abc$55863$auto$opt_dff.cc:219:make_patterns_logic$4131, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58154$auto$opt_dff.cc:219:make_patterns_logic$4086, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58191$auto$opt_dff.cc:219:make_patterns_logic$4050, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58228$auto$opt_dff.cc:219:make_patterns_logic$4014, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58265$auto$opt_dff.cc:219:make_patterns_logic$3978, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58302$auto$opt_dff.cc:219:make_patterns_logic$3942, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$58339$abc$55532$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$58376$abc$55728$auto$opt_dff.cc:219:make_patterns_logic$4158, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58413$abc$55924$auto$opt_dff.cc:219:make_patterns_logic$4122, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58450$auto$opt_dff.cc:219:make_patterns_logic$4077, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58487$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58524$auto$opt_dff.cc:219:make_patterns_logic$4005, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58561$auto$opt_dff.cc:219:make_patterns_logic$3969, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$58598$auto$opt_dff.cc:219:make_patterns_logic$3933, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58635$abc$55081$auto$opt_dff.cc:219:make_patterns_logic$4248, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58680$abc$54787$auto$opt_dff.cc:219:make_patterns_logic$4302, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58725$abc$54493$auto$opt_dff.cc:219:make_patterns_logic$4356, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58770$abc$54138$auto$opt_dff.cc:219:make_patterns_logic$4419, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$58815$abc$53746$auto$opt_dff.cc:219:make_patterns_logic$4491, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$58860$abc$53354$auto$opt_dff.cc:219:make_patterns_logic$4563, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$58905$abc$52962$auto$opt_dff.cc:219:make_patterns_logic$4635, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$58950$abc$52570$auto$opt_dff.cc:219:make_patterns_logic$4707, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$58995$abc$55118$auto$opt_dff.cc:219:make_patterns_logic$4239, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59040$abc$54824$auto$opt_dff.cc:219:make_patterns_logic$4293, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59085$abc$54530$auto$opt_dff.cc:219:make_patterns_logic$4347, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$59130$abc$54199$auto$opt_dff.cc:219:make_patterns_logic$4410, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59167$abc$53807$auto$opt_dff.cc:219:make_patterns_logic$4482, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59204$abc$53415$auto$opt_dff.cc:219:make_patterns_logic$4554, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59241$abc$53023$auto$opt_dff.cc:219:make_patterns_logic$4626, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59278$abc$52631$auto$opt_dff.cc:219:make_patterns_logic$4698, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$59315$abc$55020$auto$opt_dff.cc:219:make_patterns_logic$4257, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$59352$abc$54726$auto$opt_dff.cc:219:make_patterns_logic$4311, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$59389$abc$54432$auto$opt_dff.cc:219:make_patterns_logic$4365, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59426$abc$54040$auto$opt_dff.cc:219:make_patterns_logic$4437, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$59471$abc$53648$auto$opt_dff.cc:219:make_patterns_logic$4509, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$59516$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$4581, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$59561$abc$52864$auto$opt_dff.cc:219:make_patterns_logic$4653, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$59606$abc$52472$auto$opt_dff.cc:219:make_patterns_logic$4725, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$59651$abc$54101$auto$opt_dff.cc:219:make_patterns_logic$4428, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59688$abc$53709$auto$opt_dff.cc:219:make_patterns_logic$4500, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59725$abc$53317$auto$opt_dff.cc:219:make_patterns_logic$4572, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$59762$abc$52925$auto$opt_dff.cc:219:make_patterns_logic$4644, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$59799$abc$52533$auto$opt_dff.cc:219:make_patterns_logic$4716, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59836$abc$54922$auto$opt_dff.cc:219:make_patterns_logic$4275, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59881$abc$54628$auto$opt_dff.cc:219:make_patterns_logic$4329, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59926$abc$54334$auto$opt_dff.cc:219:make_patterns_logic$4383, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59971$abc$53942$auto$opt_dff.cc:219:make_patterns_logic$4455, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60016$abc$53550$auto$opt_dff.cc:219:make_patterns_logic$4527, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60061$abc$53158$auto$opt_dff.cc:219:make_patterns_logic$4599, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60106$abc$52766$auto$opt_dff.cc:219:make_patterns_logic$4671, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$60151$abc$55434$auto$opt_dff.cc:219:make_patterns_logic$4212, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60196$abc$54983$auto$opt_dff.cc:219:make_patterns_logic$4266, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60233$abc$54689$auto$opt_dff.cc:219:make_patterns_logic$4320, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60270$abc$54395$auto$opt_dff.cc:219:make_patterns_logic$4374, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60307$abc$54003$auto$opt_dff.cc:219:make_patterns_logic$4446, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60344$abc$53611$auto$opt_dff.cc:219:make_patterns_logic$4518, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60381$abc$53219$auto$opt_dff.cc:219:make_patterns_logic$4590, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60418$abc$52827$auto$opt_dff.cc:219:make_patterns_logic$4662, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60455$abc$55179$auto$opt_dff.cc:219:make_patterns_logic$4230, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60492$abc$54885$auto$opt_dff.cc:219:make_patterns_logic$4284, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60529$abc$54591$auto$opt_dff.cc:219:make_patterns_logic$4338, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$60566$abc$54236$auto$opt_dff.cc:219:make_patterns_logic$4401, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60611$abc$53844$auto$opt_dff.cc:219:make_patterns_logic$4473, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60656$abc$53452$auto$opt_dff.cc:219:make_patterns_logic$4545, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60701$abc$53060$auto$opt_dff.cc:219:make_patterns_logic$4617, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$60746$abc$52668$auto$opt_dff.cc:219:make_patterns_logic$4689, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60791$abc$55216$auto$opt_dff.cc:219:make_patterns_logic$4221, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60828$abc$54297$auto$opt_dff.cc:219:make_patterns_logic$4392, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60865$abc$53905$auto$opt_dff.cc:219:make_patterns_logic$4464, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60902$abc$53513$auto$opt_dff.cc:219:make_patterns_logic$4536, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60939$abc$53121$auto$opt_dff.cc:219:make_patterns_logic$4608, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$56022$auto$opt_dff.cc:219:make_patterns_logic$4104, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77073$abc$47350$auto$opt_dff.cc:219:make_patterns_logic$3474, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$76954$abc$47215$auto$opt_dff.cc:219:make_patterns_logic$3510, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77360$abc$47670$auto$opt_dff.cc:219:make_patterns_logic$5607, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77278$abc$47571$auto$opt_dff.cc:219:make_patterns_logic$5625, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$76057$auto$opt_dff.cc:219:make_patterns_logic$3582, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77934$abc$48356$auto$opt_dff.cc:219:make_patterns_logic$5481, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$77897$abc$48319$auto$opt_dff.cc:219:make_patterns_logic$5490, arst=\rst, srst={ }
  1086 cells in clk=\clk, en=$abc$74585$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$61013$auto$opt_dff.cc:219:make_patterns_logic$3807, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61054$auto$opt_dff.cc:219:make_patterns_logic$3318, arst={ }, srst={ }
  7639 cells in clk=\clk, en=$abc$61108$auto$opt_dff.cc:219:make_patterns_logic$3304, arst=\rst, srst={ }
  666 cells in clk=\clk, en=!$abc$68331$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$75679$auto$opt_dff.cc:219:make_patterns_logic$3591, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$60976$abc$52729$auto$opt_dff.cc:219:make_patterns_logic$4680, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76364$abc$46420$auto$opt_dff.cc:219:make_patterns_logic$3420, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$76991$abc$47252$auto$opt_dff.cc:219:make_patterns_logic$3501, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$76790$abc$47019$auto$opt_dff.cc:219:make_patterns_logic$3555, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$77323$abc$47633$auto$opt_dff.cc:219:make_patterns_logic$5616, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77405$abc$47731$auto$opt_dff.cc:219:make_patterns_logic$5598, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$75774$auto$opt_dff.cc:219:make_patterns_logic$3735, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76909$abc$47154$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76872$abc$47117$auto$opt_dff.cc:219:make_patterns_logic$3528, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$76536$abc$46640$auto$opt_dff.cc:219:make_patterns_logic$3366, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$77852$abc$48258$auto$opt_dff.cc:219:make_patterns_logic$5499, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77442$abc$47768$auto$opt_dff.cc:219:make_patterns_logic$5589, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77185$abc$47485$auto$opt_dff.cc:219:make_patterns_logic$3375, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77487$abc$47829$auto$opt_dff.cc:219:make_patterns_logic$5580, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$76581$abc$46701$auto$opt_dff.cc:219:make_patterns_logic$3357, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$76663$abc$46799$auto$opt_dff.cc:219:make_patterns_logic$3339, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77111$abc$47411$auto$opt_dff.cc:219:make_patterns_logic$3429, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$77222$abc$47522$auto$opt_dff.cc:219:make_patterns_logic$3483, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77651$abc$48025$auto$opt_dff.cc:219:make_patterns_logic$5544, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77733$abc$48123$auto$opt_dff.cc:219:make_patterns_logic$5526, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$77979$abc$48417$auto$opt_dff.cc:219:make_patterns_logic$5472, arst=\rst, srst={ }
  168 cells in clk=\clk, en={ }, arst={ }, srst={ }
  50 cells in clk=\clk, en=$abc$78799$abc$49397$auto$opt_dff.cc:219:make_patterns_logic$5292, arst=\rst, srst={ }

3.72.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52276$auto$opt_dff.cc:219:make_patterns_logic$4761, asynchronously reset by \rst
Extracted 156 gates and 274 wires to a netlist network with 118 inputs and 39 outputs.

3.72.2.1. Executing ABC.

3.72.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50610$auto$opt_dff.cc:219:make_patterns_logic$5067, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.72.3.1. Executing ABC.

3.72.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49691$auto$opt_dff.cc:219:make_patterns_logic$5238, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.4.1. Executing ABC.

3.72.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49630$auto$opt_dff.cc:219:make_patterns_logic$5247, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.5.1. Executing ABC.

3.72.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49593$auto$opt_dff.cc:219:make_patterns_logic$5256, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.6.1. Executing ABC.

3.72.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78471$abc$49005$auto$opt_dff.cc:219:make_patterns_logic$5364, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.7.1. Executing ABC.

3.72.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78426$abc$48944$auto$opt_dff.cc:219:make_patterns_logic$5373, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.72.8.1. Executing ABC.

3.72.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78389$abc$48907$auto$opt_dff.cc:219:make_patterns_logic$5382, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.9.1. Executing ABC.

3.72.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78344$abc$48846$auto$opt_dff.cc:219:make_patterns_logic$5391, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.10.1. Executing ABC.

3.72.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78307$abc$48809$auto$opt_dff.cc:219:make_patterns_logic$5400, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.72.11.1. Executing ABC.

3.72.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78262$abc$48748$auto$opt_dff.cc:219:make_patterns_logic$5409, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.12.1. Executing ABC.

3.72.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78225$abc$48711$auto$opt_dff.cc:219:make_patterns_logic$5418, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.13.1. Executing ABC.

3.72.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52435$auto$opt_dff.cc:219:make_patterns_logic$4734, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.14.1. Executing ABC.

3.72.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77270$abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3297, asynchronously reset by \rst
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 3 outputs.

3.72.15.1. Executing ABC.

3.72.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50573$auto$opt_dff.cc:219:make_patterns_logic$5076, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.16.1. Executing ABC.

3.72.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49532$auto$opt_dff.cc:219:make_patterns_logic$5265, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.17.1. Executing ABC.

3.72.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52374$auto$opt_dff.cc:219:make_patterns_logic$4743, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.18.1. Executing ABC.

3.72.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52337$auto$opt_dff.cc:219:make_patterns_logic$4752, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.19.1. Executing ABC.

3.72.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78180$abc$48650$auto$opt_dff.cc:219:make_patterns_logic$5427, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.20.1. Executing ABC.

3.72.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78143$abc$48613$auto$opt_dff.cc:219:make_patterns_logic$5436, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.21.1. Executing ABC.

3.72.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78098$abc$48552$auto$opt_dff.cc:219:make_patterns_logic$5445, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.22.1. Executing ABC.

3.72.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78061$abc$48515$auto$opt_dff.cc:219:make_patterns_logic$5454, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.72.23.1. Executing ABC.

3.72.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49495$auto$opt_dff.cc:219:make_patterns_logic$5274, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.24.1. Executing ABC.

3.72.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49434$auto$opt_dff.cc:219:make_patterns_logic$5283, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.25.1. Executing ABC.

3.72.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78754$abc$49336$auto$opt_dff.cc:219:make_patterns_logic$5301, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.26.1. Executing ABC.

3.72.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78717$abc$49299$auto$opt_dff.cc:219:make_patterns_logic$5310, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.27.1. Executing ABC.

3.72.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78672$abc$49238$auto$opt_dff.cc:219:make_patterns_logic$5319, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.28.1. Executing ABC.

3.72.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78635$abc$49201$auto$opt_dff.cc:219:make_patterns_logic$5328, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.29.1. Executing ABC.

3.72.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78590$abc$49140$auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.30.1. Executing ABC.

3.72.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78553$abc$49103$auto$opt_dff.cc:219:make_patterns_logic$5346, asynchronously reset by \rst
Extracted 48 gates and 84 wires to a netlist network with 36 inputs and 27 outputs.

3.72.31.1. Executing ABC.

3.72.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78508$abc$49042$auto$opt_dff.cc:219:make_patterns_logic$5355, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.72.32.1. Executing ABC.

3.72.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50512$auto$opt_dff.cc:219:make_patterns_logic$5085, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.33.1. Executing ABC.

3.72.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50475$auto$opt_dff.cc:219:make_patterns_logic$5094, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.34.1. Executing ABC.

3.72.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50414$auto$opt_dff.cc:219:make_patterns_logic$5103, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.35.1. Executing ABC.

3.72.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50377$auto$opt_dff.cc:219:make_patterns_logic$5112, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.36.1. Executing ABC.

3.72.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50316$auto$opt_dff.cc:219:make_patterns_logic$5121, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.37.1. Executing ABC.

3.72.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50279$auto$opt_dff.cc:219:make_patterns_logic$5130, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.38.1. Executing ABC.

3.72.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50218$auto$opt_dff.cc:219:make_patterns_logic$5139, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.39.1. Executing ABC.

3.72.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50181$auto$opt_dff.cc:219:make_patterns_logic$5148, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.40.1. Executing ABC.

3.72.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50120$auto$opt_dff.cc:219:make_patterns_logic$5157, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.41.1. Executing ABC.

3.72.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50083$auto$opt_dff.cc:219:make_patterns_logic$5166, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.42.1. Executing ABC.

3.72.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50022$auto$opt_dff.cc:219:make_patterns_logic$5175, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.43.1. Executing ABC.

3.72.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49985$auto$opt_dff.cc:219:make_patterns_logic$5184, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.44.1. Executing ABC.

3.72.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49924$auto$opt_dff.cc:219:make_patterns_logic$5193, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.45.1. Executing ABC.

3.72.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49887$auto$opt_dff.cc:219:make_patterns_logic$5202, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.46.1. Executing ABC.

3.72.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49826$auto$opt_dff.cc:219:make_patterns_logic$5211, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.47.1. Executing ABC.

3.72.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49789$auto$opt_dff.cc:219:make_patterns_logic$5220, asynchronously reset by \rst
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 28 outputs.

3.72.48.1. Executing ABC.

3.72.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$49728$auto$opt_dff.cc:219:make_patterns_logic$5229, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.72.49.1. Executing ABC.

3.72.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52239$auto$opt_dff.cc:219:make_patterns_logic$4770, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.50.1. Executing ABC.

3.72.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52178$auto$opt_dff.cc:219:make_patterns_logic$4779, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.51.1. Executing ABC.

3.72.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52141$auto$opt_dff.cc:219:make_patterns_logic$4788, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.52.1. Executing ABC.

3.72.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52080$auto$opt_dff.cc:219:make_patterns_logic$4797, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.53.1. Executing ABC.

3.72.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$52043$auto$opt_dff.cc:219:make_patterns_logic$4806, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.54.1. Executing ABC.

3.72.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51982$auto$opt_dff.cc:219:make_patterns_logic$4815, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.55.1. Executing ABC.

3.72.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51945$auto$opt_dff.cc:219:make_patterns_logic$4824, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.56.1. Executing ABC.

3.72.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51884$auto$opt_dff.cc:219:make_patterns_logic$4833, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.57.1. Executing ABC.

3.72.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51847$auto$opt_dff.cc:219:make_patterns_logic$4842, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.58.1. Executing ABC.

3.72.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51786$auto$opt_dff.cc:219:make_patterns_logic$4851, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.59.1. Executing ABC.

3.72.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51749$auto$opt_dff.cc:219:make_patterns_logic$4860, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.60.1. Executing ABC.

3.72.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51688$auto$opt_dff.cc:219:make_patterns_logic$4869, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.61.1. Executing ABC.

3.72.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51651$auto$opt_dff.cc:219:make_patterns_logic$4878, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.62.1. Executing ABC.

3.72.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51590$auto$opt_dff.cc:219:make_patterns_logic$4887, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.63.1. Executing ABC.

3.72.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51553$auto$opt_dff.cc:219:make_patterns_logic$4896, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.64.1. Executing ABC.

3.72.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51492$auto$opt_dff.cc:219:make_patterns_logic$4905, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.65.1. Executing ABC.

3.72.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51455$auto$opt_dff.cc:219:make_patterns_logic$4914, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.66.1. Executing ABC.

3.72.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51394$auto$opt_dff.cc:219:make_patterns_logic$4923, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.67.1. Executing ABC.

3.72.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51357$auto$opt_dff.cc:219:make_patterns_logic$4932, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.68.1. Executing ABC.

3.72.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51296$auto$opt_dff.cc:219:make_patterns_logic$4941, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.69.1. Executing ABC.

3.72.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51259$auto$opt_dff.cc:219:make_patterns_logic$4950, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.70.1. Executing ABC.

3.72.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51198$auto$opt_dff.cc:219:make_patterns_logic$4959, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.71.1. Executing ABC.

3.72.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51161$auto$opt_dff.cc:219:make_patterns_logic$4968, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.72.1. Executing ABC.

3.72.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51100$auto$opt_dff.cc:219:make_patterns_logic$4977, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.73.1. Executing ABC.

3.72.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51063$auto$opt_dff.cc:219:make_patterns_logic$4986, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.74.1. Executing ABC.

3.72.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$51002$auto$opt_dff.cc:219:make_patterns_logic$4995, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.75.1. Executing ABC.

3.72.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50965$auto$opt_dff.cc:219:make_patterns_logic$5004, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.76.1. Executing ABC.

3.72.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50904$auto$opt_dff.cc:219:make_patterns_logic$5013, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.77.1. Executing ABC.

3.72.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50867$auto$opt_dff.cc:219:make_patterns_logic$5022, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.78.1. Executing ABC.

3.72.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50806$auto$opt_dff.cc:219:make_patterns_logic$5031, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.79.1. Executing ABC.

3.72.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50769$auto$opt_dff.cc:219:make_patterns_logic$5040, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.72.80.1. Executing ABC.

3.72.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50708$auto$opt_dff.cc:219:make_patterns_logic$5049, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.81.1. Executing ABC.

3.72.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$50671$auto$opt_dff.cc:219:make_patterns_logic$5058, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.72.82.1. Executing ABC.

3.72.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76499$abc$46603$auto$opt_dff.cc:219:make_patterns_logic$3384, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.72.83.1. Executing ABC.

3.72.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76454$abc$46542$auto$opt_dff.cc:219:make_patterns_logic$3393, asynchronously reset by \rst
Extracted 47 gates and 81 wires to a netlist network with 34 inputs and 26 outputs.

3.72.84.1. Executing ABC.

3.72.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76753$abc$46982$auto$opt_dff.cc:219:make_patterns_logic$3564, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.72.85.1. Executing ABC.

3.72.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77770$abc$48160$auto$opt_dff.cc:219:make_patterns_logic$5517, asynchronously reset by \rst
Extracted 59 gates and 101 wires to a netlist network with 42 inputs and 32 outputs.

3.72.86.1. Executing ABC.

3.72.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77569$abc$47927$auto$opt_dff.cc:219:make_patterns_logic$5562, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.72.87.1. Executing ABC.

3.72.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76018$auto$opt_dff.cc:219:make_patterns_logic$3762, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.72.88.1. Executing ABC.

3.72.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76245$abc$46285$auto$opt_dff.cc:219:make_patterns_logic$3456, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.72.89.1. Executing ABC.

3.72.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76200$abc$46224$auto$opt_dff.cc:219:make_patterns_logic$3465, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.72.90.1. Executing ABC.

3.72.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76327$abc$46383$auto$opt_dff.cc:219:make_patterns_logic$3438, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.72.91.1. Executing ABC.

3.72.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76095$abc$43935$auto$opt_dff.cc:219:make_patterns_logic$3330, asynchronously reset by \rst
Extracted 68 gates and 112 wires to a netlist network with 44 inputs and 40 outputs.

3.72.92.1. Executing ABC.

3.72.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76155$abc$46163$auto$opt_dff.cc:219:make_patterns_logic$3546, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.72.93.1. Executing ABC.

3.72.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76282$abc$46322$auto$opt_dff.cc:219:make_patterns_logic$3447, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.72.94.1. Executing ABC.

3.72.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76827$abc$47056$auto$opt_dff.cc:219:make_patterns_logic$3537, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 29 outputs.

3.72.95.1. Executing ABC.

3.72.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77524$abc$47866$auto$opt_dff.cc:219:make_patterns_logic$5571, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.72.96.1. Executing ABC.

3.72.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77815$abc$48221$auto$opt_dff.cc:219:make_patterns_logic$5508, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.72.97.1. Executing ABC.

3.72.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76708$abc$46921$auto$opt_dff.cc:219:make_patterns_logic$3573, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.72.98.1. Executing ABC.

3.72.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76626$abc$46762$auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.72.99.1. Executing ABC.

3.72.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77148$abc$47448$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.72.100.1. Executing ABC.

3.72.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77688$abc$48062$auto$opt_dff.cc:219:make_patterns_logic$5535, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.72.101.1. Executing ABC.

3.72.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78016$abc$48454$auto$opt_dff.cc:219:make_patterns_logic$5463, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.72.102.1. Executing ABC.

3.72.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$76409$abc$46481$auto$opt_dff.cc:219:make_patterns_logic$3411, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.72.103.1. Executing ABC.

3.72.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77036$abc$47313$auto$opt_dff.cc:219:make_patterns_logic$3492, asynchronously reset by \rst
Extracted 56 gates and 97 wires to a netlist network with 41 inputs and 30 outputs.

3.72.104.1. Executing ABC.

3.72.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$77606$abc$47964$auto$opt_dff.cc:219:make_patterns_logic$5553, asynchronously reset by \rst
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 28 outputs.

3.72.105.1. Executing ABC.

3.72.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56059$auto$opt_dff.cc:219:make_patterns_logic$5641, asynchronously reset by \rst
Extracted 34 gates and 50 wires to a netlist network with 16 inputs and 11 outputs.

3.72.106.1. Executing ABC.

3.72.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75732$auto$opt_dff.cc:219:make_patterns_logic$3789, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 32 outputs.

3.72.107.1. Executing ABC.

3.72.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56088$auto$opt_dff.cc:219:make_patterns_logic$3780, asynchronously reset by \rst
Extracted 45 gates and 81 wires to a netlist network with 36 inputs and 24 outputs.

3.72.108.1. Executing ABC.

3.72.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$75978$auto$opt_dff.cc:219:make_patterns_logic$3834, asynchronously reset by \rst
Extracted 60 gates and 104 wires to a netlist network with 44 inputs and 33 outputs.

3.72.109.1. Executing ABC.

3.72.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56130$auto$opt_dff.cc:219:make_patterns_logic$3753, asynchronously reset by \rst
Extracted 54 gates and 98 wires to a netlist network with 44 inputs and 33 outputs.

3.72.110.1. Executing ABC.

3.72.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56175$auto$opt_dff.cc:219:make_patterns_logic$3717, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.111.1. Executing ABC.

3.72.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56220$auto$opt_dff.cc:219:make_patterns_logic$3699, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.112.1. Executing ABC.

3.72.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56265$auto$opt_dff.cc:219:make_patterns_logic$3690, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.113.1. Executing ABC.

3.72.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56302$auto$opt_dff.cc:219:make_patterns_logic$3672, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.114.1. Executing ABC.

3.72.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56347$auto$opt_dff.cc:219:make_patterns_logic$3726, asynchronously reset by \rst
Extracted 50 gates and 91 wires to a netlist network with 41 inputs and 29 outputs.

3.72.115.1. Executing ABC.

3.72.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56385$auto$opt_dff.cc:219:make_patterns_logic$3744, asynchronously reset by \rst
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 25 outputs.

3.72.116.1. Executing ABC.

3.72.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56422$auto$opt_dff.cc:219:make_patterns_logic$3798, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.72.117.1. Executing ABC.

3.72.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56463$auto$opt_dff.cc:219:make_patterns_logic$3825, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.118.1. Executing ABC.

3.72.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56508$auto$opt_dff.cc:219:make_patterns_logic$3609, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.119.1. Executing ABC.

3.72.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56553$auto$opt_dff.cc:219:make_patterns_logic$3627, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.120.1. Executing ABC.

3.72.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56598$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.121.1. Executing ABC.

3.72.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56643$auto$opt_dff.cc:219:make_patterns_logic$3654, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.122.1. Executing ABC.

3.72.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56688$auto$opt_dff.cc:219:make_patterns_logic$3663, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.123.1. Executing ABC.

3.72.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56725$auto$opt_dff.cc:219:make_patterns_logic$3600, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.124.1. Executing ABC.

3.72.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56762$auto$opt_dff.cc:219:make_patterns_logic$3708, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.125.1. Executing ABC.

3.72.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56799$auto$opt_dff.cc:219:make_patterns_logic$3816, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.126.1. Executing ABC.

3.72.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56836$auto$opt_dff.cc:219:make_patterns_logic$3852, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.127.1. Executing ABC.

3.72.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56881$auto$opt_dff.cc:219:make_patterns_logic$3870, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.128.1. Executing ABC.

3.72.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56926$auto$opt_dff.cc:219:make_patterns_logic$3888, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.129.1. Executing ABC.

3.72.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$56971$auto$opt_dff.cc:219:make_patterns_logic$3906, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.130.1. Executing ABC.

3.72.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57016$auto$opt_dff.cc:219:make_patterns_logic$3681, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.131.1. Executing ABC.

3.72.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57053$auto$opt_dff.cc:219:make_patterns_logic$3618, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.132.1. Executing ABC.

3.72.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57090$auto$opt_dff.cc:219:make_patterns_logic$3771, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.133.1. Executing ABC.

3.72.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57133$auto$opt_dff.cc:219:make_patterns_logic$3645, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.134.1. Executing ABC.

3.72.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57170$auto$opt_dff.cc:219:make_patterns_logic$3843, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.135.1. Executing ABC.

3.72.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57212$auto$opt_dff.cc:219:make_patterns_logic$3861, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.136.1. Executing ABC.

3.72.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57249$auto$opt_dff.cc:219:make_patterns_logic$3879, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.137.1. Executing ABC.

3.72.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57286$auto$opt_dff.cc:219:make_patterns_logic$3897, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.138.1. Executing ABC.

3.72.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57323$abc$55569$auto$opt_dff.cc:219:make_patterns_logic$4185, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.139.1. Executing ABC.

3.72.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57368$abc$55765$auto$opt_dff.cc:219:make_patterns_logic$4149, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.140.1. Executing ABC.

3.72.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57413$abc$55961$auto$opt_dff.cc:219:make_patterns_logic$4113, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.72.141.1. Executing ABC.

3.72.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57458$auto$opt_dff.cc:219:make_patterns_logic$4068, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.142.1. Executing ABC.

3.72.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57503$auto$opt_dff.cc:219:make_patterns_logic$4032, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.143.1. Executing ABC.

3.72.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57548$auto$opt_dff.cc:219:make_patterns_logic$3996, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.144.1. Executing ABC.

3.72.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57593$auto$opt_dff.cc:219:make_patterns_logic$3960, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.145.1. Executing ABC.

3.72.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57638$auto$opt_dff.cc:219:make_patterns_logic$3924, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.146.1. Executing ABC.

3.72.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57683$abc$55630$auto$opt_dff.cc:219:make_patterns_logic$4176, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.72.147.1. Executing ABC.

3.72.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57720$abc$55826$auto$opt_dff.cc:219:make_patterns_logic$4140, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.148.1. Executing ABC.

3.72.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57757$auto$opt_dff.cc:219:make_patterns_logic$4095, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.149.1. Executing ABC.

3.72.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57802$auto$opt_dff.cc:219:make_patterns_logic$4059, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.150.1. Executing ABC.

3.72.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57847$auto$opt_dff.cc:219:make_patterns_logic$4023, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.151.1. Executing ABC.

3.72.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57892$auto$opt_dff.cc:219:make_patterns_logic$3987, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.152.1. Executing ABC.

3.72.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57937$auto$opt_dff.cc:219:make_patterns_logic$3951, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.153.1. Executing ABC.

3.72.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$57982$auto$opt_dff.cc:219:make_patterns_logic$3915, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.154.1. Executing ABC.

3.72.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58019$abc$55471$auto$opt_dff.cc:219:make_patterns_logic$4203, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.155.1. Executing ABC.

3.72.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58064$abc$55667$auto$opt_dff.cc:219:make_patterns_logic$4167, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.156.1. Executing ABC.

3.72.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58109$abc$55863$auto$opt_dff.cc:219:make_patterns_logic$4131, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.72.157.1. Executing ABC.

3.72.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58154$auto$opt_dff.cc:219:make_patterns_logic$4086, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.158.1. Executing ABC.

3.72.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58191$auto$opt_dff.cc:219:make_patterns_logic$4050, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.159.1. Executing ABC.

3.72.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58228$auto$opt_dff.cc:219:make_patterns_logic$4014, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.160.1. Executing ABC.

3.72.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58265$auto$opt_dff.cc:219:make_patterns_logic$3978, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.161.1. Executing ABC.

3.72.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58302$auto$opt_dff.cc:219:make_patterns_logic$3942, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.162.1. Executing ABC.

3.72.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58339$abc$55532$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.72.163.1. Executing ABC.

3.72.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58376$abc$55728$auto$opt_dff.cc:219:make_patterns_logic$4158, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.72.164.1. Executing ABC.

3.72.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58413$abc$55924$auto$opt_dff.cc:219:make_patterns_logic$4122, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.165.1. Executing ABC.

3.72.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58450$auto$opt_dff.cc:219:make_patterns_logic$4077, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.166.1. Executing ABC.

3.72.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58487$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.167.1. Executing ABC.

3.72.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58524$auto$opt_dff.cc:219:make_patterns_logic$4005, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.168.1. Executing ABC.

3.72.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58561$auto$opt_dff.cc:219:make_patterns_logic$3969, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.169.1. Executing ABC.

3.72.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58598$auto$opt_dff.cc:219:make_patterns_logic$3933, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.72.170.1. Executing ABC.

3.72.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58635$abc$55081$auto$opt_dff.cc:219:make_patterns_logic$4248, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.171.1. Executing ABC.

3.72.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58680$abc$54787$auto$opt_dff.cc:219:make_patterns_logic$4302, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.172.1. Executing ABC.

3.72.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58725$abc$54493$auto$opt_dff.cc:219:make_patterns_logic$4356, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.173.1. Executing ABC.

3.72.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58770$abc$54138$auto$opt_dff.cc:219:make_patterns_logic$4419, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.174.1. Executing ABC.

3.72.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58815$abc$53746$auto$opt_dff.cc:219:make_patterns_logic$4491, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.72.175.1. Executing ABC.

3.72.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58860$abc$53354$auto$opt_dff.cc:219:make_patterns_logic$4563, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.72.176.1. Executing ABC.

3.72.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58905$abc$52962$auto$opt_dff.cc:219:make_patterns_logic$4635, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.72.177.1. Executing ABC.

3.72.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58950$abc$52570$auto$opt_dff.cc:219:make_patterns_logic$4707, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.72.178.1. Executing ABC.

3.72.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$58995$abc$55118$auto$opt_dff.cc:219:make_patterns_logic$4239, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.179.1. Executing ABC.

3.72.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59040$abc$54824$auto$opt_dff.cc:219:make_patterns_logic$4293, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.180.1. Executing ABC.

3.72.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59085$abc$54530$auto$opt_dff.cc:219:make_patterns_logic$4347, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.181.1. Executing ABC.

3.72.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59130$abc$54199$auto$opt_dff.cc:219:make_patterns_logic$4410, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.72.182.1. Executing ABC.

3.72.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59167$abc$53807$auto$opt_dff.cc:219:make_patterns_logic$4482, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.72.183.1. Executing ABC.

3.72.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59204$abc$53415$auto$opt_dff.cc:219:make_patterns_logic$4554, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.72.184.1. Executing ABC.

3.72.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59241$abc$53023$auto$opt_dff.cc:219:make_patterns_logic$4626, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.72.185.1. Executing ABC.

3.72.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59278$abc$52631$auto$opt_dff.cc:219:make_patterns_logic$4698, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.72.186.1. Executing ABC.

3.72.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59315$abc$55020$auto$opt_dff.cc:219:make_patterns_logic$4257, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.72.187.1. Executing ABC.

3.72.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59352$abc$54726$auto$opt_dff.cc:219:make_patterns_logic$4311, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.72.188.1. Executing ABC.

3.72.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59389$abc$54432$auto$opt_dff.cc:219:make_patterns_logic$4365, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.72.189.1. Executing ABC.

3.72.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59426$abc$54040$auto$opt_dff.cc:219:make_patterns_logic$4437, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.190.1. Executing ABC.

3.72.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59471$abc$53648$auto$opt_dff.cc:219:make_patterns_logic$4509, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.72.191.1. Executing ABC.

3.72.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59516$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$4581, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.72.192.1. Executing ABC.

3.72.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59561$abc$52864$auto$opt_dff.cc:219:make_patterns_logic$4653, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.72.193.1. Executing ABC.

3.72.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59606$abc$52472$auto$opt_dff.cc:219:make_patterns_logic$4725, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.72.194.1. Executing ABC.

3.72.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59651$abc$54101$auto$opt_dff.cc:219:make_patterns_logic$4428, asynchronously reset by \rst
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 27 outputs.

3.72.195.1. Executing ABC.

3.72.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59688$abc$53709$auto$opt_dff.cc:219:make_patterns_logic$4500, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.72.196.1. Executing ABC.

3.72.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59725$abc$53317$auto$opt_dff.cc:219:make_patterns_logic$4572, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.72.197.1. Executing ABC.

3.72.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59762$abc$52925$auto$opt_dff.cc:219:make_patterns_logic$4644, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.72.198.1. Executing ABC.

3.72.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59799$abc$52533$auto$opt_dff.cc:219:make_patterns_logic$4716, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.72.199.1. Executing ABC.

3.72.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59836$abc$54922$auto$opt_dff.cc:219:make_patterns_logic$4275, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.200.1. Executing ABC.

3.72.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59881$abc$54628$auto$opt_dff.cc:219:make_patterns_logic$4329, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.72.201.1. Executing ABC.

yosys> abc -dff

3.73. Executing ABC pass (technology mapping using ABC).

3.73.1. Summary of detected clock domains:
  162 cells in clk=\clk, en=$abc$78799$abc$49397$auto$opt_dff.cc:219:make_patterns_logic$5292, arst=\rst, srst={ }
  69 cells in clk=\clk, en=$abc$78836$abc$52276$auto$opt_dff.cc:219:make_patterns_logic$4761, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79007$abc$50610$auto$opt_dff.cc:219:make_patterns_logic$5067, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79067$abc$49691$auto$opt_dff.cc:219:make_patterns_logic$5238, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79129$abc$49630$auto$opt_dff.cc:219:make_patterns_logic$5247, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79183$abc$49593$auto$opt_dff.cc:219:make_patterns_logic$5256, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79245$abc$78471$abc$49005$auto$opt_dff.cc:219:make_patterns_logic$5364, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$79307$abc$78426$abc$48944$auto$opt_dff.cc:219:make_patterns_logic$5373, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79362$abc$78389$abc$48907$auto$opt_dff.cc:219:make_patterns_logic$5382, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79424$abc$78344$abc$48846$auto$opt_dff.cc:219:make_patterns_logic$5391, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$79478$abc$78307$abc$48809$auto$opt_dff.cc:219:make_patterns_logic$5400, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79541$abc$78262$abc$48748$auto$opt_dff.cc:219:make_patterns_logic$5409, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79595$abc$78225$abc$48711$auto$opt_dff.cc:219:make_patterns_logic$5418, arst=\rst, srst={ }
  5 cells in clk=\clk, en=$abc$79719$abc$77270$abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3297, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$79727$abc$50573$auto$opt_dff.cc:219:make_patterns_logic$5076, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79789$abc$49532$auto$opt_dff.cc:219:make_patterns_logic$5265, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$79843$abc$52374$auto$opt_dff.cc:219:make_patterns_logic$4743, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$79897$abc$52337$auto$opt_dff.cc:219:make_patterns_logic$4752, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$79951$abc$78180$abc$48650$auto$opt_dff.cc:219:make_patterns_logic$5427, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80005$abc$78143$abc$48613$auto$opt_dff.cc:219:make_patterns_logic$5436, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80067$abc$78098$abc$48552$auto$opt_dff.cc:219:make_patterns_logic$5445, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$80121$abc$78061$abc$48515$auto$opt_dff.cc:219:make_patterns_logic$5454, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80184$abc$49495$auto$opt_dff.cc:219:make_patterns_logic$5274, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80246$abc$49434$auto$opt_dff.cc:219:make_patterns_logic$5283, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80300$abc$78754$abc$49336$auto$opt_dff.cc:219:make_patterns_logic$5301, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80362$abc$78717$abc$49299$auto$opt_dff.cc:219:make_patterns_logic$5310, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80424$abc$78672$abc$49238$auto$opt_dff.cc:219:make_patterns_logic$5319, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80478$abc$78635$abc$49201$auto$opt_dff.cc:219:make_patterns_logic$5328, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80540$abc$78590$abc$49140$auto$opt_dff.cc:219:make_patterns_logic$5337, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80594$abc$78553$abc$49103$auto$opt_dff.cc:219:make_patterns_logic$5346, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80650$abc$78508$abc$49042$auto$opt_dff.cc:219:make_patterns_logic$5355, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80711$abc$50512$auto$opt_dff.cc:219:make_patterns_logic$5085, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80765$abc$50475$auto$opt_dff.cc:219:make_patterns_logic$5094, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80827$abc$50414$auto$opt_dff.cc:219:make_patterns_logic$5103, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80881$abc$50377$auto$opt_dff.cc:219:make_patterns_logic$5112, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$80943$abc$50316$auto$opt_dff.cc:219:make_patterns_logic$5121, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$80997$abc$50279$auto$opt_dff.cc:219:make_patterns_logic$5130, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81059$abc$50218$auto$opt_dff.cc:219:make_patterns_logic$5139, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81113$abc$50181$auto$opt_dff.cc:219:make_patterns_logic$5148, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81175$abc$50120$auto$opt_dff.cc:219:make_patterns_logic$5157, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81229$abc$50083$auto$opt_dff.cc:219:make_patterns_logic$5166, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81291$abc$50022$auto$opt_dff.cc:219:make_patterns_logic$5175, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81345$abc$49985$auto$opt_dff.cc:219:make_patterns_logic$5184, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81407$abc$49924$auto$opt_dff.cc:219:make_patterns_logic$5193, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81461$abc$49887$auto$opt_dff.cc:219:make_patterns_logic$5202, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81523$abc$49826$auto$opt_dff.cc:219:make_patterns_logic$5211, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$81577$abc$49789$auto$opt_dff.cc:219:make_patterns_logic$5220, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$81634$abc$49728$auto$opt_dff.cc:219:make_patterns_logic$5229, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81693$abc$52239$auto$opt_dff.cc:219:make_patterns_logic$4770, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81755$abc$52178$auto$opt_dff.cc:219:make_patterns_logic$4779, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81809$abc$52141$auto$opt_dff.cc:219:make_patterns_logic$4788, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81871$abc$52080$auto$opt_dff.cc:219:make_patterns_logic$4797, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$81925$abc$52043$auto$opt_dff.cc:219:make_patterns_logic$4806, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$81987$abc$51982$auto$opt_dff.cc:219:make_patterns_logic$4815, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82041$abc$51945$auto$opt_dff.cc:219:make_patterns_logic$4824, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82103$abc$51884$auto$opt_dff.cc:219:make_patterns_logic$4833, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82157$abc$51847$auto$opt_dff.cc:219:make_patterns_logic$4842, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82219$abc$51786$auto$opt_dff.cc:219:make_patterns_logic$4851, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82273$abc$51749$auto$opt_dff.cc:219:make_patterns_logic$4860, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82335$abc$51688$auto$opt_dff.cc:219:make_patterns_logic$4869, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82389$abc$51651$auto$opt_dff.cc:219:make_patterns_logic$4878, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82451$abc$51590$auto$opt_dff.cc:219:make_patterns_logic$4887, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82505$abc$51553$auto$opt_dff.cc:219:make_patterns_logic$4896, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82567$abc$51492$auto$opt_dff.cc:219:make_patterns_logic$4905, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82621$abc$51455$auto$opt_dff.cc:219:make_patterns_logic$4914, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82683$abc$51394$auto$opt_dff.cc:219:make_patterns_logic$4923, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82737$abc$51357$auto$opt_dff.cc:219:make_patterns_logic$4932, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82799$abc$51296$auto$opt_dff.cc:219:make_patterns_logic$4941, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82853$abc$51259$auto$opt_dff.cc:219:make_patterns_logic$4950, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$82915$abc$51198$auto$opt_dff.cc:219:make_patterns_logic$4959, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$82969$abc$51161$auto$opt_dff.cc:219:make_patterns_logic$4968, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83031$abc$51100$auto$opt_dff.cc:219:make_patterns_logic$4977, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83085$abc$51063$auto$opt_dff.cc:219:make_patterns_logic$4986, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83147$abc$51002$auto$opt_dff.cc:219:make_patterns_logic$4995, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83201$abc$50965$auto$opt_dff.cc:219:make_patterns_logic$5004, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83263$abc$50904$auto$opt_dff.cc:219:make_patterns_logic$5013, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83317$abc$50867$auto$opt_dff.cc:219:make_patterns_logic$5022, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83379$abc$50806$auto$opt_dff.cc:219:make_patterns_logic$5031, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$83433$abc$50769$auto$opt_dff.cc:219:make_patterns_logic$5040, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$83495$abc$50708$auto$opt_dff.cc:219:make_patterns_logic$5049, arst=\rst, srst={ }
  45 cells in clk=\clk, en=$abc$83549$abc$50671$auto$opt_dff.cc:219:make_patterns_logic$5058, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$83605$abc$76499$abc$46603$auto$opt_dff.cc:219:make_patterns_logic$3384, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$83668$abc$76454$abc$46542$auto$opt_dff.cc:219:make_patterns_logic$3393, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$83724$abc$76753$abc$46982$auto$opt_dff.cc:219:make_patterns_logic$3564, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$83784$abc$77770$abc$48160$auto$opt_dff.cc:219:make_patterns_logic$5517, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$83845$abc$77569$abc$47927$auto$opt_dff.cc:219:make_patterns_logic$5562, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$83905$abc$76018$auto$opt_dff.cc:219:make_patterns_logic$3762, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$83968$abc$76245$abc$46285$auto$opt_dff.cc:219:make_patterns_logic$3456, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$84028$abc$76200$abc$46224$auto$opt_dff.cc:219:make_patterns_logic$3465, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$84086$abc$76327$abc$46383$auto$opt_dff.cc:219:make_patterns_logic$3438, arst=\rst, srst={ }
  69 cells in clk=\clk, en=$abc$84143$abc$76095$abc$43935$auto$opt_dff.cc:219:make_patterns_logic$3330, arst=\rst, srst={ }
  62 cells in clk=\clk, en=$abc$84213$abc$76155$abc$46163$auto$opt_dff.cc:219:make_patterns_logic$3546, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$84276$abc$76282$abc$46322$auto$opt_dff.cc:219:make_patterns_logic$3447, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$84337$abc$76827$abc$47056$auto$opt_dff.cc:219:make_patterns_logic$3537, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$84396$abc$77524$abc$47866$auto$opt_dff.cc:219:make_patterns_logic$5571, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$84452$abc$77815$abc$48221$auto$opt_dff.cc:219:make_patterns_logic$5508, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$84507$abc$76708$abc$46921$auto$opt_dff.cc:219:make_patterns_logic$3573, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$84565$abc$76626$abc$46762$auto$opt_dff.cc:219:make_patterns_logic$3348, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$84626$abc$77148$abc$47448$auto$opt_dff.cc:219:make_patterns_logic$3402, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$84685$abc$77688$abc$48062$auto$opt_dff.cc:219:make_patterns_logic$5535, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$84744$abc$78016$abc$48454$auto$opt_dff.cc:219:make_patterns_logic$5463, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$84799$abc$76409$abc$46481$auto$opt_dff.cc:219:make_patterns_logic$3411, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$84860$abc$77036$abc$47313$auto$opt_dff.cc:219:make_patterns_logic$3492, arst=\rst, srst={ }
  34 cells in clk=\clk, en=$abc$84977$abc$56059$auto$opt_dff.cc:219:make_patterns_logic$5641, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85011$abc$75732$auto$opt_dff.cc:219:make_patterns_logic$3789, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$85073$abc$56088$auto$opt_dff.cc:219:make_patterns_logic$3780, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85127$abc$75978$auto$opt_dff.cc:219:make_patterns_logic$3834, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85190$abc$56130$auto$opt_dff.cc:219:make_patterns_logic$3753, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85253$abc$56175$auto$opt_dff.cc:219:make_patterns_logic$3717, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85316$abc$56220$auto$opt_dff.cc:219:make_patterns_logic$3699, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85379$abc$56265$auto$opt_dff.cc:219:make_patterns_logic$3690, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85434$abc$56302$auto$opt_dff.cc:219:make_patterns_logic$3672, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$85497$abc$56347$auto$opt_dff.cc:219:make_patterns_logic$3726, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85556$abc$56385$auto$opt_dff.cc:219:make_patterns_logic$3744, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$85611$abc$56422$auto$opt_dff.cc:219:make_patterns_logic$3798, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85668$abc$56463$auto$opt_dff.cc:219:make_patterns_logic$3825, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85731$abc$56508$auto$opt_dff.cc:219:make_patterns_logic$3609, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85794$abc$56553$auto$opt_dff.cc:219:make_patterns_logic$3627, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85857$abc$56598$auto$opt_dff.cc:219:make_patterns_logic$3636, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$85920$abc$56643$auto$opt_dff.cc:219:make_patterns_logic$3654, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$85983$abc$56688$auto$opt_dff.cc:219:make_patterns_logic$3663, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86038$abc$56725$auto$opt_dff.cc:219:make_patterns_logic$3600, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86093$abc$56762$auto$opt_dff.cc:219:make_patterns_logic$3708, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86148$abc$56799$auto$opt_dff.cc:219:make_patterns_logic$3816, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86203$abc$56836$auto$opt_dff.cc:219:make_patterns_logic$3852, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86266$abc$56881$auto$opt_dff.cc:219:make_patterns_logic$3870, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86329$abc$56926$auto$opt_dff.cc:219:make_patterns_logic$3888, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86392$abc$56971$auto$opt_dff.cc:219:make_patterns_logic$3906, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86455$abc$57016$auto$opt_dff.cc:219:make_patterns_logic$3681, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86510$abc$57053$auto$opt_dff.cc:219:make_patterns_logic$3618, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86565$abc$57090$auto$opt_dff.cc:219:make_patterns_logic$3771, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86620$abc$57133$auto$opt_dff.cc:219:make_patterns_logic$3645, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86675$abc$57170$auto$opt_dff.cc:219:make_patterns_logic$3843, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86730$abc$57212$auto$opt_dff.cc:219:make_patterns_logic$3861, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86785$abc$57249$auto$opt_dff.cc:219:make_patterns_logic$3879, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$86840$abc$57286$auto$opt_dff.cc:219:make_patterns_logic$3897, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$86895$abc$57323$abc$55569$auto$opt_dff.cc:219:make_patterns_logic$4185, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$86959$abc$57368$abc$55765$auto$opt_dff.cc:219:make_patterns_logic$4149, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$87022$abc$57413$abc$55961$auto$opt_dff.cc:219:make_patterns_logic$4113, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87078$abc$57458$auto$opt_dff.cc:219:make_patterns_logic$4068, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87141$abc$57503$auto$opt_dff.cc:219:make_patterns_logic$4032, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87204$abc$57548$auto$opt_dff.cc:219:make_patterns_logic$3996, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87267$abc$57593$auto$opt_dff.cc:219:make_patterns_logic$3960, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87330$abc$57638$auto$opt_dff.cc:219:make_patterns_logic$3924, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$87393$abc$57683$abc$55630$auto$opt_dff.cc:219:make_patterns_logic$4176, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87449$abc$57720$abc$55826$auto$opt_dff.cc:219:make_patterns_logic$4140, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87504$abc$57757$auto$opt_dff.cc:219:make_patterns_logic$4095, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87567$abc$57802$auto$opt_dff.cc:219:make_patterns_logic$4059, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87630$abc$57847$auto$opt_dff.cc:219:make_patterns_logic$4023, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87693$abc$57892$auto$opt_dff.cc:219:make_patterns_logic$3987, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$87756$abc$57937$auto$opt_dff.cc:219:make_patterns_logic$3951, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$87819$abc$57982$auto$opt_dff.cc:219:make_patterns_logic$3915, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$87874$abc$58019$abc$55471$auto$opt_dff.cc:219:make_patterns_logic$4203, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$87938$abc$58064$abc$55667$auto$opt_dff.cc:219:make_patterns_logic$4167, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$88002$abc$58109$abc$55863$auto$opt_dff.cc:219:make_patterns_logic$4131, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88065$abc$58154$auto$opt_dff.cc:219:make_patterns_logic$4086, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88120$abc$58191$auto$opt_dff.cc:219:make_patterns_logic$4050, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88175$abc$58228$auto$opt_dff.cc:219:make_patterns_logic$4014, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88230$abc$58265$auto$opt_dff.cc:219:make_patterns_logic$3978, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88285$abc$58302$auto$opt_dff.cc:219:make_patterns_logic$3942, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$88340$abc$58339$abc$55532$auto$opt_dff.cc:219:make_patterns_logic$4194, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$88396$abc$58376$abc$55728$auto$opt_dff.cc:219:make_patterns_logic$4158, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88452$abc$58413$abc$55924$auto$opt_dff.cc:219:make_patterns_logic$4122, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88507$abc$58450$auto$opt_dff.cc:219:make_patterns_logic$4077, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88562$abc$58487$auto$opt_dff.cc:219:make_patterns_logic$4041, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88617$abc$58524$auto$opt_dff.cc:219:make_patterns_logic$4005, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88672$abc$58561$auto$opt_dff.cc:219:make_patterns_logic$3969, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$88727$abc$58598$auto$opt_dff.cc:219:make_patterns_logic$3933, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$88782$abc$58635$abc$55081$auto$opt_dff.cc:219:make_patterns_logic$4248, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$88846$abc$58680$abc$54787$auto$opt_dff.cc:219:make_patterns_logic$4302, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$88910$abc$58725$abc$54493$auto$opt_dff.cc:219:make_patterns_logic$4356, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$88974$abc$58770$abc$54138$auto$opt_dff.cc:219:make_patterns_logic$4419, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$89038$abc$58815$abc$53746$auto$opt_dff.cc:219:make_patterns_logic$4491, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$89101$abc$58860$abc$53354$auto$opt_dff.cc:219:make_patterns_logic$4563, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$89164$abc$58905$abc$52962$auto$opt_dff.cc:219:make_patterns_logic$4635, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$89227$abc$58950$abc$52570$auto$opt_dff.cc:219:make_patterns_logic$4707, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$89290$abc$58995$abc$55118$auto$opt_dff.cc:219:make_patterns_logic$4239, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$89354$abc$59040$abc$54824$auto$opt_dff.cc:219:make_patterns_logic$4293, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$89418$abc$59085$abc$54530$auto$opt_dff.cc:219:make_patterns_logic$4347, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$89482$abc$59130$abc$54199$auto$opt_dff.cc:219:make_patterns_logic$4410, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$89538$abc$59167$abc$53807$auto$opt_dff.cc:219:make_patterns_logic$4482, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$89593$abc$59204$abc$53415$auto$opt_dff.cc:219:make_patterns_logic$4554, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$89648$abc$59241$abc$53023$auto$opt_dff.cc:219:make_patterns_logic$4626, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$89703$abc$59278$abc$52631$auto$opt_dff.cc:219:make_patterns_logic$4698, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$89758$abc$59315$abc$55020$auto$opt_dff.cc:219:make_patterns_logic$4257, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$89814$abc$59352$abc$54726$auto$opt_dff.cc:219:make_patterns_logic$4311, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$89870$abc$59389$abc$54432$auto$opt_dff.cc:219:make_patterns_logic$4365, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$89926$abc$59426$abc$54040$auto$opt_dff.cc:219:make_patterns_logic$4437, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$89990$abc$59471$abc$53648$auto$opt_dff.cc:219:make_patterns_logic$4509, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$90053$abc$59516$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$4581, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$90116$abc$59561$abc$52864$auto$opt_dff.cc:219:make_patterns_logic$4653, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$90179$abc$59606$abc$52472$auto$opt_dff.cc:219:make_patterns_logic$4725, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$90242$abc$59651$abc$54101$auto$opt_dff.cc:219:make_patterns_logic$4428, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$90299$abc$59688$abc$53709$auto$opt_dff.cc:219:make_patterns_logic$4500, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$90354$abc$59725$abc$53317$auto$opt_dff.cc:219:make_patterns_logic$4572, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$90409$abc$59762$abc$52925$auto$opt_dff.cc:219:make_patterns_logic$4644, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$90464$abc$59799$abc$52533$auto$opt_dff.cc:219:make_patterns_logic$4716, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$90518$abc$59836$abc$54922$auto$opt_dff.cc:219:make_patterns_logic$4275, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59926$abc$54334$auto$opt_dff.cc:219:make_patterns_logic$4383, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$59971$abc$53942$auto$opt_dff.cc:219:make_patterns_logic$4455, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60016$abc$53550$auto$opt_dff.cc:219:make_patterns_logic$4527, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60061$abc$53158$auto$opt_dff.cc:219:make_patterns_logic$4599, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60106$abc$52766$auto$opt_dff.cc:219:make_patterns_logic$4671, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$60151$abc$55434$auto$opt_dff.cc:219:make_patterns_logic$4212, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60196$abc$54983$auto$opt_dff.cc:219:make_patterns_logic$4266, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$60233$abc$54689$auto$opt_dff.cc:219:make_patterns_logic$4320, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60270$abc$54395$auto$opt_dff.cc:219:make_patterns_logic$4374, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60307$abc$54003$auto$opt_dff.cc:219:make_patterns_logic$4446, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60344$abc$53611$auto$opt_dff.cc:219:make_patterns_logic$4518, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60381$abc$53219$auto$opt_dff.cc:219:make_patterns_logic$4590, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60418$abc$52827$auto$opt_dff.cc:219:make_patterns_logic$4662, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60455$abc$55179$auto$opt_dff.cc:219:make_patterns_logic$4230, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60492$abc$54885$auto$opt_dff.cc:219:make_patterns_logic$4284, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60529$abc$54591$auto$opt_dff.cc:219:make_patterns_logic$4338, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$60566$abc$54236$auto$opt_dff.cc:219:make_patterns_logic$4401, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60611$abc$53844$auto$opt_dff.cc:219:make_patterns_logic$4473, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60656$abc$53452$auto$opt_dff.cc:219:make_patterns_logic$4545, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$60701$abc$53060$auto$opt_dff.cc:219:make_patterns_logic$4617, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$60746$abc$52668$auto$opt_dff.cc:219:make_patterns_logic$4689, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60791$abc$55216$auto$opt_dff.cc:219:make_patterns_logic$4221, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60828$abc$54297$auto$opt_dff.cc:219:make_patterns_logic$4392, arst=\rst, srst={ }
  47 cells in clk=\clk, en=$abc$60865$abc$53905$auto$opt_dff.cc:219:make_patterns_logic$4464, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60902$abc$53513$auto$opt_dff.cc:219:make_patterns_logic$4536, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$60939$abc$53121$auto$opt_dff.cc:219:make_patterns_logic$4608, arst=\rst, srst={ }
  59 cells in clk=\clk, en=$abc$56022$auto$opt_dff.cc:219:make_patterns_logic$4104, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77073$abc$47350$auto$opt_dff.cc:219:make_patterns_logic$3474, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$76954$abc$47215$auto$opt_dff.cc:219:make_patterns_logic$3510, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77360$abc$47670$auto$opt_dff.cc:219:make_patterns_logic$5607, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$77278$abc$47571$auto$opt_dff.cc:219:make_patterns_logic$5625, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$79657$abc$52435$auto$opt_dff.cc:219:make_patterns_logic$4734, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$76057$auto$opt_dff.cc:219:make_patterns_logic$3582, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77934$abc$48356$auto$opt_dff.cc:219:make_patterns_logic$5481, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$77897$abc$48319$auto$opt_dff.cc:219:make_patterns_logic$5490, arst=\rst, srst={ }
  1087 cells in clk=\clk, en=$abc$74585$auto$opt_dff.cc:219:make_patterns_logic$5632, arst={ }, srst={ }
  56 cells in clk=\clk, en=$abc$61013$auto$opt_dff.cc:219:make_patterns_logic$3807, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$61054$auto$opt_dff.cc:219:make_patterns_logic$3318, arst={ }, srst={ }
  7639 cells in clk=\clk, en=$abc$61108$auto$opt_dff.cc:219:make_patterns_logic$3304, arst=\rst, srst={ }
  669 cells in clk=\clk, en=!$abc$68331$auto$opt_reduce.cc:134:opt_pmux$3279, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$75679$auto$opt_dff.cc:219:make_patterns_logic$3591, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$60976$abc$52729$auto$opt_dff.cc:219:make_patterns_logic$4680, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76364$abc$46420$auto$opt_dff.cc:219:make_patterns_logic$3420, arst=\rst, srst={ }
  50 cells in clk=\clk, en=$abc$76991$abc$47252$auto$opt_dff.cc:219:make_patterns_logic$3501, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$76790$abc$47019$auto$opt_dff.cc:219:make_patterns_logic$3555, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$77323$abc$47633$auto$opt_dff.cc:219:make_patterns_logic$5616, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77405$abc$47731$auto$opt_dff.cc:219:make_patterns_logic$5598, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$84920$abc$77606$abc$47964$auto$opt_dff.cc:219:make_patterns_logic$5553, arst=\rst, srst={ }
  46 cells in clk=\clk, en=$abc$75774$auto$opt_dff.cc:219:make_patterns_logic$3735, arst=\rst, srst={ }
  54 cells in clk=\clk, en=$abc$76909$abc$47154$auto$opt_dff.cc:219:make_patterns_logic$3519, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$76872$abc$47117$auto$opt_dff.cc:219:make_patterns_logic$3528, arst=\rst, srst={ }
  49 cells in clk=\clk, en=$abc$76536$abc$46640$auto$opt_dff.cc:219:make_patterns_logic$3366, arst=\rst, srst={ }
  56 cells in clk=\clk, en=$abc$77852$abc$48258$auto$opt_dff.cc:219:make_patterns_logic$5499, arst=\rst, srst={ }
  168 cells in clk=\clk, en={ }, arst={ }, srst={ }
  53 cells in clk=\clk, en=$abc$77442$abc$47768$auto$opt_dff.cc:219:make_patterns_logic$5589, arst=\rst, srst={ }
  61 cells in clk=\clk, en=$abc$77185$abc$47485$auto$opt_dff.cc:219:make_patterns_logic$3375, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$77487$abc$47829$auto$opt_dff.cc:219:make_patterns_logic$5580, arst=\rst, srst={ }
  53 cells in clk=\clk, en=$abc$76581$abc$46701$auto$opt_dff.cc:219:make_patterns_logic$3357, arst=\rst, srst={ }
  58 cells in clk=\clk, en=$abc$76663$abc$46799$auto$opt_dff.cc:219:make_patterns_logic$3339, arst=\rst, srst={ }
  55 cells in clk=\clk, en=$abc$77111$abc$47411$auto$opt_dff.cc:219:make_patterns_logic$3429, arst=\rst, srst={ }
  48 cells in clk=\clk, en=$abc$77222$abc$47522$auto$opt_dff.cc:219:make_patterns_logic$3483, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$77651$abc$48025$auto$opt_dff.cc:219:make_patterns_logic$5544, arst=\rst, srst={ }
  57 cells in clk=\clk, en=$abc$77733$abc$48123$auto$opt_dff.cc:219:make_patterns_logic$5526, arst=\rst, srst={ }
  52 cells in clk=\clk, en=$abc$77979$abc$48417$auto$opt_dff.cc:219:make_patterns_logic$5472, arst=\rst, srst={ }
  51 cells in clk=\clk, en=$abc$90582$abc$59881$abc$54628$auto$opt_dff.cc:219:make_patterns_logic$4329, arst=\rst, srst={ }

3.73.2. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78799$abc$49397$auto$opt_dff.cc:219:make_patterns_logic$5292, asynchronously reset by \rst
Extracted 162 gates and 280 wires to a netlist network with 118 inputs and 39 outputs.

3.73.2.1. Executing ABC.

3.73.3. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$78836$abc$52276$auto$opt_dff.cc:219:make_patterns_logic$4761, asynchronously reset by \rst
Extracted 69 gates and 112 wires to a netlist network with 43 inputs and 33 outputs.

3.73.3.1. Executing ABC.

3.73.4. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79007$abc$50610$auto$opt_dff.cc:219:make_patterns_logic$5067, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.4.1. Executing ABC.

3.73.5. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79067$abc$49691$auto$opt_dff.cc:219:make_patterns_logic$5238, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.5.1. Executing ABC.

3.73.6. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79129$abc$49630$auto$opt_dff.cc:219:make_patterns_logic$5247, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.6.1. Executing ABC.

3.73.7. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79183$abc$49593$auto$opt_dff.cc:219:make_patterns_logic$5256, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.7.1. Executing ABC.

3.73.8. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79245$abc$78471$abc$49005$auto$opt_dff.cc:219:make_patterns_logic$5364, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.8.1. Executing ABC.

3.73.9. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79307$abc$78426$abc$48944$auto$opt_dff.cc:219:make_patterns_logic$5373, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.73.9.1. Executing ABC.

3.73.10. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79362$abc$78389$abc$48907$auto$opt_dff.cc:219:make_patterns_logic$5382, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.10.1. Executing ABC.

3.73.11. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79424$abc$78344$abc$48846$auto$opt_dff.cc:219:make_patterns_logic$5391, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.11.1. Executing ABC.

3.73.12. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79478$abc$78307$abc$48809$auto$opt_dff.cc:219:make_patterns_logic$5400, asynchronously reset by \rst
Extracted 62 gates and 105 wires to a netlist network with 43 inputs and 34 outputs.

3.73.12.1. Executing ABC.

3.73.13. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79541$abc$78262$abc$48748$auto$opt_dff.cc:219:make_patterns_logic$5409, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.13.1. Executing ABC.

3.73.14. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79595$abc$78225$abc$48711$auto$opt_dff.cc:219:make_patterns_logic$5418, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.14.1. Executing ABC.

3.73.15. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79719$abc$77270$abc$47560$auto$opt_dff.cc:219:make_patterns_logic$3297, asynchronously reset by \rst
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 2 outputs.

3.73.15.1. Executing ABC.

3.73.16. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79727$abc$50573$auto$opt_dff.cc:219:make_patterns_logic$5076, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.16.1. Executing ABC.

3.73.17. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79789$abc$49532$auto$opt_dff.cc:219:make_patterns_logic$5265, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.17.1. Executing ABC.

3.73.18. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79843$abc$52374$auto$opt_dff.cc:219:make_patterns_logic$4743, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.73.18.1. Executing ABC.

3.73.19. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79897$abc$52337$auto$opt_dff.cc:219:make_patterns_logic$4752, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.19.1. Executing ABC.

3.73.20. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$79951$abc$78180$abc$48650$auto$opt_dff.cc:219:make_patterns_logic$5427, asynchronously reset by \rst
Extracted 46 gates and 79 wires to a netlist network with 33 inputs and 26 outputs.

3.73.20.1. Executing ABC.

3.73.21. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80005$abc$78143$abc$48613$auto$opt_dff.cc:219:make_patterns_logic$5436, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.21.1. Executing ABC.

3.73.22. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80067$abc$78098$abc$48552$auto$opt_dff.cc:219:make_patterns_logic$5445, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.22.1. Executing ABC.

3.73.23. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80121$abc$78061$abc$48515$auto$opt_dff.cc:219:make_patterns_logic$5454, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.73.23.1. Executing ABC.

3.73.24. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80184$abc$49495$auto$opt_dff.cc:219:make_patterns_logic$5274, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.24.1. Executing ABC.

3.73.25. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80246$abc$49434$auto$opt_dff.cc:219:make_patterns_logic$5283, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.25.1. Executing ABC.

3.73.26. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80300$abc$78754$abc$49336$auto$opt_dff.cc:219:make_patterns_logic$5301, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.26.1. Executing ABC.

3.73.27. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80362$abc$78717$abc$49299$auto$opt_dff.cc:219:make_patterns_logic$5310, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.27.1. Executing ABC.

3.73.28. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80424$abc$78672$abc$49238$auto$opt_dff.cc:219:make_patterns_logic$5319, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.28.1. Executing ABC.

3.73.29. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80478$abc$78635$abc$49201$auto$opt_dff.cc:219:make_patterns_logic$5328, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.29.1. Executing ABC.

3.73.30. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80540$abc$78590$abc$49140$auto$opt_dff.cc:219:make_patterns_logic$5337, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.30.1. Executing ABC.

3.73.31. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80594$abc$78553$abc$49103$auto$opt_dff.cc:219:make_patterns_logic$5346, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.31.1. Executing ABC.

3.73.32. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80650$abc$78508$abc$49042$auto$opt_dff.cc:219:make_patterns_logic$5355, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.32.1. Executing ABC.

3.73.33. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80711$abc$50512$auto$opt_dff.cc:219:make_patterns_logic$5085, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.33.1. Executing ABC.

3.73.34. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80765$abc$50475$auto$opt_dff.cc:219:make_patterns_logic$5094, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.34.1. Executing ABC.

3.73.35. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80827$abc$50414$auto$opt_dff.cc:219:make_patterns_logic$5103, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.35.1. Executing ABC.

3.73.36. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80881$abc$50377$auto$opt_dff.cc:219:make_patterns_logic$5112, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.36.1. Executing ABC.

3.73.37. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80943$abc$50316$auto$opt_dff.cc:219:make_patterns_logic$5121, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.37.1. Executing ABC.

3.73.38. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$80997$abc$50279$auto$opt_dff.cc:219:make_patterns_logic$5130, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.38.1. Executing ABC.

3.73.39. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81059$abc$50218$auto$opt_dff.cc:219:make_patterns_logic$5139, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.39.1. Executing ABC.

3.73.40. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81113$abc$50181$auto$opt_dff.cc:219:make_patterns_logic$5148, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.40.1. Executing ABC.

3.73.41. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81175$abc$50120$auto$opt_dff.cc:219:make_patterns_logic$5157, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.41.1. Executing ABC.

3.73.42. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81229$abc$50083$auto$opt_dff.cc:219:make_patterns_logic$5166, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.42.1. Executing ABC.

3.73.43. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81291$abc$50022$auto$opt_dff.cc:219:make_patterns_logic$5175, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.43.1. Executing ABC.

3.73.44. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81345$abc$49985$auto$opt_dff.cc:219:make_patterns_logic$5184, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.44.1. Executing ABC.

3.73.45. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81407$abc$49924$auto$opt_dff.cc:219:make_patterns_logic$5193, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.45.1. Executing ABC.

3.73.46. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81461$abc$49887$auto$opt_dff.cc:219:make_patterns_logic$5202, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.46.1. Executing ABC.

3.73.47. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81523$abc$49826$auto$opt_dff.cc:219:make_patterns_logic$5211, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.47.1. Executing ABC.

3.73.48. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81577$abc$49789$auto$opt_dff.cc:219:make_patterns_logic$5220, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.73.48.1. Executing ABC.

3.73.49. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81634$abc$49728$auto$opt_dff.cc:219:make_patterns_logic$5229, asynchronously reset by \rst
Extracted 53 gates and 92 wires to a netlist network with 39 inputs and 29 outputs.

3.73.49.1. Executing ABC.

3.73.50. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81693$abc$52239$auto$opt_dff.cc:219:make_patterns_logic$4770, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.50.1. Executing ABC.

3.73.51. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81755$abc$52178$auto$opt_dff.cc:219:make_patterns_logic$4779, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.51.1. Executing ABC.

3.73.52. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81809$abc$52141$auto$opt_dff.cc:219:make_patterns_logic$4788, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.52.1. Executing ABC.

3.73.53. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81871$abc$52080$auto$opt_dff.cc:219:make_patterns_logic$4797, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.53.1. Executing ABC.

3.73.54. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81925$abc$52043$auto$opt_dff.cc:219:make_patterns_logic$4806, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.54.1. Executing ABC.

3.73.55. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$81987$abc$51982$auto$opt_dff.cc:219:make_patterns_logic$4815, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.55.1. Executing ABC.

3.73.56. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82041$abc$51945$auto$opt_dff.cc:219:make_patterns_logic$4824, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.56.1. Executing ABC.

3.73.57. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82103$abc$51884$auto$opt_dff.cc:219:make_patterns_logic$4833, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.57.1. Executing ABC.

3.73.58. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82157$abc$51847$auto$opt_dff.cc:219:make_patterns_logic$4842, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.58.1. Executing ABC.

3.73.59. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82219$abc$51786$auto$opt_dff.cc:219:make_patterns_logic$4851, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.59.1. Executing ABC.

3.73.60. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82273$abc$51749$auto$opt_dff.cc:219:make_patterns_logic$4860, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.60.1. Executing ABC.

3.73.61. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82335$abc$51688$auto$opt_dff.cc:219:make_patterns_logic$4869, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.61.1. Executing ABC.

3.73.62. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82389$abc$51651$auto$opt_dff.cc:219:make_patterns_logic$4878, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.62.1. Executing ABC.

3.73.63. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82451$abc$51590$auto$opt_dff.cc:219:make_patterns_logic$4887, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.63.1. Executing ABC.

3.73.64. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82505$abc$51553$auto$opt_dff.cc:219:make_patterns_logic$4896, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.64.1. Executing ABC.

3.73.65. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82567$abc$51492$auto$opt_dff.cc:219:make_patterns_logic$4905, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.65.1. Executing ABC.

3.73.66. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82621$abc$51455$auto$opt_dff.cc:219:make_patterns_logic$4914, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.66.1. Executing ABC.

3.73.67. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82683$abc$51394$auto$opt_dff.cc:219:make_patterns_logic$4923, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.67.1. Executing ABC.

3.73.68. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82737$abc$51357$auto$opt_dff.cc:219:make_patterns_logic$4932, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.68.1. Executing ABC.

3.73.69. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82799$abc$51296$auto$opt_dff.cc:219:make_patterns_logic$4941, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.69.1. Executing ABC.

3.73.70. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82853$abc$51259$auto$opt_dff.cc:219:make_patterns_logic$4950, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.70.1. Executing ABC.

3.73.71. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82915$abc$51198$auto$opt_dff.cc:219:make_patterns_logic$4959, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.71.1. Executing ABC.

3.73.72. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$82969$abc$51161$auto$opt_dff.cc:219:make_patterns_logic$4968, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.72.1. Executing ABC.

3.73.73. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83031$abc$51100$auto$opt_dff.cc:219:make_patterns_logic$4977, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.73.1. Executing ABC.

3.73.74. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83085$abc$51063$auto$opt_dff.cc:219:make_patterns_logic$4986, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.74.1. Executing ABC.

3.73.75. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83147$abc$51002$auto$opt_dff.cc:219:make_patterns_logic$4995, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.75.1. Executing ABC.

3.73.76. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83201$abc$50965$auto$opt_dff.cc:219:make_patterns_logic$5004, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.76.1. Executing ABC.

3.73.77. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83263$abc$50904$auto$opt_dff.cc:219:make_patterns_logic$5013, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.77.1. Executing ABC.

3.73.78. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83317$abc$50867$auto$opt_dff.cc:219:make_patterns_logic$5022, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.78.1. Executing ABC.

3.73.79. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83379$abc$50806$auto$opt_dff.cc:219:make_patterns_logic$5031, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.79.1. Executing ABC.

3.73.80. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83433$abc$50769$auto$opt_dff.cc:219:make_patterns_logic$5040, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.73.80.1. Executing ABC.

3.73.81. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83495$abc$50708$auto$opt_dff.cc:219:make_patterns_logic$5049, asynchronously reset by \rst
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 28 outputs.

3.73.81.1. Executing ABC.

3.73.82. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83549$abc$50671$auto$opt_dff.cc:219:make_patterns_logic$5058, asynchronously reset by \rst
Extracted 45 gates and 78 wires to a netlist network with 33 inputs and 25 outputs.

3.73.82.1. Executing ABC.

3.73.83. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83605$abc$76499$abc$46603$auto$opt_dff.cc:219:make_patterns_logic$3384, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 26 outputs.

3.73.83.1. Executing ABC.

3.73.84. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83668$abc$76454$abc$46542$auto$opt_dff.cc:219:make_patterns_logic$3393, asynchronously reset by \rst
Extracted 61 gates and 104 wires to a netlist network with 43 inputs and 33 outputs.

3.73.84.1. Executing ABC.

3.73.85. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83724$abc$76753$abc$46982$auto$opt_dff.cc:219:make_patterns_logic$3564, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.73.85.1. Executing ABC.

3.73.86. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83784$abc$77770$abc$48160$auto$opt_dff.cc:219:make_patterns_logic$5517, asynchronously reset by \rst
Extracted 51 gates and 89 wires to a netlist network with 38 inputs and 28 outputs.

3.73.86.1. Executing ABC.

3.73.87. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83845$abc$77569$abc$47927$auto$opt_dff.cc:219:make_patterns_logic$5562, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.73.87.1. Executing ABC.

3.73.88. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83905$abc$76018$auto$opt_dff.cc:219:make_patterns_logic$3762, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.73.88.1. Executing ABC.

3.73.89. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$83968$abc$76245$abc$46285$auto$opt_dff.cc:219:make_patterns_logic$3456, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.73.89.1. Executing ABC.

3.73.90. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84028$abc$76200$abc$46224$auto$opt_dff.cc:219:make_patterns_logic$3465, asynchronously reset by \rst
Extracted 50 gates and 88 wires to a netlist network with 38 inputs and 27 outputs.

3.73.90.1. Executing ABC.

3.73.91. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84086$abc$76327$abc$46383$auto$opt_dff.cc:219:make_patterns_logic$3438, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.73.91.1. Executing ABC.

3.73.92. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84143$abc$76095$abc$43935$auto$opt_dff.cc:219:make_patterns_logic$3330, asynchronously reset by \rst
Extracted 69 gates and 113 wires to a netlist network with 44 inputs and 41 outputs.

3.73.92.1. Executing ABC.

3.73.93. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84213$abc$76155$abc$46163$auto$opt_dff.cc:219:make_patterns_logic$3546, asynchronously reset by \rst
Extracted 62 gates and 106 wires to a netlist network with 44 inputs and 33 outputs.

3.73.93.1. Executing ABC.

3.73.94. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84276$abc$76282$abc$46322$auto$opt_dff.cc:219:make_patterns_logic$3447, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 29 outputs.

3.73.94.1. Executing ABC.

3.73.95. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84337$abc$76827$abc$47056$auto$opt_dff.cc:219:make_patterns_logic$3537, asynchronously reset by \rst
Extracted 52 gates and 91 wires to a netlist network with 39 inputs and 28 outputs.

3.73.95.1. Executing ABC.

3.73.96. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84396$abc$77524$abc$47866$auto$opt_dff.cc:219:make_patterns_logic$5571, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.73.96.1. Executing ABC.

3.73.97. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84452$abc$77815$abc$48221$auto$opt_dff.cc:219:make_patterns_logic$5508, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.73.97.1. Executing ABC.

3.73.98. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84507$abc$76708$abc$46921$auto$opt_dff.cc:219:make_patterns_logic$3573, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.98.1. Executing ABC.

3.73.99. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84565$abc$76626$abc$46762$auto$opt_dff.cc:219:make_patterns_logic$3348, asynchronously reset by \rst
Extracted 57 gates and 98 wires to a netlist network with 41 inputs and 31 outputs.

3.73.99.1. Executing ABC.

3.73.100. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84626$abc$77148$abc$47448$auto$opt_dff.cc:219:make_patterns_logic$3402, asynchronously reset by \rst
Extracted 55 gates and 95 wires to a netlist network with 40 inputs and 30 outputs.

3.73.100.1. Executing ABC.

3.73.101. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84685$abc$77688$abc$48062$auto$opt_dff.cc:219:make_patterns_logic$5535, asynchronously reset by \rst
Extracted 49 gates and 86 wires to a netlist network with 37 inputs and 27 outputs.

3.73.101.1. Executing ABC.

3.73.102. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84744$abc$78016$abc$48454$auto$opt_dff.cc:219:make_patterns_logic$5463, asynchronously reset by \rst
Extracted 58 gates and 99 wires to a netlist network with 41 inputs and 32 outputs.

3.73.102.1. Executing ABC.

3.73.103. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84799$abc$76409$abc$46481$auto$opt_dff.cc:219:make_patterns_logic$3411, asynchronously reset by \rst
Extracted 54 gates and 94 wires to a netlist network with 40 inputs and 29 outputs.

3.73.103.1. Executing ABC.

3.73.104. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84860$abc$77036$abc$47313$auto$opt_dff.cc:219:make_patterns_logic$3492, asynchronously reset by \rst
Extracted 58 gates and 100 wires to a netlist network with 42 inputs and 31 outputs.

3.73.104.1. Executing ABC.

3.73.105. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$84977$abc$56059$auto$opt_dff.cc:219:make_patterns_logic$5641, asynchronously reset by \rst
Extracted 34 gates and 49 wires to a netlist network with 15 inputs and 12 outputs.

3.73.105.1. Executing ABC.

3.73.106. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85011$abc$75732$auto$opt_dff.cc:219:make_patterns_logic$3789, asynchronously reset by \rst
Extracted 46 gates and 83 wires to a netlist network with 37 inputs and 25 outputs.

3.73.106.1. Executing ABC.

3.73.107. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85073$abc$56088$auto$opt_dff.cc:219:make_patterns_logic$3780, asynchronously reset by \rst
Extracted 56 gates and 98 wires to a netlist network with 42 inputs and 29 outputs.

3.73.107.1. Executing ABC.

3.73.108. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85127$abc$75978$auto$opt_dff.cc:219:make_patterns_logic$3834, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.108.1. Executing ABC.

3.73.109. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85190$abc$56130$auto$opt_dff.cc:219:make_patterns_logic$3753, asynchronously reset by \rst
Extracted 54 gates and 98 wires to a netlist network with 44 inputs and 33 outputs.

3.73.109.1. Executing ABC.

3.73.110. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85253$abc$56175$auto$opt_dff.cc:219:make_patterns_logic$3717, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.110.1. Executing ABC.

3.73.111. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85316$abc$56220$auto$opt_dff.cc:219:make_patterns_logic$3699, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.111.1. Executing ABC.

3.73.112. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85379$abc$56265$auto$opt_dff.cc:219:make_patterns_logic$3690, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.112.1. Executing ABC.

3.73.113. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85434$abc$56302$auto$opt_dff.cc:219:make_patterns_logic$3672, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.113.1. Executing ABC.

3.73.114. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85497$abc$56347$auto$opt_dff.cc:219:make_patterns_logic$3726, asynchronously reset by \rst
Extracted 50 gates and 91 wires to a netlist network with 41 inputs and 29 outputs.

3.73.114.1. Executing ABC.

3.73.115. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85556$abc$56385$auto$opt_dff.cc:219:make_patterns_logic$3744, asynchronously reset by \rst
Extracted 46 gates and 81 wires to a netlist network with 35 inputs and 25 outputs.

3.73.115.1. Executing ABC.

3.73.116. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85611$abc$56422$auto$opt_dff.cc:219:make_patterns_logic$3798, asynchronously reset by \rst
Extracted 48 gates and 85 wires to a netlist network with 37 inputs and 27 outputs.

3.73.116.1. Executing ABC.

3.73.117. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85668$abc$56463$auto$opt_dff.cc:219:make_patterns_logic$3825, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.117.1. Executing ABC.

3.73.118. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85731$abc$56508$auto$opt_dff.cc:219:make_patterns_logic$3609, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.118.1. Executing ABC.

3.73.119. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85794$abc$56553$auto$opt_dff.cc:219:make_patterns_logic$3627, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.119.1. Executing ABC.

3.73.120. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85857$abc$56598$auto$opt_dff.cc:219:make_patterns_logic$3636, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.120.1. Executing ABC.

3.73.121. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85920$abc$56643$auto$opt_dff.cc:219:make_patterns_logic$3654, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.121.1. Executing ABC.

3.73.122. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$85983$abc$56688$auto$opt_dff.cc:219:make_patterns_logic$3663, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.122.1. Executing ABC.

3.73.123. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86038$abc$56725$auto$opt_dff.cc:219:make_patterns_logic$3600, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.123.1. Executing ABC.

3.73.124. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86093$abc$56762$auto$opt_dff.cc:219:make_patterns_logic$3708, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.124.1. Executing ABC.

3.73.125. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86148$abc$56799$auto$opt_dff.cc:219:make_patterns_logic$3816, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.125.1. Executing ABC.

3.73.126. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86203$abc$56836$auto$opt_dff.cc:219:make_patterns_logic$3852, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.126.1. Executing ABC.

3.73.127. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86266$abc$56881$auto$opt_dff.cc:219:make_patterns_logic$3870, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.127.1. Executing ABC.

3.73.128. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86329$abc$56926$auto$opt_dff.cc:219:make_patterns_logic$3888, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.128.1. Executing ABC.

3.73.129. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86392$abc$56971$auto$opt_dff.cc:219:make_patterns_logic$3906, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.129.1. Executing ABC.

3.73.130. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86455$abc$57016$auto$opt_dff.cc:219:make_patterns_logic$3681, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.130.1. Executing ABC.

3.73.131. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86510$abc$57053$auto$opt_dff.cc:219:make_patterns_logic$3618, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.131.1. Executing ABC.

3.73.132. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86565$abc$57090$auto$opt_dff.cc:219:make_patterns_logic$3771, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.132.1. Executing ABC.

3.73.133. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86620$abc$57133$auto$opt_dff.cc:219:make_patterns_logic$3645, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.133.1. Executing ABC.

3.73.134. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86675$abc$57170$auto$opt_dff.cc:219:make_patterns_logic$3843, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.134.1. Executing ABC.

3.73.135. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86730$abc$57212$auto$opt_dff.cc:219:make_patterns_logic$3861, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.135.1. Executing ABC.

3.73.136. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86785$abc$57249$auto$opt_dff.cc:219:make_patterns_logic$3879, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.136.1. Executing ABC.

3.73.137. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86840$abc$57286$auto$opt_dff.cc:219:make_patterns_logic$3897, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.137.1. Executing ABC.

3.73.138. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86895$abc$57323$abc$55569$auto$opt_dff.cc:219:make_patterns_logic$4185, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.138.1. Executing ABC.

3.73.139. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$86959$abc$57368$abc$55765$auto$opt_dff.cc:219:make_patterns_logic$4149, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.139.1. Executing ABC.

3.73.140. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87022$abc$57413$abc$55961$auto$opt_dff.cc:219:make_patterns_logic$4113, asynchronously reset by \rst
Extracted 47 gates and 83 wires to a netlist network with 36 inputs and 26 outputs.

3.73.140.1. Executing ABC.

3.73.141. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87078$abc$57458$auto$opt_dff.cc:219:make_patterns_logic$4068, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.141.1. Executing ABC.

3.73.142. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87141$abc$57503$auto$opt_dff.cc:219:make_patterns_logic$4032, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.142.1. Executing ABC.

3.73.143. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87204$abc$57548$auto$opt_dff.cc:219:make_patterns_logic$3996, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.143.1. Executing ABC.

3.73.144. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87267$abc$57593$auto$opt_dff.cc:219:make_patterns_logic$3960, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.144.1. Executing ABC.

3.73.145. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87330$abc$57638$auto$opt_dff.cc:219:make_patterns_logic$3924, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.145.1. Executing ABC.

3.73.146. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87393$abc$57683$abc$55630$auto$opt_dff.cc:219:make_patterns_logic$4176, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.73.146.1. Executing ABC.

3.73.147. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87449$abc$57720$abc$55826$auto$opt_dff.cc:219:make_patterns_logic$4140, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.147.1. Executing ABC.

3.73.148. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87504$abc$57757$auto$opt_dff.cc:219:make_patterns_logic$4095, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.148.1. Executing ABC.

3.73.149. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87567$abc$57802$auto$opt_dff.cc:219:make_patterns_logic$4059, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.149.1. Executing ABC.

3.73.150. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87630$abc$57847$auto$opt_dff.cc:219:make_patterns_logic$4023, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.150.1. Executing ABC.

3.73.151. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87693$abc$57892$auto$opt_dff.cc:219:make_patterns_logic$3987, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.151.1. Executing ABC.

3.73.152. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87756$abc$57937$auto$opt_dff.cc:219:make_patterns_logic$3951, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.152.1. Executing ABC.

3.73.153. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87819$abc$57982$auto$opt_dff.cc:219:make_patterns_logic$3915, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.153.1. Executing ABC.

3.73.154. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87874$abc$58019$abc$55471$auto$opt_dff.cc:219:make_patterns_logic$4203, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.154.1. Executing ABC.

3.73.155. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$87938$abc$58064$abc$55667$auto$opt_dff.cc:219:make_patterns_logic$4167, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.155.1. Executing ABC.

3.73.156. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88002$abc$58109$abc$55863$auto$opt_dff.cc:219:make_patterns_logic$4131, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 33 outputs.

3.73.156.1. Executing ABC.

3.73.157. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88065$abc$58154$auto$opt_dff.cc:219:make_patterns_logic$4086, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.157.1. Executing ABC.

3.73.158. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88120$abc$58191$auto$opt_dff.cc:219:make_patterns_logic$4050, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.158.1. Executing ABC.

3.73.159. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88175$abc$58228$auto$opt_dff.cc:219:make_patterns_logic$4014, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.159.1. Executing ABC.

3.73.160. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88230$abc$58265$auto$opt_dff.cc:219:make_patterns_logic$3978, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.160.1. Executing ABC.

3.73.161. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88285$abc$58302$auto$opt_dff.cc:219:make_patterns_logic$3942, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.161.1. Executing ABC.

3.73.162. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88340$abc$58339$abc$55532$auto$opt_dff.cc:219:make_patterns_logic$4194, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.73.162.1. Executing ABC.

3.73.163. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88396$abc$58376$abc$55728$auto$opt_dff.cc:219:make_patterns_logic$4158, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.73.163.1. Executing ABC.

3.73.164. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88452$abc$58413$abc$55924$auto$opt_dff.cc:219:make_patterns_logic$4122, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.164.1. Executing ABC.

3.73.165. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88507$abc$58450$auto$opt_dff.cc:219:make_patterns_logic$4077, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.165.1. Executing ABC.

3.73.166. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88562$abc$58487$auto$opt_dff.cc:219:make_patterns_logic$4041, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.166.1. Executing ABC.

3.73.167. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88617$abc$58524$auto$opt_dff.cc:219:make_patterns_logic$4005, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.167.1. Executing ABC.

3.73.168. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88672$abc$58561$auto$opt_dff.cc:219:make_patterns_logic$3969, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.168.1. Executing ABC.

3.73.169. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88727$abc$58598$auto$opt_dff.cc:219:make_patterns_logic$3933, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 25 outputs.

3.73.169.1. Executing ABC.

3.73.170. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88782$abc$58635$abc$55081$auto$opt_dff.cc:219:make_patterns_logic$4248, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.170.1. Executing ABC.

3.73.171. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88846$abc$58680$abc$54787$auto$opt_dff.cc:219:make_patterns_logic$4302, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.171.1. Executing ABC.

3.73.172. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88910$abc$58725$abc$54493$auto$opt_dff.cc:219:make_patterns_logic$4356, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.172.1. Executing ABC.

3.73.173. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$88974$abc$58770$abc$54138$auto$opt_dff.cc:219:make_patterns_logic$4419, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.173.1. Executing ABC.

3.73.174. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89038$abc$58815$abc$53746$auto$opt_dff.cc:219:make_patterns_logic$4491, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.73.174.1. Executing ABC.

3.73.175. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89101$abc$58860$abc$53354$auto$opt_dff.cc:219:make_patterns_logic$4563, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.73.175.1. Executing ABC.

3.73.176. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89164$abc$58905$abc$52962$auto$opt_dff.cc:219:make_patterns_logic$4635, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.73.176.1. Executing ABC.

3.73.177. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89227$abc$58950$abc$52570$auto$opt_dff.cc:219:make_patterns_logic$4707, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.73.177.1. Executing ABC.

3.73.178. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89290$abc$58995$abc$55118$auto$opt_dff.cc:219:make_patterns_logic$4239, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.178.1. Executing ABC.

3.73.179. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89354$abc$59040$abc$54824$auto$opt_dff.cc:219:make_patterns_logic$4293, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.179.1. Executing ABC.

3.73.180. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89418$abc$59085$abc$54530$auto$opt_dff.cc:219:make_patterns_logic$4347, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.180.1. Executing ABC.

3.73.181. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89482$abc$59130$abc$54199$auto$opt_dff.cc:219:make_patterns_logic$4410, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.73.181.1. Executing ABC.

3.73.182. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89538$abc$59167$abc$53807$auto$opt_dff.cc:219:make_patterns_logic$4482, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.73.182.1. Executing ABC.

3.73.183. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89593$abc$59204$abc$53415$auto$opt_dff.cc:219:make_patterns_logic$4554, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.73.183.1. Executing ABC.

3.73.184. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89648$abc$59241$abc$53023$auto$opt_dff.cc:219:make_patterns_logic$4626, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.73.184.1. Executing ABC.

3.73.185. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89703$abc$59278$abc$52631$auto$opt_dff.cc:219:make_patterns_logic$4698, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.73.185.1. Executing ABC.

3.73.186. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89758$abc$59315$abc$55020$auto$opt_dff.cc:219:make_patterns_logic$4257, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.73.186.1. Executing ABC.

3.73.187. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89814$abc$59352$abc$54726$auto$opt_dff.cc:219:make_patterns_logic$4311, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.73.187.1. Executing ABC.

3.73.188. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89870$abc$59389$abc$54432$auto$opt_dff.cc:219:make_patterns_logic$4365, asynchronously reset by \rst
Extracted 47 gates and 82 wires to a netlist network with 35 inputs and 26 outputs.

3.73.188.1. Executing ABC.

3.73.189. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89926$abc$59426$abc$54040$auto$opt_dff.cc:219:make_patterns_logic$4437, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.189.1. Executing ABC.

3.73.190. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$89990$abc$59471$abc$53648$auto$opt_dff.cc:219:make_patterns_logic$4509, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.73.190.1. Executing ABC.

3.73.191. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90053$abc$59516$abc$53256$auto$opt_dff.cc:219:make_patterns_logic$4581, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.73.191.1. Executing ABC.

3.73.192. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90116$abc$59561$abc$52864$auto$opt_dff.cc:219:make_patterns_logic$4653, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.73.192.1. Executing ABC.

3.73.193. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90179$abc$59606$abc$52472$auto$opt_dff.cc:219:make_patterns_logic$4725, asynchronously reset by \rst
Extracted 54 gates and 97 wires to a netlist network with 43 inputs and 34 outputs.

3.73.193.1. Executing ABC.

3.73.194. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90242$abc$59651$abc$54101$auto$opt_dff.cc:219:make_patterns_logic$4428, asynchronously reset by \rst
Extracted 48 gates and 83 wires to a netlist network with 35 inputs and 27 outputs.

3.73.194.1. Executing ABC.

3.73.195. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90299$abc$59688$abc$53709$auto$opt_dff.cc:219:make_patterns_logic$4500, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.73.195.1. Executing ABC.

3.73.196. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90354$abc$59725$abc$53317$auto$opt_dff.cc:219:make_patterns_logic$4572, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.73.196.1. Executing ABC.

3.73.197. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90409$abc$59762$abc$52925$auto$opt_dff.cc:219:make_patterns_logic$4644, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.73.197.1. Executing ABC.

3.73.198. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90464$abc$59799$abc$52533$auto$opt_dff.cc:219:make_patterns_logic$4716, asynchronously reset by \rst
Extracted 46 gates and 80 wires to a netlist network with 34 inputs and 26 outputs.

3.73.198.1. Executing ABC.

3.73.199. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$90518$abc$59836$abc$54922$auto$opt_dff.cc:219:make_patterns_logic$4275, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.199.1. Executing ABC.

3.73.200. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59926$abc$54334$auto$opt_dff.cc:219:make_patterns_logic$4383, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.200.1. Executing ABC.

3.73.201. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk, enabled by $abc$59971$abc$53942$auto$opt_dff.cc:219:make_patterns_logic$4455, asynchronously reset by \rst
Extracted 55 gates and 99 wires to a netlist network with 44 inputs and 34 outputs.

3.73.201.1. Executing ABC.

yosys> opt_ffinv

3.74. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt -sat -nosdff

3.75. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.75.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~123 debug messages>

yosys> opt_merge -nomux

3.75.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.75.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.75.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.75.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75822 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[4], Q = $abc$75821$lo00).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75859 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[2], Q = $abc$75821$lo37).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75855 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[3], Q = $abc$75821$lo33).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75860 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[5], Q = $abc$75821$lo38).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75861 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[0], Q = $abc$75821$lo39).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75862 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[6], Q = $abc$75821$lo40).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75863 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[1], Q = $abc$75821$lo41).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75864 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[4], Q = $abc$75821$lo42).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75865 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[7], Q = $abc$75821$lo43).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75866 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[0], Q = $abc$75821$lo44).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75868 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[6], Q = $abc$75821$lo46).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75872 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[2], Q = $abc$75821$lo50).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75838 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[5], Q = $abc$75821$lo16).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75833 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[7], Q = $abc$75821$lo11).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75839 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[6], Q = $abc$75821$lo17).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75835 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[2], Q = $abc$75821$lo13).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75841 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[1], Q = $abc$75821$lo19).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75840 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[7], Q = $abc$75821$lo18).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75837 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[4], Q = $abc$75821$lo15).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75831 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[5], Q = $abc$75821$lo09).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75867 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[7], Q = $abc$75821$lo45).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75873 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[1], Q = $abc$75821$lo51).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75870 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[4], Q = $abc$75821$lo48).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75850 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[1], Q = $abc$75821$lo28).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75853 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[2], Q = $abc$75821$lo31).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75854 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[0], Q = $abc$75821$lo32).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75857 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[1], Q = $abc$75821$lo35).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75856 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[6], Q = $abc$75821$lo34).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75823 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[3], Q = $abc$75821$lo01).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75852 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[3], Q = $abc$75821$lo30).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75875 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[0], Q = $abc$75821$lo53).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75874 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[5], Q = $abc$75821$lo52).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75858 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[7], Q = $abc$75821$lo36).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75834 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[0], Q = $abc$75821$lo12).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75836 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[3], Q = $abc$75821$lo14).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75832 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[6], Q = $abc$75821$lo10).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75869 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[5], Q = $abc$75821$lo47).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75829 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[3], Q = $abc$75821$lo07).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75828 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[2], Q = $abc$75821$lo06).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75827 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[1], Q = $abc$75821$lo05).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75830 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[4], Q = $abc$75821$lo08).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75851 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[0], Q = $abc$75821$lo29).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75871 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[3], Q = $abc$75821$lo49).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75826 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[0], Q = $abc$75821$lo04).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75825 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[2], Q = $abc$75821$lo03).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75824 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[1], Q = $abc$75821$lo02).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75845 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[5], Q = $abc$75821$lo23).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75848 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[7], Q = $abc$75821$lo26).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75844 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[2], Q = $abc$75821$lo22).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75847 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[4], Q = $abc$75821$lo25).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75842 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[4], Q = $abc$75821$lo20).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75843 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[7], Q = $abc$75821$lo21).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75846 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[5], Q = $abc$75821$lo24).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75849 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[6], Q = $abc$75821$lo27).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75876 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[3], Q = $abc$75821$lo54).
Adding EN signal on $abc$75821$auto$blifparse.cc:362:parse_blif$75877 ($_DFF_P_) from module rc4 (D = $abc$75821$password_input[6], Q = $abc$75821$lo55).

yosys> opt_clean

3.75.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 56 unused cells and 74257 unused wires.
<suppressed ~206 debug messages>

yosys> opt_expr

3.75.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.75.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.75.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.75.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.75.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -sat -nosdff

3.75.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.75.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.75.16. Finished OPT passes. (There is nothing left to do.)

yosys> bmuxmap

3.76. Executing BMUXMAP pass.

yosys> demuxmap

3.77. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /home/users/temp_dir/yosys_NN49lS/abc_tmp_1.scr

3.78. Executing ABC pass (technology mapping using ABC).

3.78.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 20853 gates and 22988 wires to a netlist network with 2135 inputs and 2356 outputs.

3.78.1.1. Executing ABC.
DE:   #PIs = 2135  #Luts =  6112  Max Lvl =  16  Avg Lvl =   7.09  [   0.65 sec. at Pass 0]
DE:   #PIs = 2135  #Luts =  5525  Max Lvl =  15  Avg Lvl =   5.67  [  47.33 sec. at Pass 1]
DE:   #PIs = 2135  #Luts =  5497  Max Lvl =  15  Avg Lvl =   5.45  [  10.54 sec. at Pass 2]
DE:   #PIs = 2135  #Luts =  5491  Max Lvl =  17  Avg Lvl =   5.34  [  23.08 sec. at Pass 3]
DE:   #PIs = 2135  #Luts =  5491  Max Lvl =  17  Avg Lvl =   5.34  [  12.37 sec. at Pass 4]
DE:   #PIs = 2135  #Luts =  5491  Max Lvl =  17  Avg Lvl =   5.34  [  22.72 sec. at Pass 5]
DE:   #PIs = 2135  #Luts =  5491  Max Lvl =  17  Avg Lvl =   5.34  [  14.01 sec. at Pass 6]
DE:   #PIs = 2135  #Luts =  5491  Max Lvl =  17  Avg Lvl =   5.34  [   1.88 sec. at Pass 7]

yosys> opt_expr

3.79. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.82. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.84. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.85. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 22748 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.88. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.89. Printing statistics.

=== rc4 ===

   Number of wires:               6881
   Number of wire bits:           7728
   Number of public wires:         124
   Number of public wire bits:     971
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7634
     $_DFFE_PN_                     56
     $_DFFE_PP0N_                    8
     $_DFFE_PP0P_                 2060
     $_DFFE_PP_                     19
     $lut                         5491


yosys> shregmap -minlen 8 -maxlen 20

3.90. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.91. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.92. Printing statistics.

=== rc4 ===

   Number of wires:               6881
   Number of wire bits:           7728
   Number of public wires:         124
   Number of public wire bits:     971
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7634
     $_DFFE_PP0N_                   64
     $_DFFE_PP0P_                 2079
     $lut                         5491


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.93.2. Executing Verilog-2005 frontend: /home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/khyber.runner/yosys_verific_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.93.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~9977 debug messages>

yosys> opt_expr -mux_undef

3.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~171602 debug messages>

yosys> simplemap

3.95. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.96. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge

3.97. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~207693 debug messages>
Removed a total of 69231 cells.

yosys> opt_dff -nodffe -nosdff

3.98. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 31629 unused wires.
<suppressed ~1 debug messages>

yosys> opt -nodffe -nosdff

3.100. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.100.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
<suppressed ~9370 debug messages>

yosys> opt_merge -nomux

3.100.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
<suppressed ~204 debug messages>
Removed a total of 68 cells.

yosys> opt_muxtree

3.100.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.100.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 2637 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.100.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.100.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.100.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.100.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.100.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.100.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.100.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..

yosys> opt_expr

3.100.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

3.100.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script /home/users/temp_dir/yosys_NN49lS/abc_tmp_2.scr

3.101. Executing ABC pass (technology mapping using ABC).

3.101.1. Extracting gate netlist of module `\rc4' to `<abc-temp-dir>/input.blif'..
Extracted 17283 gates and 19420 wires to a netlist network with 2135 inputs and 2357 outputs.

3.101.1.1. Executing ABC.
DE:   #PIs = 2135  #Luts =  5494  Max Lvl =  15  Avg Lvl =   5.35  [   0.60 sec. at Pass 0]
DE:   #PIs = 2135  #Luts =  5494  Max Lvl =  15  Avg Lvl =   5.35  [  49.45 sec. at Pass 1]
DE:   #PIs = 2135  #Luts =  5494  Max Lvl =  15  Avg Lvl =   5.35  [  10.25 sec. at Pass 2]
DE:   #PIs = 2135  #Luts =  5494  Max Lvl =  15  Avg Lvl =   5.35  [  21.39 sec. at Pass 3]
DE:   #PIs = 2135  #Luts =  5494  Max Lvl =  15  Avg Lvl =   5.35  [  10.96 sec. at Pass 4]
DE:   #PIs = 2135  #Luts =  5494  Max Lvl =  15  Avg Lvl =   5.35  [  21.95 sec. at Pass 5]
DE:   #PIs = 2135  #Luts =  5494  Max Lvl =  15  Avg Lvl =   5.35  [   1.99 sec. at Pass 6]

yosys> opt_expr

3.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.

yosys> opt_merge -nomux

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rc4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rc4.
Performed a total of 0 changes.

yosys> opt_merge

3.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rc4'.
Removed a total of 0 cells.

yosys> opt_share

3.107. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe -nosdff

3.108. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 16531 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module rc4.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.111. Executing HIERARCHY pass (managing design hierarchy).

3.111.1. Analyzing design hierarchy..
Top module:  \rc4

3.111.2. Analyzing design hierarchy..
Top module:  \rc4
Removed 0 unused modules.

yosys> stat

3.112. Printing statistics.

=== rc4 ===

   Number of wires:               6884
   Number of wire bits:           7731
   Number of public wires:         124
   Number of public wire bits:     971
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7637
     $lut                         5494
     dffsre                       2143


yosys> opt_clean -purge

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rc4..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.114. Executing Verilog backend.
Dumping module `\rc4'.

Warnings: 6 unique messages, 6 total
End of script. Logfile hash: 9ffa6441a0, CPU: user 145.40s system 5.48s, MEM: 540.70 MB peak
Yosys 0.18+10 (git sha1 7a7a25778, gcc 9.1.0 -fPIC -Os)
Time spent: 93% 6x abc (1373 sec), 2% 26x opt_dff (41 sec), ...
real 453.77
user 1393.00
sys 80.23
