TimeQuest Timing Analyzer report for aa
Sat May 21 14:08:15 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'Clock_Division_3119:inst1|CLK_1s_3119'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'Clock_Division_3119:inst1|CLK_1s_3119'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_Division_3119:inst1|CLK_1s_3119'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK'
 28. Slow 1200mV 0C Model Setup: 'Clock_Division_3119:inst1|CLK_1s_3119'
 29. Slow 1200mV 0C Model Hold: 'CLK'
 30. Slow 1200mV 0C Model Hold: 'Clock_Division_3119:inst1|CLK_1s_3119'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_Division_3119:inst1|CLK_1s_3119'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK'
 42. Fast 1200mV 0C Model Setup: 'Clock_Division_3119:inst1|CLK_1s_3119'
 43. Fast 1200mV 0C Model Hold: 'CLK'
 44. Fast 1200mV 0C Model Hold: 'Clock_Division_3119:inst1|CLK_1s_3119'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_Division_3119:inst1|CLK_1s_3119'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; aa                                                  ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE40F23C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                       ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; Clock Name                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                   ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+
; CLK                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                   ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_Division_3119:inst1|CLK_1s_3119 } ;
+---------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                    ;
+------------+-----------------+---------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                                           ;
+------------+-----------------+---------------------------------------+------------------------------------------------+
; 44.39 MHz  ; 44.39 MHz       ; CLK                                   ;                                                ;
; 277.62 MHz ; 238.04 MHz      ; Clock_Division_3119:inst1|CLK_1s_3119 ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; CLK                                   ; -21.526 ; -129.464      ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; -2.602  ; -36.171       ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLK                                   ; 0.199 ; 0.000         ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.436 ; 0.000         ;
+---------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; Clock_Division_3119:inst1|CLK_1s_3119 ; -3.201 ; -50.535       ;
; CLK                                   ; -3.000 ; -43.149       ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                         ;
+---------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -21.526 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.446     ;
; -21.521 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.441     ;
; -21.377 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.297     ;
; -21.376 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.296     ;
; -21.295 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.215     ;
; -21.235 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.155     ;
; -21.233 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.153     ;
; -21.144 ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.064     ;
; -21.102 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.022     ;
; -21.090 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 22.010     ;
; -20.990 ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 21.910     ;
; -20.950 ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 21.870     ;
; -20.653 ; Clock_Division_3119:inst1|tmp1[13] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 21.573     ;
; -20.631 ; Clock_Division_3119:inst1|tmp1[12] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 21.551     ;
; -20.492 ; Clock_Division_3119:inst1|tmp1[14] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 21.412     ;
; -20.078 ; Clock_Division_3119:inst1|tmp1[15] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.080     ; 20.999     ;
; -19.973 ; Clock_Division_3119:inst1|tmp1[17] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.576     ; 20.398     ;
; -19.760 ; Clock_Division_3119:inst1|tmp1[19] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.576     ; 20.185     ;
; -19.412 ; Clock_Division_3119:inst1|tmp1[20] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.576     ; 19.837     ;
; -19.388 ; Clock_Division_3119:inst1|tmp1[16] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 20.308     ;
; -19.349 ; Clock_Division_3119:inst1|tmp1[18] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 20.269     ;
; -19.186 ; Clock_Division_3119:inst1|tmp1[21] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.576     ; 19.611     ;
; -18.802 ; Clock_Division_3119:inst1|tmp1[22] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.576     ; 19.227     ;
; -18.750 ; Clock_Division_3119:inst1|tmp1[23] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.576     ; 19.175     ;
; -18.158 ; Clock_Division_3119:inst1|tmp1[24] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.081     ; 19.078     ;
; -18.104 ; Clock_Division_3119:inst1|tmp1[25] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.576     ; 18.529     ;
; -7.910  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.828      ;
; -7.883  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.801      ;
; -7.853  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.246      ;
; -7.826  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.219      ;
; -7.818  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.211      ;
; -7.805  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.198      ;
; -7.791  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.184      ;
; -7.778  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.171      ;
; -7.761  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.679      ;
; -7.747  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.665      ;
; -7.738  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.656      ;
; -7.720  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.638      ;
; -7.704  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.097      ;
; -7.681  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.074      ;
; -7.669  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.062      ;
; -7.657  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.575      ;
; -7.656  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.049      ;
; -7.646  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.039      ;
; -7.633  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 9.026      ;
; -7.619  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.537      ;
; -7.600  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.993      ;
; -7.598  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.516      ;
; -7.596  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.989      ;
; -7.595  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.513      ;
; -7.575  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.493      ;
; -7.569  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.962      ;
; -7.565  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.958      ;
; -7.562  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.955      ;
; -7.552  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.945      ;
; -7.538  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.931      ;
; -7.537  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.455      ;
; -7.527  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.920      ;
; -7.514  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.907      ;
; -7.510  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.428      ;
; -7.506  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.424      ;
; -7.503  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.896      ;
; -7.494  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.412      ;
; -7.490  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.883      ;
; -7.486  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.404      ;
; -7.474  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.392      ;
; -7.456  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.374      ;
; -7.449  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.842      ;
; -7.447  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.840      ;
; -7.432  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.350      ;
; -7.429  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.822      ;
; -7.424  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.817      ;
; -7.417  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.810      ;
; -7.414  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.807      ;
; -7.401  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.794      ;
; -7.394  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.787      ;
; -7.388  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.306      ;
; -7.382  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.775      ;
; -7.381  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.774      ;
; -7.369  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.762      ;
; -7.365  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.283      ;
; -7.365  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.283      ;
; -7.343  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.261      ;
; -7.343  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.736      ;
; -7.334  ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.252      ;
; -7.323  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.241      ;
; -7.311  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.229      ;
; -7.308  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.701      ;
; -7.305  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.698      ;
; -7.284  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.202      ;
; -7.281  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.674      ;
; -7.277  ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.670      ;
; -7.275  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[19]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.668      ;
; -7.273  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.666      ;
; -7.260  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.653      ;
; -7.248  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[19]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.641      ;
; -7.246  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.164      ;
; -7.242  ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.635      ;
; -7.229  ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.392      ; 8.622      ;
; -7.222  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.083     ; 8.140      ;
+---------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.090     ; 3.428      ;
; -1.197 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 2.115      ;
; -1.107 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 2.025      ;
; -1.099 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 2.017      ;
; -1.083 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 2.001      ;
; -1.079 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.997      ;
; -1.051 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.969      ;
; -1.048 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.966      ;
; -1.021 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.939      ;
; -0.961 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.879      ;
; -0.953 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.871      ;
; -0.953 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.871      ;
; -0.937 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.855      ;
; -0.937 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.855      ;
; -0.933 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.851      ;
; -0.377 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.295      ;
; -0.368 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.286      ;
; -0.368 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.286      ;
; -0.352 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.270      ;
; -0.350 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 1.268      ;
; -0.302 ; u_addr:inst2|count[3]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.314      ; 1.664      ;
; -0.223 ; u_addr:inst2|count[2]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.314      ; 1.585      ;
; -0.156 ; u_addr:inst2|count[1]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.314      ; 1.518      ;
; -0.002 ; u_addr:inst2|count[5]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 0.920      ;
; 0.060  ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[0]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.083     ; 0.858      ;
; 0.112  ; u_addr:inst2|count[0]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.314      ; 1.250      ;
; 0.142  ; u_addr:inst2|count[4]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.314      ; 1.220      ;
; 0.151  ; u_addr:inst2|count[5]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.314      ; 1.211      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                    ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.199 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK         ; 0.000        ; 3.027      ; 3.729      ;
; 0.587 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK         ; -0.500       ; 3.027      ; 3.617      ;
; 0.732 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.027      ;
; 0.733 ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.028      ;
; 0.733 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.028      ;
; 0.733 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[1]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.028      ;
; 0.734 ; Clock_Division_3119:inst1|tmp1[24]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.029      ;
; 0.734 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.029      ;
; 0.735 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.030      ;
; 0.750 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[0]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.045      ;
; 0.930 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.225      ;
; 0.933 ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.228      ;
; 0.935 ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.230      ;
; 0.936 ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.231      ;
; 0.936 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.231      ;
; 0.938 ; Clock_Division_3119:inst1|tmp1[18]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.233      ;
; 1.085 ; Clock_Division_3119:inst1|tmp1[24]    ; Clock_Division_3119:inst1|tmp1[23]    ; CLK                                   ; CLK         ; 0.000        ; 0.578      ; 1.875      ;
; 1.087 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.382      ;
; 1.087 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.382      ;
; 1.087 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.382      ;
; 1.088 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.383      ;
; 1.094 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[1]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.389      ;
; 1.095 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.390      ;
; 1.096 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.391      ;
; 1.103 ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.398      ;
; 1.103 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.398      ;
; 1.104 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.399      ;
; 1.105 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.400      ;
; 1.107 ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.402      ;
; 1.217 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.512      ;
; 1.218 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.513      ;
; 1.219 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.514      ;
; 1.227 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.522      ;
; 1.227 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.522      ;
; 1.227 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.522      ;
; 1.228 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.523      ;
; 1.229 ; Clock_Division_3119:inst1|tmp1[13]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.524      ;
; 1.234 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.529      ;
; 1.235 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.530      ;
; 1.242 ; Clock_Division_3119:inst1|tmp1[12]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.537      ;
; 1.243 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.538      ;
; 1.244 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.539      ;
; 1.245 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.540      ;
; 1.247 ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.542      ;
; 1.266 ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.561      ;
; 1.272 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.567      ;
; 1.287 ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.084      ; 1.583      ;
; 1.291 ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.586      ;
; 1.300 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.595      ;
; 1.306 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.601      ;
; 1.358 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.653      ;
; 1.358 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.653      ;
; 1.359 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.654      ;
; 1.367 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.662      ;
; 1.367 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.662      ;
; 1.367 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.662      ;
; 1.369 ; Clock_Division_3119:inst1|tmp1[13]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.664      ;
; 1.373 ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.668      ;
; 1.374 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.669      ;
; 1.376 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.671      ;
; 1.382 ; Clock_Division_3119:inst1|tmp1[12]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.677      ;
; 1.383 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.678      ;
; 1.384 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.679      ;
; 1.385 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.680      ;
; 1.412 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.707      ;
; 1.425 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.720      ;
; 1.427 ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.084      ; 1.723      ;
; 1.446 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.741      ;
; 1.497 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.792      ;
; 1.498 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.793      ;
; 1.507 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.802      ;
; 1.507 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.802      ;
; 1.515 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.810      ;
; 1.516 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.811      ;
; 1.523 ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.818      ;
; 1.523 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.818      ;
; 1.524 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.819      ;
; 1.561 ; Clock_Division_3119:inst1|tmp1[17]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; -0.392     ; 1.381      ;
; 1.561 ; Clock_Division_3119:inst1|tmp1[23]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.392     ; 1.381      ;
; 1.565 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.860      ;
; 1.568 ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.863      ;
; 1.580 ; Clock_Division_3119:inst1|tmp1[22]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.392     ; 1.400      ;
; 1.585 ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.880      ;
; 1.590 ; Clock_Division_3119:inst1|tmp1[18]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.885      ;
; 1.637 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.932      ;
; 1.638 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.933      ;
; 1.647 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.942      ;
; 1.648 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.943      ;
; 1.654 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.949      ;
; 1.655 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.950      ;
; 1.663 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.958      ;
; 1.665 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[7]     ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.960      ;
; 1.667 ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.962      ;
; 1.692 ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[15]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 1.987      ;
; 1.702 ; Clock_Division_3119:inst1|tmp1[21]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.392     ; 1.522      ;
; 1.708 ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 2.003      ;
; 1.711 ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 2.006      ;
; 1.720 ; Clock_Division_3119:inst1|tmp1[20]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.392     ; 1.540      ;
; 1.720 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 2.015      ;
; 1.725 ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.083      ; 2.020      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.436 ; u_addr:inst2|count[5]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.478      ; 1.168      ;
; 0.440 ; u_addr:inst2|count[4]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.478      ; 1.172      ;
; 0.462 ; u_addr:inst2|count[0]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.478      ; 1.194      ;
; 0.463 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[0]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 0.758      ;
; 0.507 ; u_addr:inst2|count[5]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 0.802      ;
; 0.684 ; u_addr:inst2|count[1]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.478      ; 1.416      ;
; 0.759 ; u_addr:inst2|count[2]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.478      ; 1.491      ;
; 0.761 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.056      ;
; 0.762 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.057      ;
; 0.764 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.059      ;
; 0.782 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.077      ;
; 0.782 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.077      ;
; 0.828 ; u_addr:inst2|count[3]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.478      ; 1.560      ;
; 1.116 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.411      ;
; 1.116 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.411      ;
; 1.124 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.419      ;
; 1.125 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.420      ;
; 1.125 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.420      ;
; 1.133 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.428      ;
; 1.134 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.429      ;
; 1.134 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.429      ;
; 1.247 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.542      ;
; 1.256 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.551      ;
; 1.264 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.559      ;
; 1.265 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.560      ;
; 1.273 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.568      ;
; 1.274 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.083      ; 1.569      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.001      ; 3.301      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.186  ; 0.406        ; 0.220          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; 0.186  ; 0.406        ; 0.220          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; 0.186  ; 0.406        ; 0.220          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; 0.186  ; 0.406        ; 0.220          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; 0.186  ; 0.406        ; 0.220          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; 0.186  ; 0.406        ; 0.220          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; 0.248  ; 0.483        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; 0.250  ; 0.485        ; 0.235          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.263  ; 0.498        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; 0.264  ; 0.499        ; 0.235          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; 0.403  ; 0.591        ; 0.188          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; 0.403  ; 0.591        ; 0.188          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; 0.403  ; 0.591        ; 0.188          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; 0.403  ; 0.591        ; 0.188          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; 0.403  ; 0.591        ; 0.188          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; 0.403  ; 0.591        ; 0.188          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[0]|clk                                                                                           ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[1]|clk                                                                                           ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[2]|clk                                                                                           ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[3]|clk                                                                                           ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[4]|clk                                                                                           ;
; 0.455  ; 0.455        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[5]|clk                                                                                           ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|inclk[0]                                                                           ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|outclk                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119|q                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119|q                                                                                          ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|inclk[0]                                                                           ;
; 0.535  ; 0.535        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|outclk                                                                             ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[0]|clk                                                                                           ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[1]|clk                                                                                           ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[2]|clk                                                                                           ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[3]|clk                                                                                           ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[4]|clk                                                                                           ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[5]|clk                                                                                           ;
; 0.543  ; 0.543        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[17]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[19]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[20]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[21]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[22]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[23]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[25]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[9]     ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[17]    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[19]    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[20]    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[21]    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[22]    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[23]    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[25]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[3]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[4]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[5]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[6]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[7]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[8]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[9]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[3]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[4]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[5]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[6]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[7]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[8]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[9]     ;
; 0.350  ; 0.538        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[17]    ;
; 0.350  ; 0.538        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[19]    ;
; 0.350  ; 0.538        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[20]    ;
; 0.350  ; 0.538        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[21]    ;
; 0.350  ; 0.538        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[22]    ;
; 0.350  ; 0.538        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[23]    ;
; 0.350  ; 0.538        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[25]    ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                           ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]             ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk               ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|CLK_1s_3119|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[0]|clk                     ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[10]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[11]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[12]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[13]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[14]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[15]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[16]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[18]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[1]|clk                     ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[24]|clk                    ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[2]|clk                     ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[3]|clk                     ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[4]|clk                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Q[*]      ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.649 ; 11.244 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[0]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.478 ; 10.125 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[1]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.673 ; 10.355 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[2]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.602  ; 9.338  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[3]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.412  ; 9.215  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[4]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.677  ; 9.398  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[5]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.572  ; 9.305  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[6]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.445 ; 11.244 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[7]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.310  ; 9.090  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[8]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.581 ; 10.355 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[9]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.723 ; 10.423 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[10]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.169 ; 10.834 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[11]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.649 ; 11.207 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                            ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Q[*]      ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.974  ; 8.759  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[0]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.095 ; 9.752  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[1]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.281 ; 9.973  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[2]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.254  ; 8.996  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[3]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.071  ; 8.879  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[4]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.326  ; 9.054  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[5]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.224  ; 8.965  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[6]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.080 ; 10.889 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[7]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.974  ; 8.759  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[8]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.193 ; 9.973  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[9]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.330 ; 10.038 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[10]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.758 ; 10.433 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[11]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.219 ; 10.791 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                     ;
+------------+-----------------+---------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                                           ;
+------------+-----------------+---------------------------------------+------------------------------------------------+
; 48.28 MHz  ; 48.28 MHz       ; CLK                                   ;                                                ;
; 305.34 MHz ; 238.04 MHz      ; Clock_Division_3119:inst1|CLK_1s_3119 ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; CLK                                   ; -19.714 ; -117.154      ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; -2.275  ; -31.291       ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLK                                   ; 0.320 ; 0.000         ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.415 ; 0.000         ;
+---------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; Clock_Division_3119:inst1|CLK_1s_3119 ; -3.201 ; -50.535       ;
; CLK                                   ; -3.000 ; -43.149       ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                          ;
+---------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                          ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -19.714 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.644     ;
; -19.698 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.628     ;
; -19.584 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.514     ;
; -19.573 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.503     ;
; -19.532 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.462     ;
; -19.462 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.392     ;
; -19.451 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.381     ;
; -19.409 ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.339     ;
; -19.346 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.276     ;
; -19.338 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.268     ;
; -19.282 ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.212     ;
; -19.216 ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 20.146     ;
; -18.960 ; Clock_Division_3119:inst1|tmp1[13] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 19.890     ;
; -18.941 ; Clock_Division_3119:inst1|tmp1[12] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 19.871     ;
; -18.823 ; Clock_Division_3119:inst1|tmp1[14] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 19.753     ;
; -18.420 ; Clock_Division_3119:inst1|tmp1[15] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.071     ; 19.351     ;
; -18.097 ; Clock_Division_3119:inst1|tmp1[17] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.537     ; 18.562     ;
; -17.946 ; Clock_Division_3119:inst1|tmp1[19] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.537     ; 18.411     ;
; -17.609 ; Clock_Division_3119:inst1|tmp1[20] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.537     ; 18.074     ;
; -17.550 ; Clock_Division_3119:inst1|tmp1[16] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 18.480     ;
; -17.546 ; Clock_Division_3119:inst1|tmp1[18] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 18.476     ;
; -17.379 ; Clock_Division_3119:inst1|tmp1[21] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.537     ; 17.844     ;
; -17.134 ; Clock_Division_3119:inst1|tmp1[22] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.537     ; 17.599     ;
; -17.009 ; Clock_Division_3119:inst1|tmp1[23] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.537     ; 17.474     ;
; -16.539 ; Clock_Division_3119:inst1|tmp1[24] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.072     ; 17.469     ;
; -16.466 ; Clock_Division_3119:inst1|tmp1[25] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.537     ; 16.931     ;
; -7.295  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 8.223      ;
; -7.279  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 8.207      ;
; -7.232  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.606      ;
; -7.216  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.590      ;
; -7.207  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.581      ;
; -7.193  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.567      ;
; -7.191  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.565      ;
; -7.177  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.551      ;
; -7.165  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 8.093      ;
; -7.154  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 8.082      ;
; -7.138  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 8.065      ;
; -7.122  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 8.049      ;
; -7.113  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 8.041      ;
; -7.102  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.476      ;
; -7.091  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.465      ;
; -7.077  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.451      ;
; -7.066  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.440      ;
; -7.063  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.437      ;
; -7.052  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.426      ;
; -7.050  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.424      ;
; -7.043  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 7.971      ;
; -7.032  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 7.960      ;
; -7.025  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.399      ;
; -7.011  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.385      ;
; -7.008  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.935      ;
; -6.997  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.924      ;
; -6.990  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 7.918      ;
; -6.980  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.354      ;
; -6.969  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.343      ;
; -6.966  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.340      ;
; -6.956  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.883      ;
; -6.955  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.329      ;
; -6.950  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.324      ;
; -6.944  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.318      ;
; -6.942  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.869      ;
; -6.941  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.315      ;
; -6.930  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.304      ;
; -6.927  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 7.855      ;
; -6.927  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.301      ;
; -6.926  ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.853      ;
; -6.919  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 7.847      ;
; -6.902  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.276      ;
; -6.888  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.262      ;
; -6.886  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.813      ;
; -6.875  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.802      ;
; -6.864  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.238      ;
; -6.863  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 7.791      ;
; -6.856  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.230      ;
; -6.839  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.213      ;
; -6.836  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.210      ;
; -6.833  ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.760      ;
; -6.831  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.205      ;
; -6.825  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.199      ;
; -6.825  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.199      ;
; -6.817  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.191      ;
; -6.812  ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.739      ;
; -6.801  ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.728      ;
; -6.800  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.174      ;
; -6.797  ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.074     ; 7.725      ;
; -6.784  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.158      ;
; -6.775  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.149      ;
; -6.770  ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.697      ;
; -6.762  ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.689      ;
; -6.761  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.135      ;
; -6.760  ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.687      ;
; -6.734  ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.108      ;
; -6.714  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.088      ;
; -6.709  ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.083      ;
; -6.706  ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.633      ;
; -6.703  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.077      ;
; -6.695  ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.069      ;
; -6.692  ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[19]    ; CLK          ; CLK         ; 1.000        ; 0.372      ; 8.066      ;
; -6.690  ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.617      ;
; -6.679  ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.075     ; 7.606      ;
+---------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.080     ; 3.119      ;
; -0.970 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.898      ;
; -0.890 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.818      ;
; -0.887 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.815      ;
; -0.886 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.814      ;
; -0.880 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.808      ;
; -0.844 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.772      ;
; -0.840 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.768      ;
; -0.805 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.733      ;
; -0.764 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.692      ;
; -0.764 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.692      ;
; -0.761 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.689      ;
; -0.760 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.688      ;
; -0.754 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.682      ;
; -0.754 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.682      ;
; -0.282 ; u_addr:inst2|count[3]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.279      ; 1.600      ;
; -0.241 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.169      ;
; -0.234 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.162      ;
; -0.234 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.162      ;
; -0.221 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.149      ;
; -0.219 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 1.147      ;
; -0.201 ; u_addr:inst2|count[2]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.279      ; 1.519      ;
; -0.136 ; u_addr:inst2|count[1]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.279      ; 1.454      ;
; 0.092  ; u_addr:inst2|count[5]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 0.836      ;
; 0.120  ; u_addr:inst2|count[0]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.279      ; 1.198      ;
; 0.153  ; u_addr:inst2|count[4]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.279      ; 1.165      ;
; 0.158  ; u_addr:inst2|count[5]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.279      ; 1.160      ;
; 0.158  ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[0]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.074     ; 0.770      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                     ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; 0.320 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK         ; 0.000        ; 2.763      ; 3.548      ;
; 0.519 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK         ; -0.500       ; 2.763      ; 3.247      ;
; 0.680 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 0.949      ;
; 0.681 ; Clock_Division_3119:inst1|tmp1[24]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 0.951      ;
; 0.681 ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 0.951      ;
; 0.682 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 0.951      ;
; 0.682 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[1]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 0.951      ;
; 0.683 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 0.952      ;
; 0.686 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 0.955      ;
; 0.703 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[0]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.835 ; Clock_Division_3119:inst1|tmp1[18]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.105      ;
; 0.839 ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.108      ;
; 0.842 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.111      ;
; 0.849 ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.118      ;
; 0.849 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.118      ;
; 0.854 ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.123      ;
; 0.984 ; Clock_Division_3119:inst1|tmp1[24]    ; Clock_Division_3119:inst1|tmp1[23]    ; CLK                                   ; CLK         ; 0.000        ; 0.540      ; 1.719      ;
; 1.001 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.270      ;
; 1.001 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[1]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.270      ;
; 1.002 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.271      ;
; 1.003 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.272      ;
; 1.006 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.275      ;
; 1.007 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.276      ;
; 1.008 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.277      ;
; 1.015 ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.285      ;
; 1.016 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.285      ;
; 1.016 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.285      ;
; 1.020 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.289      ;
; 1.021 ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.291      ;
; 1.094 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.363      ;
; 1.100 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.369      ;
; 1.102 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.371      ;
; 1.123 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.392      ;
; 1.123 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.392      ;
; 1.124 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.393      ;
; 1.128 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.397      ;
; 1.129 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.398      ;
; 1.129 ; Clock_Division_3119:inst1|tmp1[13]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.399      ;
; 1.130 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.399      ;
; 1.135 ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.404      ;
; 1.137 ; Clock_Division_3119:inst1|tmp1[12]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.406      ;
; 1.138 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.407      ;
; 1.138 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.407      ;
; 1.138 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.407      ;
; 1.142 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.411      ;
; 1.143 ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.413      ;
; 1.206 ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.476      ;
; 1.210 ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.479      ;
; 1.219 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.488      ;
; 1.221 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.490      ;
; 1.222 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.491      ;
; 1.223 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.492      ;
; 1.224 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.493      ;
; 1.229 ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.498      ;
; 1.245 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.514      ;
; 1.246 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.515      ;
; 1.247 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.516      ;
; 1.250 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.519      ;
; 1.251 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.520      ;
; 1.251 ; Clock_Division_3119:inst1|tmp1[13]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.521      ;
; 1.259 ; Clock_Division_3119:inst1|tmp1[12]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.528      ;
; 1.260 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.529      ;
; 1.260 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.529      ;
; 1.260 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.529      ;
; 1.264 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.533      ;
; 1.275 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.544      ;
; 1.328 ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.598      ;
; 1.338 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.607      ;
; 1.341 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.610      ;
; 1.345 ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.614      ;
; 1.367 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.636      ;
; 1.368 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.637      ;
; 1.369 ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.638      ;
; 1.372 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.641      ;
; 1.381 ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.651      ;
; 1.382 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.651      ;
; 1.382 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.651      ;
; 1.397 ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.666      ;
; 1.448 ; Clock_Division_3119:inst1|tmp1[23]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.372     ; 1.271      ;
; 1.451 ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.720      ;
; 1.452 ; Clock_Division_3119:inst1|tmp1[17]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; -0.372     ; 1.275      ;
; 1.460 ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.729      ;
; 1.464 ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.733      ;
; 1.466 ; Clock_Division_3119:inst1|tmp1[22]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.372     ; 1.289      ;
; 1.466 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.735      ;
; 1.470 ; Clock_Division_3119:inst1|tmp1[18]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.740      ;
; 1.489 ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.758      ;
; 1.489 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.758      ;
; 1.494 ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.763      ;
; 1.496 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.765      ;
; 1.504 ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.773      ;
; 1.509 ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.075      ; 1.779      ;
; 1.522 ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[7]     ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.791      ;
; 1.522 ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[15]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.791      ;
; 1.571 ; Clock_Division_3119:inst1|tmp1[21]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.372     ; 1.394      ;
; 1.573 ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.842      ;
; 1.576 ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.845      ;
; 1.586 ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.855      ;
; 1.587 ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.074      ; 1.856      ;
; 1.588 ; Clock_Division_3119:inst1|tmp1[20]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.372     ; 1.411      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.415 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[0]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 0.684      ;
; 0.417 ; u_addr:inst2|count[5]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.422      ; 1.069      ;
; 0.420 ; u_addr:inst2|count[4]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.422      ; 1.072      ;
; 0.440 ; u_addr:inst2|count[0]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.422      ; 1.092      ;
; 0.468 ; u_addr:inst2|count[5]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 0.737      ;
; 0.633 ; u_addr:inst2|count[1]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.422      ; 1.285      ;
; 0.705 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 0.974      ;
; 0.707 ; u_addr:inst2|count[2]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.422      ; 1.359      ;
; 0.708 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 0.977      ;
; 0.711 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 0.980      ;
; 0.730 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 0.999      ;
; 0.730 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 0.999      ;
; 0.770 ; u_addr:inst2|count[3]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.422      ; 1.422      ;
; 1.026 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.295      ;
; 1.027 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.296      ;
; 1.029 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.298      ;
; 1.029 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.298      ;
; 1.032 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.301      ;
; 1.041 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.310      ;
; 1.045 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.314      ;
; 1.045 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.314      ;
; 1.127 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.396      ;
; 1.148 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.417      ;
; 1.151 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.420      ;
; 1.154 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.423      ;
; 1.163 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.432      ;
; 1.167 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.074      ; 1.436      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.000      ; 3.003      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.072  ; 0.288        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; 0.072  ; 0.288        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; 0.072  ; 0.288        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; 0.072  ; 0.288        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; 0.072  ; 0.288        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; 0.072  ; 0.288        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; 0.157  ; 0.387        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; 0.160  ; 0.390        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[0]|clk                                                                                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[1]|clk                                                                                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[2]|clk                                                                                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[3]|clk                                                                                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[4]|clk                                                                                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[5]|clk                                                                                           ;
; 0.342  ; 0.342        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.347  ; 0.347        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|inclk[0]                                                                           ;
; 0.347  ; 0.347        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|outclk                                                                             ;
; 0.373  ; 0.603        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; 0.380  ; 0.610        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119|q                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119|q                                                                                          ;
; 0.519  ; 0.703        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; 0.519  ; 0.703        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; 0.519  ; 0.703        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; 0.519  ; 0.703        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; 0.519  ; 0.703        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; 0.519  ; 0.703        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|inclk[0]                                                                           ;
; 0.648  ; 0.648        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|outclk                                                                             ;
; 0.652  ; 0.652        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[0]|clk                                                                                           ;
; 0.652  ; 0.652        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[1]|clk                                                                                           ;
; 0.652  ; 0.652        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[2]|clk                                                                                           ;
; 0.652  ; 0.652        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[3]|clk                                                                                           ;
; 0.652  ; 0.652        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[4]|clk                                                                                           ;
; 0.652  ; 0.652        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[5]|clk                                                                                           ;
; 0.653  ; 0.653        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[17]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[19]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[20]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[21]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[22]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[23]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[25]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[9]     ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[17]    ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[19]    ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[20]    ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[21]    ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[22]    ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[23]    ;
; 0.206  ; 0.422        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[25]    ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; 0.249  ; 0.465        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[3]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[4]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[5]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[6]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[7]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[8]     ;
; 0.250  ; 0.466        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[9]     ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; 0.347  ; 0.531        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[3]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[4]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[5]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[6]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[7]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[8]     ;
; 0.348  ; 0.532        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[9]     ;
; 0.390  ; 0.574        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[17]    ;
; 0.390  ; 0.574        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[19]    ;
; 0.390  ; 0.574        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[20]    ;
; 0.390  ; 0.574        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[21]    ;
; 0.390  ; 0.574        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[22]    ;
; 0.390  ; 0.574        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[23]    ;
; 0.390  ; 0.574        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[25]    ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                           ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|tmp1[17]|clk                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|tmp1[19]|clk                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|tmp1[20]|clk                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|tmp1[21]|clk                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|tmp1[22]|clk                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|tmp1[23]|clk                    ;
; 0.476  ; 0.476        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|tmp1[25]|clk                    ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]             ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk               ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[0]|clk                     ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[10]|clk                    ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[11]|clk                    ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[12]|clk                    ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[13]|clk                    ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[14]|clk                    ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[15]|clk                    ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[16]|clk                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Q[*]      ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.838 ; 10.144 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[0]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.688  ; 9.171  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[1]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.875  ; 9.375  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[2]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.823  ; 8.472  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[3]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.619  ; 8.366  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[4]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.880  ; 8.524  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[5]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.789  ; 8.438  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[6]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.453 ; 10.108 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[7]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.523  ; 8.256  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[8]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.756  ; 9.391  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[9]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.915  ; 9.447  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[10]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.347 ; 9.813  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[11]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.838 ; 10.144 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+
; Q[*]      ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.193  ; 7.934 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[0]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.311  ; 8.812 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[1]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.491  ; 9.008 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[2]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.481  ; 8.141 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[3]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.285  ; 8.039 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[4]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.536  ; 8.191 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[5]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.448  ; 8.108 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[6]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.096 ; 9.765 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[7]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 8.193  ; 7.934 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[8]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.376  ; 9.023 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[9]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.529  ; 9.076 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[10]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.944  ; 9.429 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[11]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.416 ; 9.747 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
+-----------+---------------------------------------+--------+-------+------------+---------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                             ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLK                                   ; -8.959 ; -41.395       ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; -0.324 ; -3.888        ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLK                                   ; -0.113 ; -0.113        ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.147  ; 0.000         ;
+---------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLK                                   ; -3.000 ; -31.599       ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; -1.000 ; -19.000       ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                         ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.959 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.910      ;
; -8.934 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.885      ;
; -8.887 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.838      ;
; -8.866 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.817      ;
; -8.823 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.774      ;
; -8.800 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.751      ;
; -8.798 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.749      ;
; -8.763 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.714      ;
; -8.758 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.709      ;
; -8.734 ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.685      ;
; -8.692 ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.643      ;
; -8.662 ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.613      ;
; -8.554 ; Clock_Division_3119:inst1|tmp1[13] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.505      ;
; -8.525 ; Clock_Division_3119:inst1|tmp1[12] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.476      ;
; -8.460 ; Clock_Division_3119:inst1|tmp1[14] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 9.411      ;
; -8.303 ; Clock_Division_3119:inst1|tmp1[15] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.035     ; 9.255      ;
; -8.212 ; Clock_Division_3119:inst1|tmp1[17] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.235     ; 8.964      ;
; -8.144 ; Clock_Division_3119:inst1|tmp1[19] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.235     ; 8.896      ;
; -7.973 ; Clock_Division_3119:inst1|tmp1[18] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 8.924      ;
; -7.964 ; Clock_Division_3119:inst1|tmp1[16] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 8.915      ;
; -7.954 ; Clock_Division_3119:inst1|tmp1[20] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.235     ; 8.706      ;
; -7.883 ; Clock_Division_3119:inst1|tmp1[21] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.235     ; 8.635      ;
; -7.721 ; Clock_Division_3119:inst1|tmp1[23] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.235     ; 8.473      ;
; -7.710 ; Clock_Division_3119:inst1|tmp1[22] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.235     ; 8.462      ;
; -7.443 ; Clock_Division_3119:inst1|tmp1[24] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.036     ; 8.394      ;
; -7.439 ; Clock_Division_3119:inst1|tmp1[25] ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK          ; CLK         ; 1.000        ; -0.235     ; 8.191      ;
; -2.791 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.932      ;
; -2.790 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.931      ;
; -2.777 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.726      ;
; -2.771 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.912      ;
; -2.766 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.907      ;
; -2.765 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.906      ;
; -2.752 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.701      ;
; -2.746 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.887      ;
; -2.719 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.860      ;
; -2.718 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.859      ;
; -2.713 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.662      ;
; -2.705 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.654      ;
; -2.699 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.840      ;
; -2.698 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.839      ;
; -2.697 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.838      ;
; -2.688 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.637      ;
; -2.684 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.633      ;
; -2.678 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.819      ;
; -2.655 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.796      ;
; -2.655 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.796      ;
; -2.654 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.795      ;
; -2.641 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.590      ;
; -2.641 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.590      ;
; -2.635 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.776      ;
; -2.632 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.773      ;
; -2.631 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.772      ;
; -2.630 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.771      ;
; -2.630 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.771      ;
; -2.629 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.770      ;
; -2.620 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.569      ;
; -2.618 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.567      ;
; -2.616 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.565      ;
; -2.612 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.753      ;
; -2.611 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.560      ;
; -2.610 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.751      ;
; -2.595 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.736      ;
; -2.594 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.735      ;
; -2.590 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.731      ;
; -2.589 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.730      ;
; -2.586 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.535      ;
; -2.583 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.724      ;
; -2.581 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.530      ;
; -2.577 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.526      ;
; -2.576 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.525      ;
; -2.575 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.716      ;
; -2.570 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.711      ;
; -2.566 ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.707      ;
; -2.565 ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.706      ;
; -2.562 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.703      ;
; -2.554 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.503      ;
; -2.552 ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.501      ;
; -2.552 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.501      ;
; -2.546 ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.687      ;
; -2.539 ; Clock_Division_3119:inst1|tmp1[3]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.488      ;
; -2.524 ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.665      ;
; -2.523 ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.664      ;
; -2.522 ; Clock_Division_3119:inst1|tmp1[1]  ; Clock_Division_3119:inst1|tmp1[19]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.663      ;
; -2.519 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.660      ;
; -2.518 ; Clock_Division_3119:inst1|tmp1[2]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.467      ;
; -2.517 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.466      ;
; -2.512 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.461      ;
; -2.510 ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.459      ;
; -2.504 ; Clock_Division_3119:inst1|tmp1[11] ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.645      ;
; -2.497 ; Clock_Division_3119:inst1|tmp1[0]  ; Clock_Division_3119:inst1|tmp1[19]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.638      ;
; -2.496 ; Clock_Division_3119:inst1|tmp1[6]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.637      ;
; -2.494 ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[21]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.635      ;
; -2.494 ; Clock_Division_3119:inst1|tmp1[4]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.635      ;
; -2.493 ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[20]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.634      ;
; -2.488 ; Clock_Division_3119:inst1|tmp1[8]  ; Clock_Division_3119:inst1|tmp1[13]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.437      ;
; -2.480 ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[12]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.429      ;
; -2.475 ; Clock_Division_3119:inst1|tmp1[5]  ; Clock_Division_3119:inst1|tmp1[14]    ; CLK          ; CLK         ; 1.000        ; -0.038     ; 3.424      ;
; -2.474 ; Clock_Division_3119:inst1|tmp1[10] ; Clock_Division_3119:inst1|tmp1[22]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.615      ;
; -2.459 ; Clock_Division_3119:inst1|tmp1[9]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.600      ;
; -2.454 ; Clock_Division_3119:inst1|tmp1[7]  ; Clock_Division_3119:inst1|tmp1[17]    ; CLK          ; CLK         ; 1.000        ; 0.154      ; 3.595      ;
+--------+------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.047     ; 1.232      ;
; 0.045  ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.904      ;
; 0.092  ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.857      ;
; 0.093  ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.856      ;
; 0.109  ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.840      ;
; 0.113  ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.836      ;
; 0.117  ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.832      ;
; 0.123  ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.826      ;
; 0.123  ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.826      ;
; 0.160  ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.789      ;
; 0.161  ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.788      ;
; 0.161  ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.788      ;
; 0.191  ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.758      ;
; 0.191  ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.758      ;
; 0.191  ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.758      ;
; 0.373  ; u_addr:inst2|count[3]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.140      ; 0.776      ;
; 0.395  ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.554      ;
; 0.397  ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.552      ;
; 0.397  ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.552      ;
; 0.406  ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.543      ;
; 0.407  ; u_addr:inst2|count[2]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.140      ; 0.742      ;
; 0.409  ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.540      ;
; 0.459  ; u_addr:inst2|count[1]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.140      ; 0.690      ;
; 0.565  ; u_addr:inst2|count[5]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.384      ;
; 0.572  ; u_addr:inst2|count[0]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.140      ; 0.577      ;
; 0.582  ; u_addr:inst2|count[4]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.140      ; 0.567      ;
; 0.586  ; u_addr:inst2|count[5]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; 0.140      ; 0.563      ;
; 0.590  ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[0]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 1.000        ; -0.038     ; 0.359      ;
+--------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.113 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK         ; 0.000        ; 1.419      ; 1.525      ;
; 0.290  ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.412      ;
; 0.291  ; Clock_Division_3119:inst1|tmp1[24]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.413      ;
; 0.291  ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.413      ;
; 0.291  ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.413      ;
; 0.291  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.413      ;
; 0.291  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[1]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.413      ;
; 0.292  ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.414      ;
; 0.300  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[0]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.422      ;
; 0.357  ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.479      ;
; 0.357  ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.479      ;
; 0.358  ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.480      ;
; 0.359  ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.481      ;
; 0.360  ; Clock_Division_3119:inst1|tmp1[18]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.482      ;
; 0.361  ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.483      ;
; 0.421  ; Clock_Division_3119:inst1|tmp1[24]    ; Clock_Division_3119:inst1|tmp1[23]    ; CLK                                   ; CLK         ; 0.000        ; 0.237      ; 0.742      ;
; 0.439  ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.561      ;
; 0.440  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.562      ;
; 0.440  ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.562      ;
; 0.442  ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.564      ;
; 0.449  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.571      ;
; 0.449  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[1]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.571      ;
; 0.450  ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.572      ;
; 0.452  ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.574      ;
; 0.452  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.574      ;
; 0.452  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[2]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.574      ;
; 0.453  ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.575      ;
; 0.455  ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.577      ;
; 0.502  ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.624      ;
; 0.503  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.625      ;
; 0.505  ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.627      ;
; 0.505  ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.627      ;
; 0.506  ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.628      ;
; 0.506  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.628      ;
; 0.507  ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.039      ; 0.630      ;
; 0.508  ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.630      ;
; 0.508  ; Clock_Division_3119:inst1|tmp1[13]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.630      ;
; 0.508  ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.630      ;
; 0.515  ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.637      ;
; 0.515  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.637      ;
; 0.515  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[3]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.637      ;
; 0.516  ; Clock_Division_3119:inst1|tmp1[12]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.638      ;
; 0.518  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.640      ;
; 0.518  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[4]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.640      ;
; 0.519  ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.641      ;
; 0.519  ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.641      ;
; 0.519  ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.641      ;
; 0.521  ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.643      ;
; 0.522  ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.644      ;
; 0.563  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK         ; -0.500       ; 1.419      ; 1.701      ;
; 0.569  ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.691      ;
; 0.569  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.691      ;
; 0.571  ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.693      ;
; 0.571  ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.693      ;
; 0.571  ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.693      ;
; 0.572  ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.694      ;
; 0.572  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.694      ;
; 0.573  ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.039      ; 0.696      ;
; 0.574  ; Clock_Division_3119:inst1|tmp1[13]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.696      ;
; 0.581  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[5]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.703      ;
; 0.582  ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.704      ;
; 0.582  ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.704      ;
; 0.582  ; Clock_Division_3119:inst1|tmp1[12]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.704      ;
; 0.584  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.706      ;
; 0.584  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[6]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.706      ;
; 0.585  ; Clock_Division_3119:inst1|tmp1[8]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.707      ;
; 0.585  ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.707      ;
; 0.585  ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.707      ;
; 0.631  ; Clock_Division_3119:inst1|tmp1[23]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.154     ; 0.561      ;
; 0.632  ; Clock_Division_3119:inst1|tmp1[17]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; -0.154     ; 0.562      ;
; 0.634  ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.756      ;
; 0.635  ; Clock_Division_3119:inst1|tmp1[5]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.757      ;
; 0.637  ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.759      ;
; 0.638  ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.760      ;
; 0.638  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.760      ;
; 0.645  ; Clock_Division_3119:inst1|tmp1[22]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.154     ; 0.575      ;
; 0.647  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.769      ;
; 0.648  ; Clock_Division_3119:inst1|tmp1[6]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.770      ;
; 0.648  ; Clock_Division_3119:inst1|tmp1[4]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.770      ;
; 0.650  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.772      ;
; 0.650  ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.772      ;
; 0.650  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[8]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.772      ;
; 0.650  ; Clock_Division_3119:inst1|tmp1[16]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.772      ;
; 0.653  ; Clock_Division_3119:inst1|tmp1[15]    ; Clock_Division_3119:inst1|tmp1[15]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.775      ;
; 0.653  ; Clock_Division_3119:inst1|tmp1[18]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.775      ;
; 0.664  ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[7]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.786      ;
; 0.697  ; Clock_Division_3119:inst1|tmp1[21]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.154     ; 0.627      ;
; 0.700  ; Clock_Division_3119:inst1|tmp1[3]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.822      ;
; 0.701  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.823      ;
; 0.704  ; Clock_Division_3119:inst1|tmp1[11]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.826      ;
; 0.704  ; Clock_Division_3119:inst1|tmp1[1]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.826      ;
; 0.706  ; Clock_Division_3119:inst1|tmp1[9]     ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.828      ;
; 0.706  ; Clock_Division_3119:inst1|tmp1[7]     ; Clock_Division_3119:inst1|tmp1[16]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.828      ;
; 0.712  ; Clock_Division_3119:inst1|tmp1[20]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; -0.154     ; 0.642      ;
; 0.713  ; Clock_Division_3119:inst1|tmp1[2]     ; Clock_Division_3119:inst1|tmp1[11]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.835      ;
; 0.713  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[9]     ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.835      ;
; 0.716  ; Clock_Division_3119:inst1|tmp1[10]    ; Clock_Division_3119:inst1|tmp1[18]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.838      ;
; 0.716  ; Clock_Division_3119:inst1|tmp1[0]     ; Clock_Division_3119:inst1|tmp1[10]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.838      ;
; 0.718  ; Clock_Division_3119:inst1|tmp1[23]    ; Clock_Division_3119:inst1|tmp1[23]    ; CLK                                   ; CLK         ; 0.000        ; 0.045      ; 0.847      ;
; 0.719  ; Clock_Division_3119:inst1|tmp1[14]    ; Clock_Division_3119:inst1|tmp1[24]    ; CLK                                   ; CLK         ; 0.000        ; 0.038      ; 0.841      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                      ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.147 ; u_addr:inst2|count[5]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.224      ; 0.475      ;
; 0.151 ; u_addr:inst2|count[4]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.224      ; 0.479      ;
; 0.159 ; u_addr:inst2|count[0]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.224      ; 0.487      ;
; 0.192 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[0]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.314      ;
; 0.203 ; u_addr:inst2|count[5]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.325      ;
; 0.258 ; u_addr:inst2|count[1]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.224      ; 0.586      ;
; 0.299 ; u_addr:inst2|count[2]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.224      ; 0.627      ;
; 0.303 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.428      ;
; 0.310 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[1]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.432      ;
; 0.327 ; u_addr:inst2|count[3]                                                                                        ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.224      ; 0.655      ;
; 0.452 ; u_addr:inst2|count[4]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.574      ;
; 0.454 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.576      ;
; 0.462 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[2]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.585      ;
; 0.464 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.586      ;
; 0.465 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[3]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; u_addr:inst2|count[3]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.589      ;
; 0.517 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.639      ;
; 0.520 ; u_addr:inst2|count[2]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.642      ;
; 0.528 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[4]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.651      ;
; 0.531 ; u_addr:inst2|count[0]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; u_addr:inst2|count[1]                                                                                        ; u_addr:inst2|count[5]                                                                                        ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.038      ; 0.654      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 0.000        ; 0.012      ; 1.151      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[17]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[19]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[20]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[21]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[22]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[23]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[25]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[9]     ;
; -0.077 ; 0.107        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[17]    ;
; -0.077 ; 0.107        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[19]    ;
; -0.077 ; 0.107        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[20]    ;
; -0.077 ; 0.107        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[21]    ;
; -0.077 ; 0.107        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[22]    ;
; -0.077 ; 0.107        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[23]    ;
; -0.077 ; 0.107        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[25]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[3]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[4]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[5]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[6]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[7]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[8]     ;
; -0.053 ; 0.131        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[9]     ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[17]|clk                    ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[19]|clk                    ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[20]|clk                    ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[21]|clk                    ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[22]|clk                    ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[23]|clk                    ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[25]|clk                    ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                           ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|CLK_1s_3119|clk                 ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[0]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[10]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[11]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[12]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[13]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[14]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[15]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[16]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[18]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[1]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[24]|clk                    ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[2]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[3]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[4]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[5]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[6]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[7]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[8]|clk                     ;
; 0.126  ; 0.126        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|tmp1[9]|clk                     ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]             ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                           ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[0]     ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[10]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[11]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[12]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[13]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[14]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[15]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[16]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[18]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[1]     ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[24]    ;
; 0.652  ; 0.868        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Clock_Division_3119:inst1|tmp1[2]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_Division_3119:inst1|CLK_1s_3119'                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.125  ; 0.355        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; 0.127  ; 0.357        ; 0.230          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[0]|clk                                                                                           ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[1]|clk                                                                                           ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[2]|clk                                                                                           ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[3]|clk                                                                                           ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[4]|clk                                                                                           ;
; 0.364  ; 0.364        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[5]|clk                                                                                           ;
; 0.365  ; 0.365        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|inclk[0]                                                                           ;
; 0.371  ; 0.371        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|outclk                                                                             ;
; 0.408  ; 0.624        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[0]                                                                                        ;
; 0.408  ; 0.624        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[1]                                                                                        ;
; 0.408  ; 0.624        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[2]                                                                                        ;
; 0.408  ; 0.624        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[3]                                                                                        ;
; 0.408  ; 0.624        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[4]                                                                                        ;
; 0.408  ; 0.624        ; 0.216          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; u_addr:inst2|count[5]                                                                                        ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[0]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[10]                         ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[11]                         ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[1]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[2]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[3]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[4]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[5]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[6]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[7]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[8]                          ;
; 0.413  ; 0.643        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|q_a[9]                          ;
; 0.414  ; 0.644        ; 0.230          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_nt61:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119|q                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119|q                                                                                          ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|inclk[0]                                                                           ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst1|CLK_1s_3119~clkctrl|outclk                                                                             ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[0]|clk                                                                                           ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[1]|clk                                                                                           ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[2]|clk                                                                                           ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[3]|clk                                                                                           ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[4]|clk                                                                                           ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst2|count[5]|clk                                                                                           ;
; 0.630  ; 0.630        ; 0.000          ; High Pulse Width ; Clock_Division_3119:inst1|CLK_1s_3119 ; Rise       ; inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                  ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Q[*]      ; Clock_Division_3119:inst1|CLK_1s_3119 ; 5.492 ; 5.645 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[0]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.777 ; 4.857 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[1]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.856 ; 4.962 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[2]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.416 ; 4.452 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[3]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.365 ; 4.402 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[4]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.447 ; 4.484 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[5]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.396 ; 4.431 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[6]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 5.492 ; 5.645 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[7]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.318 ; 4.334 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[8]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.874 ; 4.997 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[9]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.894 ; 5.011 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[10]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 5.074 ; 5.217 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[11]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 5.268 ; 5.417 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Q[*]      ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.160 ; 4.175 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[0]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.601 ; 4.677 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[1]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.677 ; 4.778 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[2]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.254 ; 4.288 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[3]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.206 ; 4.241 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[4]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.284 ; 4.319 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[5]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.234 ; 4.268 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[6]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 5.324 ; 5.474 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[7]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.160 ; 4.175 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[8]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.695 ; 4.812 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[9]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.713 ; 4.825 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[10]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.886 ; 5.023 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[11]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 5.073 ; 5.216 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                       ; -21.526  ; -0.113 ; N/A      ; N/A     ; -3.201              ;
;  CLK                                   ; -21.526  ; -0.113 ; N/A      ; N/A     ; -3.000              ;
;  Clock_Division_3119:inst1|CLK_1s_3119 ; -2.602   ; 0.147  ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                        ; -165.635 ; -0.113 ; 0.0      ; 0.0     ; -93.684             ;
;  CLK                                   ; -129.464 ; -0.113 ; N/A      ; N/A     ; -43.149             ;
;  Clock_Division_3119:inst1|CLK_1s_3119 ; -36.171  ; 0.000  ; N/A      ; N/A     ; -50.535             ;
+----------------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                    ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+
; Q[*]      ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.649 ; 11.244 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[0]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.478 ; 10.125 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[1]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.673 ; 10.355 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[2]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.602  ; 9.338  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[3]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.412  ; 9.215  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[4]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.677  ; 9.398  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[5]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.572  ; 9.305  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[6]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.445 ; 11.244 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[7]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 9.310  ; 9.090  ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[8]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.581 ; 10.355 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[9]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 10.723 ; 10.423 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[10]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.169 ; 10.834 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[11]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 11.649 ; 11.207 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
+-----------+---------------------------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                          ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+
; Q[*]      ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.160 ; 4.175 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[0]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.601 ; 4.677 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[1]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.677 ; 4.778 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[2]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.254 ; 4.288 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[3]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.206 ; 4.241 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[4]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.284 ; 4.319 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[5]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.234 ; 4.268 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[6]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 5.324 ; 5.474 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[7]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.160 ; 4.175 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[8]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.695 ; 4.812 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[9]     ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.713 ; 4.825 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[10]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 4.886 ; 5.023 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
;  Q[11]    ; Clock_Division_3119:inst1|CLK_1s_3119 ; 5.073 ; 5.216 ; Rise       ; Clock_Division_3119:inst1|CLK_1s_3119 ;
+-----------+---------------------------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Q[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.33 V              ; -0.00402 V          ; 0.17 V                               ; 0.066 V                              ; 3.12e-09 s                  ; 2.97e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.33 V             ; -0.00402 V         ; 0.17 V                              ; 0.066 V                             ; 3.12e-09 s                 ; 2.97e-09 s                 ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.86e-09 V                   ; 2.37 V              ; -0.0148 V           ; 0.107 V                              ; 0.037 V                              ; 4.37e-10 s                  ; 4.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.86e-09 V                  ; 2.37 V             ; -0.0148 V          ; 0.107 V                             ; 0.037 V                             ; 4.37e-10 s                 ; 4.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.33 V              ; -0.00197 V          ; 0.075 V                              ; 0.051 V                              ; 3.78e-09 s                  ; 3.6e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.33 V             ; -0.00197 V         ; 0.075 V                             ; 0.051 V                             ; 3.78e-09 s                 ; 3.6e-09 s                  ; Yes                       ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.89e-07 V                   ; 2.35 V              ; -0.000666 V         ; 0.058 V                              ; 0.002 V                              ; 4.86e-10 s                  ; 4.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.89e-07 V                  ; 2.35 V             ; -0.000666 V        ; 0.058 V                             ; 0.002 V                             ; 4.86e-10 s                 ; 4.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.0111 V           ; 0.21 V                               ; 0.135 V                              ; 2.38e-09 s                  ; 2.28e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.0111 V          ; 0.21 V                              ; 0.135 V                             ; 2.38e-09 s                 ; 2.28e-09 s                 ; No                        ; Yes                       ;
; Q[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.72 V              ; -0.0549 V           ; 0.19 V                               ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.72 V             ; -0.0549 V          ; 0.19 V                              ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; CLK                                   ; CLK                                   ; 371328310 ; 0        ; 0        ; 0        ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK                                   ; 1         ; 1        ; 0        ; 0        ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 39        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                             ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
; CLK                                   ; CLK                                   ; 371328310 ; 0        ; 0        ; 0        ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; CLK                                   ; 1         ; 1        ; 0        ; 0        ;
; Clock_Division_3119:inst1|CLK_1s_3119 ; Clock_Division_3119:inst1|CLK_1s_3119 ; 39        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat May 21 14:08:13 2022
Info: Command: quartus_sta aa -c aa
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'aa.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock_Division_3119:inst1|CLK_1s_3119 Clock_Division_3119:inst1|CLK_1s_3119
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -21.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.526            -129.464 CLK 
    Info (332119):    -2.602             -36.171 Clock_Division_3119:inst1|CLK_1s_3119 
Info (332146): Worst-case hold slack is 0.199
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.199               0.000 CLK 
    Info (332119):     0.436               0.000 Clock_Division_3119:inst1|CLK_1s_3119 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -50.535 Clock_Division_3119:inst1|CLK_1s_3119 
    Info (332119):    -3.000             -43.149 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -19.714
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.714            -117.154 CLK 
    Info (332119):    -2.275             -31.291 Clock_Division_3119:inst1|CLK_1s_3119 
Info (332146): Worst-case hold slack is 0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.320               0.000 CLK 
    Info (332119):     0.415               0.000 Clock_Division_3119:inst1|CLK_1s_3119 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -50.535 Clock_Division_3119:inst1|CLK_1s_3119 
    Info (332119):    -3.000             -43.149 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.959
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.959             -41.395 CLK 
    Info (332119):    -0.324              -3.888 Clock_Division_3119:inst1|CLK_1s_3119 
Info (332146): Worst-case hold slack is -0.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.113              -0.113 CLK 
    Info (332119):     0.147               0.000 Clock_Division_3119:inst1|CLK_1s_3119 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -31.599 CLK 
    Info (332119):    -1.000             -19.000 Clock_Division_3119:inst1|CLK_1s_3119 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4709 megabytes
    Info: Processing ended: Sat May 21 14:08:15 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


