# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 559.5 6.4e-05 2048 0.05 4190 200704 69.862 28.2994 2019.53 835.767 2953.67 2953.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 559.5 6.4e-05 2048 0.05 4190 200704 69.8658 28.265 1892.75 835.129 2826.21 2826.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 559.5 6.4e-05 2048 0.05 4190 200704 69.8662 28.2741 1868.28 835.976 2802.6 2802.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 559.5 6.4e-05 2048 0.05 4190 200704 69.7588 28.3503 8604.56 835.124 9538.01 9538.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 559.5 6.4e-05 2048 0.05 4190 200448 69.9452 28.497 2388.82 835.249 3322.7 3322.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 559.5 6.4e-05 2048 0.05 4190 200448 69.9586 28.3361 2286.65 835.086 3220.23 3220.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 559.5 6.4e-05 2048 0.05 4190 200448 69.9899 28.3424 2248.89 834.491 3181.92 3182.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 559.5 6.4e-05 2048 0.05 4190 200448 69.9302 28.3802 6941.63 835.194 7875.35 7875.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 559.5 6.4e-05 2048 0.05 4190 202240 69.7699 28.329 2507.3 838.629 3444.23 3444.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 559.5 6.4e-05 2048 0.05 4190 202240 69.7548 28.3955 2382.78 838.548 3319.68 3319.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 559.5 6.4e-05 2048 0.05 4190 202240 69.7953 28.3689 2335.2 837.937 3271.51 3271.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 559.5 6.4e-05 2048 0.05 4190 202240 69.7236 28.5518 8273.89 838.733 9211.11 9211.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 559.5 6.4e-05 2048 0.05 4190 199680 69.5984 28.2439 2313.18 832.277 3243.5 3243.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 559.5 6.4e-05 2048 0.05 4190 199680 69.5797 28.1816 2203.83 832.488 3134.28 3134.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 559.5 6.4e-05 2048 0.05 4190 199680 69.5556 28.1785 2159.15 833.093 3090.18 3090.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 559.5 6.4e-05 2048 0.05 4190 199680 69.5097 28.1783 8509.57 832.481 9439.94 9440.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 559.5 6.4e-05 2048 0.05 4190 198400 70.2868 28.2636 2324.75 832.965 3256.47 3256.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 559.5 6.4e-05 2048 0.05 4190 198400 70.2969 28.3093 2213.35 833.531 3145.68 3145.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 559.5 6.4e-05 2048 0.05 4190 198400 70.3344 28.2499 2173.98 833.616 3106.39 3106.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 559.5 6.4e-05 2048 0.05 4190 198400 70.2557 28.2483 8431.02 833.55 9363.28 9363.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 559.5 6.4e-05 2048 0.05 4190 200704 70.0051 28.3914 2413.59 836.628 3348.82 3348.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 559.5 6.4e-05 2048 0.05 4190 200704 70.03 28.3382 2254.82 836.764 3190.15 3190.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 559.5 6.4e-05 2048 0.05 4190 200704 70.0425 28.4667 2243.17 836.656 3178.54 3178.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 559.5 6.4e-05 2048 0.05 4190 200704 70.1203 28.3258 3415.94 836.659 4351.24 4351.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 559.5 6.4e-05 2048 0.05 4190 199680 70.1892 28.3556 2409.87 834.601 3343.22 3343.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 559.5 6.4e-05 2048 0.05 4190 199680 70.2557 28.4235 2268.03 835.314 3202.23 3202.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 559.5 6.4e-05 2048 0.05 4190 199680 70.2355 28.3564 2251.46 834.54 3184.79 3184.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 559.5 6.4e-05 2048 0.05 4190 199680 70.2094 28.412 4608.93 835.405 5543.15 5543.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 559.5 6.4e-05 2048 0.05 4190 200704 69.8177 28.2604 2344.13 836.038 3278.45 3278.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 559.5 6.4e-05 2048 0.05 4190 200704 69.8028 28.2688 2226.18 835.465 3159.92 3160.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 559.5 6.4e-05 2048 0.05 4190 200704 69.7939 28.2726 2185.89 835.123 3119.28 3119.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 559.5 6.4e-05 2048 0.05 4190 200704 69.8012 28.4009 4456.66 836.02 5391.08 5391.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 559.5 6.4e-05 2048 0.05 4190 196608 69.2556 27.9078 2316.57 824.524 3238.45 3238.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 559.5 6.4e-05 2048 0.05 4190 196608 69.2599 27.8984 2136.62 825.198 3059.18 3059.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 559.5 6.4e-05 2048 0.05 4190 196608 77.1529 27.9093 2074.23 824.376 3003.88 3004.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 559.5 6.4e-05 2048 0.05 4190 192000 70.5667 27.9955 2427.7 824.318 3350.77 3350.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 559.5 6.4e-05 2048 0.05 4190 192000 70.6037 28.0433 2261.58 825.229 3185.65 3185.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 559.5 6.4e-05 2048 0.05 4190 192000 70.5948 28.0977 2230.88 825.137 3154.91 3155.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 559.5 6.4e-05 2048 0.05 4190 196608 70.7448 28.2747 2897.57 835.868 3832.66 3832.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 10 559.5 6.4e-05 2048 0.05 4190 196608 70.767 28.3308 2458.23 836.47 3394 3394.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 64 10 559.5 6.4e-05 2048 0.05 4190 196608 70.7993 28.398 2255.9 835.798 3191.09 3191.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 559.5 6.4e-05 2048 0.05 4185 202752 69.6259 28.3136 2050.73 837.937 2986.81 2986.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 559.5 6.4e-05 2048 0.05 4185 202752 69.6822 28.3103 1920.69 837.608 2856.5 2856.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 559.5 6.4e-05 2048 0.05 4185 202752 69.624 28.4255 1894.07 837.69 2830.01 2830.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 559.5 6.4e-05 2048 0.05 4185 202752 69.5272 28.3316 8900.76 838.4 9837.24 9837.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 559.5 6.4e-05 2048 0.05 4185 203520 69.6791 28.4283 2089.61 838.627 3026.54 3026.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 559.5 6.4e-05 2048 0.05 4185 203520 69.7369 28.4122 1960.78 837.94 2897.09 2897.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 559.5 6.4e-05 2048 0.05 4185 203520 69.648 28.3648 1931.36 837.975 2867.55 2867.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 559.5 6.4e-05 2048 0.05 4185 203520 69.5442 28.4204 9170.73 838.632 10107.5 10107.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 559.5 6.4e-05 2048 0.05 4185 202752 69.6357 28.332 2071.03 837.443 3006.66 3006.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 559.5 6.4e-05 2048 0.05 4185 202752 69.6086 28.3157 1945.36 836.49 2879.98 2880.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 559.5 6.4e-05 2048 0.05 4185 202752 69.6295 28.3292 1922.86 837.285 2858.31 2858.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 559.5 6.4e-05 2048 0.05 4185 202752 69.4872 28.4139 6805.48 836.804 7740.39 7740.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 559.5 6.4e-05 2048 0.05 4185 202496 69.8671 28.3452 2119.21 836.509 3054.13 3054.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 559.5 6.4e-05 2048 0.05 4185 202496 69.8662 28.3886 1960.42 836.634 2895.5 2895.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 559.5 6.4e-05 2048 0.05 4185 202496 69.905 28.3505 1921.74 837.206 2857.41 2857.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 559.5 6.4e-05 2048 0.05 4185 202496 69.7573 28.3545 8060.08 837.29 8995.69 8995.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 559.5 6.4e-05 2048 0.05 4185 200704 69.8347 28.3038 2082.77 835.268 3016.38 3016.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 559.5 6.4e-05 2048 0.05 4185 200704 69.8372 28.2706 1966.59 835.289 2900.2 2900.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 559.5 6.4e-05 2048 0.05 4185 200704 69.8268 28.2895 1930.51 835.261 2864.1 2864.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 559.5 6.4e-05 2048 0.05 4185 200704 69.7427 28.2809 8434.84 835.138 9368.21 9368.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 559.5 6.4e-05 2048 0.05 4185 200448 69.9199 28.4312 2430.85 834.303 3363.72 3363.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 559.5 6.4e-05 2048 0.05 4185 200448 69.9398 28.3416 2272.55 834.466 3205.5 3205.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 559.5 6.4e-05 2048 0.05 4185 200448 69.9369 28.3279 2231.39 834.618 3164.48 3164.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 559.5 6.4e-05 2048 0.05 4185 200448 70.0356 28.375 3376.08 835.08 4309.77 4309.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 559.5 6.4e-05 2048 0.05 4185 202240 69.7707 28.3628 2392.74 837.923 3329 3329.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 559.5 6.4e-05 2048 0.05 4185 202240 69.7904 28.3324 2247.02 837.918 3183.26 3183.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 559.5 6.4e-05 2048 0.05 4185 202240 69.7852 28.3994 2217.39 838.744 3154.52 3154.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 559.5 6.4e-05 2048 0.05 4185 202240 69.7762 28.3687 4353.8 837.919 5290.06 5290.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 559.5 6.4e-05 2048 0.05 4185 199680 69.5183 28.3167 2519.46 833.271 3450.76 3450.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 559.5 6.4e-05 2048 0.05 4185 199680 69.5207 28.23 2316.31 832.6 3246.87 3247.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 559.5 6.4e-05 2048 0.05 4185 199680 69.5559 28.2302 2184.26 832.788 3115.04 3115.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 559.5 6.4e-05 2048 0.05 4185 199680 69.5439 28.1775 6141.25 832.454 7071.62 7071.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 559.5 6.4e-05 2048 0.05 4185 201600 69.5026 28.2788 2519.32 832.963 3450.27 3450.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 559.5 6.4e-05 2048 0.05 4185 201600 69.4881 28.4034 2301.47 833.612 3233.17 3233.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 559.5 6.4e-05 2048 0.05 4185 201600 69.5085 28.2644 2229.1 832.624 3159.7 3159.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 559.5 6.4e-05 2048 0.05 4185 201600 69.4591 28.2968 6152.25 833.475 7083.69 7083.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 559.5 6.4e-05 2048 0.05 4185 200704 69.9961 28.5819 2531.29 836.648 3466.72 3466.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 559.5 6.4e-05 2048 0.05 4185 200704 70.0016 28.3693 2290.81 837.361 3226.74 3226.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 559.5 6.4e-05 2048 0.05 4185 200704 69.9884 28.4242 2237.48 836.682 3172.79 3172.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 559.5 6.4e-05 2048 0.05 4185 199680 70.1752 28.3546 2469.74 834.731 3403.21 3403.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 559.5 6.4e-05 2048 0.05 4185 199680 70.1945 28.3324 2290.64 835.307 3224.68 3224.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 559.5 6.4e-05 2048 0.05 4185 199680 70.2196 28.342 2241.44 835.396 3175.6 3175.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 559.5 6.4e-05 2048 0.05 4185 200704 69.7618 28.2887 2380.32 835.983 3314.55 3314.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 559.5 6.4e-05 2048 0.05 4185 200704 69.8106 28.2788 2210 835.125 3143.42 3143.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 559.5 6.4e-05 2048 0.05 4185 200704 69.7841 28.341 2165.07 835.925 3099.32 3099.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 559.5 6.4e-05 2048 0.05 4185 196608 69.2376 27.8919 2724.94 824.381 3646.65 3646.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 559.5 6.4e-05 2048 0.05 4185 196608 69.229 27.9555 2329.46 824.645 3251.49 3251.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 559.5 6.4e-05 2048 0.05 4185 196608 69.257 27.9158 2218.35 824.623 3140.35 3140.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 559.5 6.4e-05 2048 0.05 4185 198400 69.006 28.0515 2765 824.539 3686.79 3686.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 559.5 6.4e-05 2048 0.05 4185 198400 69.0566 28.1395 2492.46 824.505 3414.37 3414.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 559.5 6.4e-05 2048 0.05 4185 198400 69.0475 28.0843 2428.11 825.325 3350.78 3350.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 559.5 6.4e-05 2048 0.05 4185 196608 70.7748 28.296 2495.13 835.542 3429.95 3430.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 64 15 559.5 6.4e-05 2048 0.05 4185 196608 70.7681 28.2759 2266.71 835.578 3201.53 3201.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 559.5 6.4e-05 2048 0.05 4200 201728 69.85 28.3887 1936.73 838.598 2873.77 2873.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 559.5 6.4e-05 2048 0.05 4200 201728 69.8325 28.3138 1819.24 837.906 2755.49 2755.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 559.5 6.4e-05 2048 0.05 4200 201728 69.8094 28.4323 1792.52 837.636 2728.61 2728.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 559.5 6.4e-05 2048 0.05 4200 201728 69.7404 28.3951 8367.59 837.933 9303.86 9304.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 559.5 6.4e-05 2048 0.05 4200 202240 69.949 28.4088 2194.49 838.623 3131.68 3131.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 559.5 6.4e-05 2048 0.05 4200 202240 69.9715 28.3759 2044.69 837.844 2981.09 2981.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 559.5 6.4e-05 2048 0.05 4200 202240 69.9673 28.4434 1994.08 837.968 2930.66 2930.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 559.5 6.4e-05 2048 0.05 4200 202240 69.8498 28.4205 8006.2 838.527 8943.22 8943.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 559.5 6.4e-05 2048 0.05 4200 201216 70.0311 28.3119 2035.18 837.169 2970.9 2971.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 559.5 6.4e-05 2048 0.05 4200 201216 70.0039 28.4615 1913.43 836.592 2848.68 2848.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 559.5 6.4e-05 2048 0.05 4200 201216 70.0276 28.4034 1877.86 837.195 2813.7 2813.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 559.5 6.4e-05 2048 0.05 4200 201216 69.9046 28.3172 8387.06 837.196 9322.69 9322.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 559.5 6.4e-05 2048 0.05 4200 200704 70.2002 28.4141 2059.81 836.283 2994.91 2995.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 559.5 6.4e-05 2048 0.05 4200 200704 70.2363 28.4058 1935.46 836.636 2870.93 2871.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 559.5 6.4e-05 2048 0.05 4200 200704 70.2171 28.3639 1853.88 836.506 2789.16 2789.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 559.5 6.4e-05 2048 0.05 4200 200704 70.3502 28.4396 3088 836.658 4023.65 4023.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 559.5 6.4e-05 2048 0.05 4200 200704 69.8345 28.3109 2019.08 835.275 2952.7 2952.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 559.5 6.4e-05 2048 0.05 4200 200704 69.8089 28.2878 1893.21 835.868 2827.38 2827.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 559.5 6.4e-05 2048 0.05 4200 200704 69.8284 28.3104 1832.65 835.265 2766.27 2766.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 559.5 6.4e-05 2048 0.05 4200 200704 69.7804 28.3625 4076.46 835.271 5010.08 5010.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 559.5 6.4e-05 2048 0.05 4200 200448 69.8975 28.3791 2562.93 835.514 3496.92 3497.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 559.5 6.4e-05 2048 0.05 4200 200448 69.8946 28.3728 2360.41 835.197 3294.07 3294.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 559.5 6.4e-05 2048 0.05 4200 200448 69.9356 28.345 2242.91 834.305 3175.7 3175.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 559.5 6.4e-05 2048 0.05 4200 200448 69.8935 28.3266 6042.19 835.188 6975.8 6975.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 559.5 6.4e-05 2048 0.05 4200 198144 69.4503 28.0595 1760.64 829.212 2687.56 2687.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 559.5 6.4e-05 2048 0.05 4200 198144 69.4514 28.042 1657.18 828.495 2583.37 2583.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 559.5 6.4e-05 2048 0.05 4200 198144 69.4313 28.0391 1601.43 829.098 2528.19 2528.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 559.5 6.4e-05 2048 0.05 4200 198144 69.4029 28.0412 3185.62 828.482 4111.75 4111.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 559.5 6.4e-05 2048 0.05 4200 202240 69.7235 28.6804 2489.05 837.939 3425.59 3425.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 559.5 6.4e-05 2048 0.05 4200 202240 69.7725 28.4514 2301.9 837.946 3238.27 3238.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 559.5 6.4e-05 2048 0.05 4200 202240 69.7701 28.392 2229.01 837.958 3165.33 3165.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 559.5 6.4e-05 2048 0.05 4200 199680 70.3059 28.4404 1713.73 838.268 2650.95 2651.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 559.5 6.4e-05 2048 0.05 4200 199680 70.295 28.3922 1608.06 838.123 2545.08 2545.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 559.5 6.4e-05 2048 0.05 4200 199680 70.2966 28.3279 1588.42 838.855 2526.09 2526.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 559.5 6.4e-05 2048 0.05 4200 199680 69.5235 28.158 2299.08 832.42 3229.38 3229.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 559.5 6.4e-05 2048 0.05 4200 199680 69.5515 28.2099 2121.97 833.254 3053.19 3053.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 559.5 6.4e-05 2048 0.05 4200 199680 69.5794 28.1848 2074.87 833.193 3006.04 3006.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 559.5 6.4e-05 2048 0.05 4200 196608 69.2176 27.9163 1621.37 824.475 2543.17 2543.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 559.5 6.4e-05 2048 0.05 4200 196608 69.2219 27.9142 1504.07 824.509 2425.92 2426.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 559.5 6.4e-05 2048 0.05 4200 196608 69.2444 27.9249 1478.84 825.151 2401.36 2401.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 559.5 6.4e-05 2048 0.05 4200 198400 70.2426 28.2867 2386.87 834.056 3319.66 3319.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 559.5 6.4e-05 2048 0.05 4200 198400 70.2761 28.2468 2206.65 832.643 3138.03 3138.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 559.5 6.4e-05 2048 0.05 4200 198400 70.2682 28.2563 2159.2 833.359 3091.29 3091.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 559.5 6.4e-05 2048 0.05 4200 192000 70.5692 27.9956 1627.03 824.533 2550.33 2550.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 559.5 6.4e-05 2048 0.05 4200 192000 70.5997 27.9747 1547.95 824.512 2471.23 2471.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 559.5 6.4e-05 2048 0.05 4200 192000 70.5682 27.9813 1530.98 824.665 2454.39 2454.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 559.5 6.4e-05 2048 0.05 4200 200704 69.9647 28.3448 3078.63 837.334 4014.47 4014.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 559.5 6.4e-05 2048 0.05 4200 200704 69.9792 28.318 2518.58 837.359 3454.44 3454.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 559.5 6.4e-05 2048 0.05 4200 200704 69.9674 28.332 2318.77 836.602 3253.87 3254.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 559.5 6.4e-05 2048 0.05 4200 193536 70.3197 28.0351 1935.86 828.154 2862.56 2862.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 559.5 6.4e-05 2048 0.05 4200 193536 70.3606 27.9429 1673.43 827.345 2599.28 2599.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 559.5 6.4e-05 2048 0.05 4200 193536 70.3529 28.0412 1563.97 827.187 2489.76 2489.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 559.5 6.4e-05 2048 0.05 4200 199680 70.1622 28.3947 2928.16 835.423 3862.34 3862.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 559.5 6.4e-05 2048 0.05 4200 199680 70.188 28.4592 2459.87 835.395 3394.11 3394.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 559.5 6.4e-05 2048 0.05 4200 199680 70.1727 28.4076 2318.22 835.43 3252.43 3252.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 559.5 6.4e-05 2048 0.05 4200 192000 70.3946 28.226 1910.87 824.755 2834.45 2834.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 559.5 6.4e-05 2048 0.05 4200 192000 70.4093 28.0091 1645.99 825.319 2569.93 2570.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 559.5 6.4e-05 2048 0.05 4200 192000 70.4241 27.9855 1553.47 824.425 2476.5 2476.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 559.5 6.4e-05 2048 0.05 4200 200704 69.7051 28.3862 2858.3 836.163 3792.75 3792.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 559.5 6.4e-05 2048 0.05 4200 200704 69.7709 28.2666 2435.04 836.123 3369.39 3369.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 559.5 6.4e-05 2048 0.05 4200 200704 69.7728 28.2659 2294.35 843.333 3235.93 3236.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 559.5 6.4e-05 2048 0.05 4200 196608 70.7237 28.3218 1887.12 835.665 2822.03 2822.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 20 559.5 6.4e-05 2048 0.05 4200 196608 70.7616 28.4937 1666.76 836.248 2602.46 2602.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 32 20 559.5 6.4e-05 2048 0.05 4200 196608 70.7634 28.2897 1577.31 836.459 2513.01 2513.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 559.5 6.4e-05 2048 0.05 4200 196608 69.2348 27.9735 2455.08 824.295 3376.78 3376.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 559.5 6.4e-05 2048 0.05 4200 196608 69.2329 27.99 2210.78 824.611 3132.83 3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 559.5 6.4e-05 2048 0.05 4200 196608 69.3127 28.0248 1722.3 825.8 2645.63 2645.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 48 20 559.5 6.4e-05 2048 0.05 4200 196608 69.2899 27.9361 1573.7 825.049 2496.17 2496.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 559.5 6.4e-05 2048 0.05 4200 192000 70.5628 27.9958 2481.73 824.662 3405.14 3405.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 559.5 6.4e-05 2048 0.05 4200 192000 70.581 27.9531 2378.54 824.645 3301.92 3302.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 559.5 6.4e-05 2048 0.05 4200 192000 70.4384 27.9997 1789.15 825.067 2712.86 2713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 50 20 559.5 6.4e-05 2048 0.05 4200 192000 70.4792 27.9736 1721.3 825.068 2645.02 2645.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 559.5 6.4e-05 2048 0.05 4200 202752 69.6095 28.3218 1920.62 837.938 2856.68 2856.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 559.5 6.4e-05 2048 0.05 4200 202752 69.6067 28.3425 1809.36 837.942 2745.47 2745.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 559.5 6.4e-05 2048 0.05 4200 202752 69.5794 28.3118 1779.4 838.51 2716 2716.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 559.5 6.4e-05 2048 0.05 4200 202752 69.5241 28.3289 6142.92 837.794 7078.77 7078.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 559.5 6.4e-05 2048 0.05 4200 202240 69.9829 28.3916 2035.18 837.944 2971.7 2971.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 559.5 6.4e-05 2048 0.05 4200 202240 69.9597 28.3684 1913.7 838.631 2850.86 2851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 559.5 6.4e-05 2048 0.05 4200 202240 69.9566 28.4243 1874.55 837.857 2811 2811.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 559.5 6.4e-05 2048 0.05 4200 202240 69.869 28.3835 8361.64 838.529 9298.62 9298.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 559.5 6.4e-05 2048 0.05 4200 201216 69.9895 28.33 2001.07 836.557 2936.16 2936.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 559.5 6.4e-05 2048 0.05 4200 201216 69.9947 28.3341 1873.58 837.279 2809.4 2809.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 559.5 6.4e-05 2048 0.05 4200 201216 69.9855 28.3487 1804.06 837.279 2739.88 2740.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 559.5 6.4e-05 2048 0.05 4200 201216 70.0727 28.3197 3010.74 837.186 3946.53 3946.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 559.5 6.4e-05 2048 0.05 4200 199680 69.5627 28.1668 1275.95 833.087 2206.96 2207.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 559.5 6.4e-05 2048 0.05 4200 199680 69.5479 28.2046 1208.63 832.611 2139.2 2139.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 559.5 6.4e-05 2048 0.05 4200 199680 69.5419 28.2226 1187.91 833.09 2118.96 2119.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 559.5 6.4e-05 2048 0.05 4200 199680 69.6294 28.244 1779.52 832.274 2709.87 2710.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 559.5 6.4e-05 2048 0.05 4200 202496 69.738 28.338 2315.22 837.297 3250.79 3250.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 559.5 6.4e-05 2048 0.05 4200 202496 69.7999 28.3501 2035.8 837.205 2971.36 2971.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 559.5 6.4e-05 2048 0.05 4200 202496 69.8558 28.3546 1897.31 836.533 2832.26 2832.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 559.5 6.4e-05 2048 0.05 4200 202496 69.7693 28.3516 5335.61 837.206 6271.14 6271.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 559.5 6.4e-05 2048 0.05 4200 200704 70.0131 28.3476 1458.38 837.342 2394.28 2394.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 559.5 6.4e-05 2048 0.05 4200 200704 69.9851 28.4445 1307.43 836.662 2242.72 2242.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 559.5 6.4e-05 2048 0.05 4200 200704 69.995 28.3955 1250 836.432 2185.01 2185.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 559.5 6.4e-05 2048 0.05 4200 200704 69.9864 28.3607 2844.78 836.593 3779.93 3780.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 559.5 6.4e-05 2048 0.05 4200 200704 69.7332 28.2724 2164.63 835.163 3098 3098.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 559.5 6.4e-05 2048 0.05 4200 200704 69.7489 28.4938 1976.25 835.176 2909.87 2910.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 559.5 6.4e-05 2048 0.05 4200 200704 69.7995 28.3397 1838.23 835.284 2771.86 2772.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 559.5 6.4e-05 2048 0.05 4200 200704 69.7658 28.3025 1408.23 836.024 2342.52 2342.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 559.5 6.4e-05 2048 0.05 4200 200704 69.8166 28.2695 1277.82 835.473 2211.58 2211.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 559.5 6.4e-05 2048 0.05 4200 200704 69.7869 28.3185 1240.25 835.211 2173.77 2173.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 559.5 6.4e-05 2048 0.05 4200 200448 69.8847 28.3399 2447.71 835.236 3381.38 3381.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 559.5 6.4e-05 2048 0.05 4200 200448 69.8981 28.3232 2231.23 834.5 3164.17 3164.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 559.5 6.4e-05 2048 0.05 4200 200448 69.9092 28.4918 2179.57 835.392 3113.56 3113.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 559.5 6.4e-05 2048 0.05 4200 198144 69.4647 28.0269 1696.14 828.509 2622.35 2622.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 559.5 6.4e-05 2048 0.05 4200 198144 69.443 28.0082 1585.96 828.532 2512.14 2512.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 559.5 6.4e-05 2048 0.05 4200 198144 69.4457 28.1129 1569.9 828.632 2496.29 2496.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 559.5 6.4e-05 2048 0.05 4200 202240 69.725 28.341 2343.62 838.646 3280.52 3280.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 559.5 6.4e-05 2048 0.05 4200 202240 69.739 28.3914 2163.46 838.944 3100.73 3100.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 559.5 6.4e-05 2048 0.05 4200 202240 69.7753 28.3955 2117.31 838.625 3054.3 3054.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 559.5 6.4e-05 2048 0.05 4200 199680 70.3236 28.4044 1656.84 838.761 2594.52 2594.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 559.5 6.4e-05 2048 0.05 4200 199680 70.3086 28.3687 1548.11 838.713 2485.7 2485.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 559.5 6.4e-05 2048 0.05 4200 199680 70.34 28.3976 1527.3 838.879 2465.12 2465.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 559.5 6.4e-05 2048 0.05 4200 199680 69.5012 28.3525 2967.14 832.621 3897.81 3897.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 559.5 6.4e-05 2048 0.05 4200 199680 69.5492 28.1518 2416.46 833.194 3347.55 3347.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 559.5 6.4e-05 2048 0.05 4200 199680 69.5227 28.1539 2234.02 832.473 3164.37 3164.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 559.5 6.4e-05 2048 0.05 4200 196608 69.2089 28.0746 1862.44 824.521 2784.45 2784.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 559.5 6.4e-05 2048 0.05 4200 196608 69.2181 27.9675 1634.38 824.514 2556.28 2556.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 559.5 6.4e-05 2048 0.05 4200 196608 69.2297 27.9069 1520.87 825.121 2443.33 2443.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 559.5 6.4e-05 2048 0.05 4200 198400 70.2394 28.289 2889.97 833.652 3822.36 3822.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 559.5 6.4e-05 2048 0.05 4200 198400 70.2691 28.2831 2437.16 832.876 3368.79 3368.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 559.5 6.4e-05 2048 0.05 4200 198400 70.2618 28.2785 2294.81 832.99 3226.54 3226.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 559.5 6.4e-05 2048 0.05 4200 192000 70.5593 28.0077 1901.12 824.678 2824.56 2824.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 559.5 6.4e-05 2048 0.05 4200 192000 70.5527 28.0348 1641.88 824.674 2565.33 2565.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 559.5 6.4e-05 2048 0.05 4200 192000 70.5729 28.0494 1550.48 825.295 2474.59 2474.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 559.5 6.4e-05 2048 0.05 4200 200704 69.9877 28.3274 2871.66 836.637 3806.81 3806.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 559.5 6.4e-05 2048 0.05 4200 200704 69.9916 28.3324 2500.31 836.647 3435.49 3435.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 559.5 6.4e-05 2048 0.05 4200 200704 69.9808 28.4261 2336.74 836.503 3271.85 3271.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 559.5 6.4e-05 2048 0.05 4200 193536 70.3798 27.9407 1830.93 827.338 2756.8 2756.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 24 559.5 6.4e-05 2048 0.05 4200 193536 70.3469 27.9981 1721.38 828.047 2647.97 2648.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 24 559.5 6.4e-05 2048 0.05 4200 193536 70.3724 28.1722 1552.04 828.041 2478.82 2478.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 559.5 6.4e-05 2048 0.05 4200 199680 70.1805 28.3238 2772.88 835.419 3707.01 3707.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 559.5 6.4e-05 2048 0.05 4200 199680 70.1125 28.4803 2378.64 834.638 3312.07 3312.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 559.5 6.4e-05 2048 0.05 4200 199680 70.2014 28.3258 2310.03 834.61 3243.37 3243.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 559.5 6.4e-05 2048 0.05 4200 192000 70.4245 27.9429 1722.88 824.766 2646.21 2646.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 559.5 6.4e-05 2048 0.05 4200 192000 70.4032 27.9491 1687.22 824.657 2610.43 2610.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 559.5 6.4e-05 2048 0.05 4200 192000 70.4129 27.9491 1560.25 825.334 2484.15 2484.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 559.5 6.4e-05 2048 0.05 4200 200704 69.7684 28.2972 2665.58 835.337 3599.19 3599.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 559.5 6.4e-05 2048 0.05 4200 200704 69.7967 28.2706 2332.85 835.119 3266.24 3266.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 559.5 6.4e-05 2048 0.05 4200 196608 70.7228 28.2976 1756.09 836.366 2691.68 2691.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 24 559.5 6.4e-05 2048 0.05 4200 196608 70.7498 28.3464 1645.62 835.781 2580.69 2580.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 559.5 6.4e-05 2048 0.05 4200 201728 69.8105 28.3249 2166.47 837.889 3102.7 3102.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 559.5 6.4e-05 2048 0.05 4200 201728 69.7993 28.3813 2028.85 837.787 2965.03 2965.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 559.5 6.4e-05 2048 0.05 4200 201728 69.8286 28.3898 1973.41 838.546 2910.39 2910.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 559.5 6.4e-05 2048 0.05 4200 201728 69.7701 28.33 7798.61 838.506 8735.43 8735.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 559.5 6.4e-05 2048 0.05 4200 200960 70.3063 28.4073 1948.43 838.435 2885.78 2885.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 559.5 6.4e-05 2048 0.05 4200 200960 70.2483 28.3791 1834.59 837.838 2771.26 2771.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 559.5 6.4e-05 2048 0.05 4200 200960 70.2825 28.4539 1795.77 837.801 2732.51 2732.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 559.5 6.4e-05 2048 0.05 4200 200960 70.1958 28.3692 8290.34 837.969 9227.09 9227.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 559.5 6.4e-05 2048 0.05 4200 199680 70.4591 28.453 1252.99 838.847 2190.95 2191.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 559.5 6.4e-05 2048 0.05 4200 199680 70.4449 28.3587 1201.69 837.955 2138.64 2138.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 559.5 6.4e-05 2048 0.05 4200 199680 70.4253 28.332 1172.08 837.741 2108.77 2108.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 559.5 6.4e-05 2048 0.05 4200 199680 70.3924 28.328 4454.05 838.736 5391.71 5391.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 559.5 6.4e-05 2048 0.05 4200 201216 69.9731 28.33 2074.1 837.177 3009.79 3009.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 559.5 6.4e-05 2048 0.05 4200 201216 69.976 28.386 1947.27 837.292 2883.11 2883.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 559.5 6.4e-05 2048 0.05 4200 201216 69.9947 28.3341 1877.42 837.18 2813.13 2813.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 559.5 6.4e-05 2048 0.05 4200 201216 69.9408 28.4245 4126.27 836.497 5061.34 5061.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 559.5 6.4e-05 2048 0.05 4200 199680 69.5535 28.154 1327.6 832.612 2258.12 2258.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 559.5 6.4e-05 2048 0.05 4200 199680 69.5707 28.206 1266.27 832.636 2196.89 2197.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 559.5 6.4e-05 2048 0.05 4200 199680 69.5932 28.1614 1237.86 832.666 2168.47 2168.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 559.5 6.4e-05 2048 0.05 4200 199680 69.5631 28.1557 2252.88 833.225 3184.03 3184.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 559.5 6.4e-05 2048 0.05 4200 200704 70.1419 28.4099 2210.33 837.231 3146.31 3146.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 559.5 6.4e-05 2048 0.05 4200 200704 70.2024 28.4355 1943.14 836.506 2878.48 2878.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 559.5 6.4e-05 2048 0.05 4200 200704 70.2179 28.3566 1807.99 837.077 2743.83 2743.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 559.5 6.4e-05 2048 0.05 4200 200704 70.1367 28.3668 5240.62 837.135 6176.48 6176.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 559.5 6.4e-05 2048 0.05 4200 200704 69.9617 28.3373 1402.76 836.431 2337.7 2337.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 559.5 6.4e-05 2048 0.05 4200 200704 70.0275 28.3434 1257.12 837.434 2193.12 2193.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 559.5 6.4e-05 2048 0.05 4200 200704 70.027 28.3252 1201.64 836.608 2136.8 2136.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 559.5 6.4e-05 2048 0.05 4200 200704 69.9882 28.4664 2811.64 836.468 3746.76 3746.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 559.5 6.4e-05 2048 0.05 4200 200704 69.7718 28.2764 2270.22 835.965 3204.44 3204.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 559.5 6.4e-05 2048 0.05 4200 200704 69.75 28.3009 2050.45 835.885 2984.59 2984.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 559.5 6.4e-05 2048 0.05 4200 200704 69.7857 28.2685 1959.48 835.739 2893.47 2893.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 559.5 6.4e-05 2048 0.05 4200 200704 69.7781 28.33 1468.28 835.952 2402.55 2402.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 559.5 6.4e-05 2048 0.05 4200 200704 69.7874 28.2744 1371.95 835.95 2306.15 2306.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 559.5 6.4e-05 2048 0.05 4200 200704 69.8212 28.4836 1303.71 835.454 2237.66 2237.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 559.5 6.4e-05 2048 0.05 4200 200448 69.9155 28.3546 2450.9 835.277 3384.65 3384.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 559.5 6.4e-05 2048 0.05 4200 200448 69.9155 28.3338 2265.27 835.265 3198.99 3199.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 559.5 6.4e-05 2048 0.05 4200 200448 69.9182 28.3446 2217.86 834.497 3150.82 3150.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 559.5 6.4e-05 2048 0.05 4200 198144 69.4445 28.0801 1741.9 828.646 2668.28 2668.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 559.5 6.4e-05 2048 0.05 4200 198144 69.4445 28.083 1625.27 828.475 2551.47 2551.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 559.5 6.4e-05 2048 0.05 4200 198144 69.4289 28.0789 1598.71 829.478 2525.89 2526.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 559.5 6.4e-05 2048 0.05 4200 199680 70.4135 28.5335 2370.11 838.762 3308.01 3308.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 559.5 6.4e-05 2048 0.05 4200 199680 70.4146 28.3996 2183.11 837.848 3119.97 3120.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 559.5 6.4e-05 2048 0.05 4200 199680 70.4261 28.3279 2135.18 838.751 3072.89 3073.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 559.5 6.4e-05 2048 0.05 4200 199680 70.337 28.33 1667.7 837.961 2604.52 2604.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 559.5 6.4e-05 2048 0.05 4200 199680 70.3207 28.436 1580.63 838.267 2517.87 2518.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 559.5 6.4e-05 2048 0.05 4200 199680 70.3249 28.3362 1561.66 838.856 2499.37 2499.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 559.5 6.4e-05 2048 0.05 4200 199680 69.5127 28.2271 2882.57 832.283 3812.79 3812.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 559.5 6.4e-05 2048 0.05 4200 199680 69.5276 28.2665 2420.38 832.3 3350.68 3350.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 559.5 6.4e-05 2048 0.05 4200 199680 69.5246 28.1784 2241.49 833.191 3172.57 3172.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 559.5 6.4e-05 2048 0.05 4200 196608 69.1997 28.1024 1904.19 825.483 2827.17 2827.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 559.5 6.4e-05 2048 0.05 4200 196608 69.2233 27.9049 1639.37 825.208 2561.9 2562.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 559.5 6.4e-05 2048 0.05 4200 196608 69.2238 28.1397 1539.61 825.299 2462.47 2462.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 559.5 6.4e-05 2048 0.05 4200 198400 70.2211 28.2563 2861.17 833.65 3793.5 3793.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 559.5 6.4e-05 2048 0.05 4200 198400 70.2344 28.3305 2440.98 833.632 3373.38 3373.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 559.5 6.4e-05 2048 0.05 4200 198400 70.2924 28.2465 2316.74 833.491 3248.96 3249.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 559.5 6.4e-05 2048 0.05 4200 192000 70.572 27.9606 1865.43 825.306 2789.47 2789.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 559.5 6.4e-05 2048 0.05 4200 192000 70.5838 27.9511 1647.59 825.265 2571.58 2571.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 559.5 6.4e-05 2048 0.05 4200 192000 70.5681 27.9862 1564.3 825.298 2488.36 2488.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 559.5 6.4e-05 2048 0.05 4200 200704 69.9873 28.3177 2813.15 837.442 3749.1 3749.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 559.5 6.4e-05 2048 0.05 4200 200704 69.9477 28.3771 2432.71 836.67 3367.9 3368.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 559.5 6.4e-05 2048 0.05 4200 200704 69.9814 28.3443 2295.17 837.244 3230.94 3231.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 559.5 6.4e-05 2048 0.05 4200 193536 70.4039 27.9777 1784.06 828.112 2710.76 2710.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 559.5 6.4e-05 2048 0.05 4200 193536 70.373 27.9941 1691.96 828.129 2618.66 2618.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 559.5 6.4e-05 2048 0.05 4200 193536 70.3404 27.9489 1546.06 827.459 2472.02 2472.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 559.5 6.4e-05 2048 0.05 4200 199680 70.1518 28.3537 2712.67 842.791 3654.16 3654.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 559.5 6.4e-05 2048 0.05 4200 199680 70.1343 28.3648 2352.59 834.644 3285.94 3286.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 559.5 6.4e-05 2048 0.05 4200 199680 70.1748 28.3834 2287.96 834.637 3221.37 3221.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 559.5 6.4e-05 2048 0.05 4200 192000 70.4316 27.9922 1727.13 825.229 2650.98 2651.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 559.5 6.4e-05 2048 0.05 4200 192000 70.4237 27.988 1646.65 824.64 2569.9 2570.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 559.5 6.4e-05 2048 0.05 4200 192000 70.4164 27.971 1557.3 825.431 2481.32 2481.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 559.5 6.4e-05 2048 0.05 4200 200704 69.7479 28.2786 2603.75 836.027 3538.01 3538.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 559.5 6.4e-05 2048 0.05 4200 200704 69.7479 28.3063 2381.35 836.038 3315.65 3315.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 559.5 6.4e-05 2048 0.05 4200 196608 70.7533 28.2714 1802.21 835.774 2737.21 2737.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 25 559.5 6.4e-05 2048 0.05 4200 196608 70.7569 28.2911 1645.27 836.35 2580.87 2581.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 559.5 6.4e-05 2048 0.05 4192 201728 69.8103 28.3128 1896.77 837.932 2833.03 2833.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 559.5 6.4e-05 2048 0.05 4192 201728 69.8301 28.3231 1786.91 838.594 2723.87 2724.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 559.5 6.4e-05 2048 0.05 4192 201728 69.8591 28.3955 1759.69 838.588 2696.74 2696.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 559.5 6.4e-05 2048 0.05 4192 201728 69.9259 28.3106 2786.6 838.411 3723.44 3723.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 559.5 6.4e-05 2048 0.05 4192 200704 69.8189 28.3396 1218.48 835.99 2152.83 2152.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7628 28.2706 1170.96 835.281 2104.48 2104.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7692 28.2604 1149.45 835.176 2082.85 2083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 559.5 6.4e-05 2048 0.05 4192 200704 69.87 28.3402 1671.5 835.925 2605.83 2605.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 559.5 6.4e-05 2048 0.05 4192 202240 69.9278 28.414 1947.65 838.535 2884.73 2884.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 559.5 6.4e-05 2048 0.05 4192 202240 69.9119 28.3629 1832.88 838.558 2769.91 2770.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 559.5 6.4e-05 2048 0.05 4192 202240 69.9656 28.451 1767.53 837.825 2703.98 2704.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 559.5 6.4e-05 2048 0.05 4192 202240 69.9244 28.424 3878.85 838.502 4815.9 4816.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 559.5 6.4e-05 2048 0.05 4192 202240 69.774 28.4689 1253.13 838.647 2190.22 2190.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 559.5 6.4e-05 2048 0.05 4192 202240 69.7682 28.4284 1196.54 837.939 2132.87 2133.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 559.5 6.4e-05 2048 0.05 4192 202240 69.7689 28.3607 1169.66 838.548 2106.54 2106.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 559.5 6.4e-05 2048 0.05 4192 202240 69.7725 28.4044 2109.91 837.827 3046.11 3046.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 559.5 6.4e-05 2048 0.05 4192 201216 69.8847 28.41 2103.1 837.068 3038.67 3038.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 559.5 6.4e-05 2048 0.05 4192 201216 69.9508 28.3218 1896.66 836.611 2831.74 2831.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 559.5 6.4e-05 2048 0.05 4192 201216 69.9909 28.3828 1772.3 836.482 2707.36 2707.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 559.5 6.4e-05 2048 0.05 4192 199680 69.5275 28.2681 1339.1 833.513 2270.61 2270.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 559.5 6.4e-05 2048 0.05 4192 199680 69.5301 28.1696 1195.91 832.331 2126.15 2126.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 559.5 6.4e-05 2048 0.05 4192 199680 69.5598 28.2729 1155.67 833.089 2086.8 2086.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 559.5 6.4e-05 2048 0.05 4192 200704 70.1267 28.3745 2064.06 837.305 3000.07 3000.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 559.5 6.4e-05 2048 0.05 4192 200704 70.1487 28.3663 1857.65 837.195 2793.55 2793.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 559.5 6.4e-05 2048 0.05 4192 200704 70.2247 28.3423 1767.86 836.619 2703.25 2703.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 559.5 6.4e-05 2048 0.05 4192 200704 69.9896 28.3244 1317.7 836.615 2252.83 2252.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 559.5 6.4e-05 2048 0.05 4192 200704 69.9799 28.3383 1229.5 837.203 2165.22 2165.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 559.5 6.4e-05 2048 0.05 4192 200704 69.9809 28.3318 1162.83 837.448 2098.78 2098.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 559.5 6.4e-05 2048 0.05 4192 198912 70.723 28.5306 1072.46 837.516 2009.42 2009.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 559.5 6.4e-05 2048 0.05 4192 198912 70.7083 28.3587 991.613 836.942 1927.82 1927.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 559.5 6.4e-05 2048 0.05 4192 198912 70.7114 28.3787 957.165 836.945 1893.39 1893.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 559.5 6.4e-05 2048 0.05 4192 200704 69.758 28.3182 2038.47 835.165 2971.91 2972.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 559.5 6.4e-05 2048 0.05 4192 200704 69.786 28.3609 1867.11 835.282 2800.75 2800.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7669 28.4173 2044.99 835.168 2978.54 2978.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 559.5 6.4e-05 2048 0.05 4192 200704 69.786 28.3288 1338.47 835.923 2272.7 2272.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7907 28.3982 1261.82 836.265 2196.48 2196.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7384 28.3136 1313.97 835.329 2247.54 2247.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 559.5 6.4e-05 2048 0.05 4192 196608 69.2094 28.0169 1093.82 825.271 2016.51 2016.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 559.5 6.4e-05 2048 0.05 4192 196608 69.2049 27.9447 1037.64 825.317 1960.3 1960.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 559.5 6.4e-05 2048 0.05 4192 196608 69.1991 27.9736 1090.64 824.532 2012.54 2012.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 559.5 6.4e-05 2048 0.05 4192 200448 69.8601 28.414 2984.9 835.097 3918.48 3918.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 559.5 6.4e-05 2048 0.05 4192 200448 69.8913 28.3391 2439.94 835.202 3373.57 3373.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 559.5 6.4e-05 2048 0.05 4192 200448 69.9022 28.3438 2257.54 835.188 3191.18 3191.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 559.5 6.4e-05 2048 0.05 4192 198144 69.4287 28.0081 1865.86 829.191 2792.68 2792.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 559.5 6.4e-05 2048 0.05 4192 198144 69.4322 28.0371 1664.55 828.28 2590.5 2590.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 559.5 6.4e-05 2048 0.05 4192 198144 69.4539 28.0346 1570.14 829.272 2497.1 2497.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 559.5 6.4e-05 2048 0.05 4192 200448 69.9823 28.3771 1554.96 834.996 2488.52 2488.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 32 559.5 6.4e-05 2048 0.05 4192 200448 69.9909 28.3779 1494.05 835.492 2428.11 2428.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 32 559.5 6.4e-05 2048 0.05 4192 200448 69.9541 28.5 1485.04 834.997 2418.69 2418.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 559.5 6.4e-05 2048 0.05 4192 202240 69.7048 28.375 2798.45 837.939 3734.69 3734.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 559.5 6.4e-05 2048 0.05 4192 202240 69.7208 28.3732 2376.5 837.942 3312.74 3312.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 559.5 6.4e-05 2048 0.05 4192 202240 69.7262 28.3958 2262.36 837.929 3198.61 3198.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 559.5 6.4e-05 2048 0.05 4192 199680 70.3278 28.3203 1865.96 838.878 2803.68 2803.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 559.5 6.4e-05 2048 0.05 4192 199680 70.3348 28.306 1640.06 838.9 2577.8 2577.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 559.5 6.4e-05 2048 0.05 4192 199680 70.3161 28.3894 1554.19 839.023 2492.12 2492.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 559.5 6.4e-05 2048 0.05 4192 192000 70.4129 27.9985 1500.69 824.612 2423.91 2424.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 559.5 6.4e-05 2048 0.05 4192 192000 70.4108 27.9501 1362.83 824.639 2286.03 2286.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 559.5 6.4e-05 2048 0.05 4192 192000 70.4015 27.9365 1313.13 825.429 2237.1 2237.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 559.5 6.4e-05 2048 0.05 4192 199680 69.4902 28.217 2627.95 833.095 3558.95 3559.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 559.5 6.4e-05 2048 0.05 4192 199680 69.5321 28.1736 2256.3 833.168 3187.37 3187.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 559.5 6.4e-05 2048 0.05 4192 196608 69.2241 27.9695 1676.38 824.521 2598.3 2598.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 559.5 6.4e-05 2048 0.05 4192 196608 69.2228 27.9207 1631.22 825.301 2553.86 2554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 559.5 6.4e-05 2048 0.05 4192 193536 68.913 27.724 1441.65 817.334 2355.82 2355.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 32 559.5 6.4e-05 2048 0.05 4192 193536 68.9249 27.7346 1361.4 817.127 2275.39 2275.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 559.5 6.4e-05 2048 0.05 4192 198400 70.2322 28.2747 2571.71 832.85 3503.28 3503.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 559.5 6.4e-05 2048 0.05 4192 198400 70.2544 28.3651 2335.57 832.733 3267.13 3267.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 559.5 6.4e-05 2048 0.05 4192 192000 70.5637 28.0289 1729.26 824.518 2652.58 2652.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 559.5 6.4e-05 2048 0.05 4192 192000 70.5557 27.9569 1599.49 825.224 2523.42 2523.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 559.5 6.4e-05 2048 0.05 4192 192000 70.6296 28.0207 1437.21 824.806 2360.86 2361.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 32 559.5 6.4e-05 2048 0.05 4192 192000 70.6651 27.9818 1381.1 824.912 2304.85 2305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 559.5 6.4e-05 2048 0.05 4192 200704 69.9846 28.4324 2526.48 836.641 3461.74 3461.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 559.5 6.4e-05 2048 0.05 4192 200704 69.9729 28.3412 2280.58 836.871 3215.97 3216.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 559.5 6.4e-05 2048 0.05 4192 193536 70.3616 28.0926 1700.09 827.188 2625.93 2626.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 32 559.5 6.4e-05 2048 0.05 4192 193536 70.3557 27.9469 1561.14 827.957 2487.6 2487.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 559.5 6.4e-05 2048 0.05 4192 193536 71.697 28.4326 1400.21 837.993 2338.53 2338.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 28 32 559.5 6.4e-05 2048 0.05 4192 193536 71.6945 28.3412 1360.41 838.037 2298.68 2298.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 559.5 6.4e-05 2048 0.05 4192 199680 70.1393 28.3401 2462.32 834.618 3395.61 3395.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 559.5 6.4e-05 2048 0.05 4192 199680 70.1604 28.3462 2285.79 835.209 3219.71 3219.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 559.5 6.4e-05 2048 0.05 4192 192000 70.4357 27.934 1699.03 825.34 2622.94 2623.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 559.5 6.4e-05 2048 0.05 4192 192000 70.4362 27.9286 1565.06 824.659 2488.28 2488.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 559.5 6.4e-05 2048 0.05 4192 195840 71.0927 28.3362 1431.35 836.036 2367.01 2367.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 30 32 559.5 6.4e-05 2048 0.05 4192 195840 71.1124 28.4391 1397.75 835.279 2332.78 2332.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 559.5 6.4e-05 2048 0.05 4192 200704 69.713 28.3398 2494.06 836.146 3428.46 3428.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7506 28.2709 2292.57 835.472 3226.27 3226.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 559.5 6.4e-05 2048 0.05 4192 196608 70.7188 28.2689 1654.18 836.365 2589.73 2589.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 32 32 559.5 6.4e-05 2048 0.05 4192 196608 70.7436 28.2665 1602.5 835.675 2537.38 2537.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 559.5 6.4e-05 2048 0.05 4192 196608 69.305 27.9508 1498.56 825.037 2421.05 2421.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 32 32 559.5 6.4e-05 2048 0.05 4192 196608 69.3062 28.0928 1443.64 825.023 2366.26 2366.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 559.5 6.4e-05 2048 0.05 4200 201728 69.7799 28.3493 1934.3 838.517 2871.14 2871.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 559.5 6.4e-05 2048 0.05 4200 201728 69.7894 28.3106 1820.16 837.804 2756.26 2756.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 559.5 6.4e-05 2048 0.05 4200 201728 69.8372 28.334 1757.72 838.588 2694.68 2694.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 559.5 6.4e-05 2048 0.05 4200 201728 69.8062 28.3458 3762.32 837.95 4698.63 4698.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 559.5 6.4e-05 2048 0.05 4200 200704 69.784 28.3249 1237 835.926 2171.24 2171.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 559.5 6.4e-05 2048 0.05 4200 200704 69.7474 28.3403 1184.87 835.739 2118.9 2119.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 559.5 6.4e-05 2048 0.05 4200 200704 69.7492 28.3089 1154.88 834.936 2088.08 2088.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 559.5 6.4e-05 2048 0.05 4200 200704 69.7891 28.2788 2005.12 835.836 2939.23 2939.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 559.5 6.4e-05 2048 0.05 4200 200960 70.1912 28.4853 2181.12 838.432 3118.43 3118.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 559.5 6.4e-05 2048 0.05 4200 200960 70.1911 28.57 2008.62 838.55 2946.13 2946.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 559.5 6.4e-05 2048 0.05 4200 200960 70.2405 28.3841 1883.73 837.833 2820.39 2820.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 559.5 6.4e-05 2048 0.05 4200 199680 70.4064 28.3764 1388.32 838.663 2325.96 2326.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 559.5 6.4e-05 2048 0.05 4200 199680 70.4585 28.4017 1296.11 837.96 2233.14 2233.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 559.5 6.4e-05 2048 0.05 4200 199680 70.4631 28.3821 1226.94 837.907 2163.9 2164.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 559.5 6.4e-05 2048 0.05 4200 199680 70.1478 28.4058 1136.66 835.416 2070.82 2070.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 559.5 6.4e-05 2048 0.05 4200 199680 70.1372 28.4488 1057.62 834.607 1991.02 1991.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 559.5 6.4e-05 2048 0.05 4200 199680 70.1734 28.3408 1022.05 834.736 1955.5 1955.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 559.5 6.4e-05 2048 0.05 4200 201216 69.9148 28.3197 2022.39 836.6 2957.42 2957.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 559.5 6.4e-05 2048 0.05 4200 201216 69.9373 28.3314 1827.13 837.095 2762.69 2762.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 559.5 6.4e-05 2048 0.05 4200 201216 69.9848 28.4882 1764.86 837.187 2700.72 2700.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 559.5 6.4e-05 2048 0.05 4200 199680 69.5122 28.1619 1316.78 833.075 2247.72 2247.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 559.5 6.4e-05 2048 0.05 4200 199680 69.5094 28.2246 1205.51 833.236 2136.67 2136.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 559.5 6.4e-05 2048 0.05 4200 199680 69.5339 28.1746 1148.83 833.118 2079.86 2080.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 559.5 6.4e-05 2048 0.05 4200 198144 69.4457 28.0453 1074.05 828.364 2000.1 2000.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 559.5 6.4e-05 2048 0.05 4200 198144 69.4508 28.1187 986.44 828.519 1912.72 1912.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 559.5 6.4e-05 2048 0.05 4200 198144 69.4432 28.0183 1057.08 829.195 1983.93 1984.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 559.5 6.4e-05 2048 0.05 4200 200704 70.1213 28.3689 2895.93 837.198 3831.82 3831.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 559.5 6.4e-05 2048 0.05 4200 200704 70.1258 28.4265 2308.36 836.306 3243.41 3243.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 559.5 6.4e-05 2048 0.05 4200 200704 70.1298 28.3894 2028.77 836.522 2964.01 2964.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 559.5 6.4e-05 2048 0.05 4200 200704 69.9587 28.3357 1825.83 836.748 2761.06 2761.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 559.5 6.4e-05 2048 0.05 4200 200704 69.9499 28.3785 1540.06 837.442 2476.02 2476.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 559.5 6.4e-05 2048 0.05 4200 200704 70.0071 28.3259 1312.7 837.445 2248.67 2248.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 559.5 6.4e-05 2048 0.05 4200 198912 70.7014 28.4158 1469.6 836.984 2405.91 2406.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 559.5 6.4e-05 2048 0.05 4200 198912 70.6832 28.3894 1224.64 836.808 2160.72 2160.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 559.5 6.4e-05 2048 0.05 4200 198912 70.6711 28.3464 1065.51 837.602 2002.32 2002.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 559.5 6.4e-05 2048 0.05 4200 200704 69.6969 28.2972 2682.21 835.757 3616.16 3616.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 559.5 6.4e-05 2048 0.05 4200 200704 69.7122 28.2622 2165.05 835.717 3098.94 3099.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 559.5 6.4e-05 2048 0.05 4200 200704 69.746 28.372 1993.27 835.87 2927.46 2927.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 559.5 6.4e-05 2048 0.05 4200 200704 69.7337 28.3341 1674.38 835.904 2608.55 2608.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 559.5 6.4e-05 2048 0.05 4200 200704 69.7644 28.4633 1451.3 835.325 2385.05 2385.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 559.5 6.4e-05 2048 0.05 4200 200704 69.7716 28.3263 1297.64 835.481 2231.41 2231.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 559.5 6.4e-05 2048 0.05 4200 196608 69.2081 28.1328 1336.02 824.525 2258.08 2258.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 559.5 6.4e-05 2048 0.05 4200 196608 69.2316 28.0196 1195.06 825.29 2117.8 2117.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 559.5 6.4e-05 2048 0.05 4200 196608 69.2178 28.055 1070.53 824.61 1992.61 1992.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 559.5 6.4e-05 2048 0.05 4200 200448 69.8686 28.4017 2763.98 834.495 3696.94 3697.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 559.5 6.4e-05 2048 0.05 4200 200448 69.851 28.3747 2391.86 834.652 3324.93 3325.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 559.5 6.4e-05 2048 0.05 4200 200448 69.8872 28.4815 2303.12 834.788 3236.47 3236.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 559.5 6.4e-05 2048 0.05 4200 198144 69.4196 28.0143 1778.33 829.295 2705.27 2705.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 559.5 6.4e-05 2048 0.05 4200 198144 69.4461 28.0515 1740.88 829.181 2667.76 2667.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 559.5 6.4e-05 2048 0.05 4200 198144 69.4308 28.0859 1596.44 828.502 2522.66 2522.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 559.5 6.4e-05 2048 0.05 4200 200448 69.943 28.3407 1586.39 835.686 2520.55 2520.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 40 559.5 6.4e-05 2048 0.05 4200 200448 69.947 28.4262 1452.55 834.673 2385.8 2385.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 18 40 559.5 6.4e-05 2048 0.05 4200 200448 69.9775 28.3791 1410.4 835.008 2343.97 2344.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 559.5 6.4e-05 2048 0.05 4200 193536 68.9152 27.7195 1364.39 816.405 2277.62 2277.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 40 559.5 6.4e-05 2048 0.05 4200 193536 68.9267 27.7156 1295.55 817.305 2209.69 2209.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 18 40 559.5 6.4e-05 2048 0.05 4200 193536 68.904 27.6924 1286.7 817.318 2200.81 2200.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 559.5 6.4e-05 2048 0.05 4200 199680 70.4024 28.3628 2582.37 838.722 3520.07 3520.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 559.5 6.4e-05 2048 0.05 4200 199680 70.4088 28.4009 2323.59 838.8 3261.4 3261.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 559.5 6.4e-05 2048 0.05 4200 199680 70.3272 28.3707 1751.75 838.185 2688.84 2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 559.5 6.4e-05 2048 0.05 4200 199680 70.3154 28.3012 1640.62 838.864 2578.29 2578.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 559.5 6.4e-05 2048 0.05 4200 192000 70.3967 27.9462 1415.22 825.421 2339.19 2339.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 559.5 6.4e-05 2048 0.05 4200 192000 70.4355 27.9581 1376.11 825.42 2300.12 2300.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 559.5 6.4e-05 2048 0.05 4200 194560 69.7943 27.9325 1412.86 824.924 2335.71 2335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 40 559.5 6.4e-05 2048 0.05 4200 194560 69.8102 27.9796 1270.96 825.554 2194.51 2194.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 559.5 6.4e-05 2048 0.05 4200 199680 69.5032 28.4508 2433.28 833.373 3364.81 3364.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 559.5 6.4e-05 2048 0.05 4200 199680 69.5357 28.2255 2233.02 833.472 3164.46 3164.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 559.5 6.4e-05 2048 0.05 4200 196608 69.2252 27.9927 1705.77 824.643 2627.83 2627.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 559.5 6.4e-05 2048 0.05 4200 196608 69.2107 27.9087 1566.86 825.217 2489.4 2489.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 559.5 6.4e-05 2048 0.05 4200 193536 68.9196 27.691 1386.81 817.315 2300.94 2301.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 24 40 559.5 6.4e-05 2048 0.05 4200 193536 68.9397 27.6726 1335.71 816.304 2248.83 2248.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 559.5 6.4e-05 2048 0.05 4200 196608 69.3017 28.2619 1324.65 825.809 2248.21 2248.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 24 40 559.5 6.4e-05 2048 0.05 4200 196608 69.3147 27.9714 1308.83 833.128 2239.45 2239.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 559.5 6.4e-05 2048 0.05 4200 198400 70.2571 28.2685 2506.81 832.832 3438.37 3438.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 559.5 6.4e-05 2048 0.05 4200 198400 70.2446 28.3497 2306.08 833.471 3238.36 3238.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 559.5 6.4e-05 2048 0.05 4200 192000 70.5404 27.9859 1655.2 824.546 2578.48 2578.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 559.5 6.4e-05 2048 0.05 4200 192000 70.5994 27.978 1591.21 825.245 2515.23 2515.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 559.5 6.4e-05 2048 0.05 4200 192000 70.6235 28.0243 1434.28 825.404 2358.53 2358.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 25 40 559.5 6.4e-05 2048 0.05 4200 192000 70.6406 28.0166 1396.45 825.419 2320.72 2320.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 559.5 6.4e-05 2048 0.05 4200 192000 70.4586 27.9758 1317.41 825.094 2241.14 2241.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 25 40 559.5 6.4e-05 2048 0.05 4200 192000 70.4891 28.2304 1288.58 825.771 2213.28 2213.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 559.5 6.4e-05 2048 0.05 4224 200704 69.9835 28.3372 2093.92 838.426 3030.88 3031.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 559.5 6.4e-05 2048 0.05 4224 200704 70.0305 28.3075 1877.8 837.955 2814.3 2814.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 559.5 6.4e-05 2048 0.05 4224 200704 70.0404 28.4225 1763.7 837.599 2699.97 2700.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 559.5 6.4e-05 2048 0.05 4224 198656 70.2692 28.2993 1330.23 835.773 2264.78 2264.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 559.5 6.4e-05 2048 0.05 4224 198656 70.2775 28.3177 1190.55 835.129 2124.48 2124.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 559.5 6.4e-05 2048 0.05 4224 198656 70.29 28.3144 1143.73 835.856 2078.4 2078.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 559.5 6.4e-05 2048 0.05 4224 196608 70.3078 28.2905 1091.13 833.187 2023.12 2023.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 559.5 6.4e-05 2048 0.05 4224 196608 70.3052 28.1948 993.073 832.29 1924.06 1924.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 559.5 6.4e-05 2048 0.05 4224 196608 70.302 28.3856 937.906 832.473 1869.26 1869.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 559.5 6.4e-05 2048 0.05 4224 200960 70.1855 28.4067 2020.55 838.434 2957.78 2957.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 559.5 6.4e-05 2048 0.05 4224 200960 70.2147 28.3719 1824.89 838.643 2762.31 2762.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 559.5 6.4e-05 2048 0.05 4224 200960 70.2984 28.3817 1761.36 838.73 2698.98 2699.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 559.5 6.4e-05 2048 0.05 4224 199680 70.3915 28.3873 1320.69 837.925 2257.59 2257.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 559.5 6.4e-05 2048 0.05 4224 199680 70.4451 28.3447 1207.49 837.923 2144.4 2144.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 559.5 6.4e-05 2048 0.05 4224 199680 70.4339 28.3402 1148.21 837.922 2085.1 2085.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 559.5 6.4e-05 2048 0.05 4224 199680 70.1416 28.3363 1076.71 835.214 2010.6 2010.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 559.5 6.4e-05 2048 0.05 4224 199680 70.1396 28.4426 992.815 834.4 1926.01 1926.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 559.5 6.4e-05 2048 0.05 4224 199680 70.1509 28.3479 1065.17 834.77 1998.63 1998.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 559.5 6.4e-05 2048 0.05 4224 199680 70.2222 28.4272 2810.92 836.528 3746.3 3746.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 559.5 6.4e-05 2048 0.05 4224 199680 70.2352 28.3279 2239.49 837.177 3175.42 3175.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 559.5 6.4e-05 2048 0.05 4224 199680 70.2576 28.3767 1970.95 837.272 2907.05 2907.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 559.5 6.4e-05 2048 0.05 4224 196608 70.3101 28.1885 1742 833.276 2673.98 2674.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 559.5 6.4e-05 2048 0.05 4224 196608 70.3294 28.2283 1470.33 832.622 2401.71 2401.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 559.5 6.4e-05 2048 0.05 4224 196608 70.3374 28.246 1249.53 833.212 2181.52 2181.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 559.5 6.4e-05 2048 0.05 4224 193536 70.5881 28.0166 1384.14 828.608 2311.56 2311.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 559.5 6.4e-05 2048 0.05 4224 193536 70.6161 28.0373 1160.57 829.217 2088.63 2088.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 559.5 6.4e-05 2048 0.05 4224 193536 70.6065 28.0879 1008.84 828.629 1936.36 1936.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 559.5 6.4e-05 2048 0.05 4224 190464 70.7288 27.902 1153.47 825.315 2077.61 2077.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 559.5 6.4e-05 2048 0.05 4224 190464 70.7472 28.1073 1015.72 825.292 1940.07 1940.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 559.5 6.4e-05 2048 0.05 4224 190464 70.7621 28.01 889.81 824.528 1813.3 1813.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 559.5 6.4e-05 2048 0.05 4224 200704 70.0802 28.3812 2613.33 837.013 3548.99 3549.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 559.5 6.4e-05 2048 0.05 4224 200704 70.0887 28.3578 2186.78 837.443 3122.88 3123.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 559.5 6.4e-05 2048 0.05 4224 200704 70.1486 28.4241 1952.19 837.29 2888.26 2888.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 559.5 6.4e-05 2048 0.05 4224 200704 69.9537 28.4119 1650.39 837.342 2586.29 2586.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 559.5 6.4e-05 2048 0.05 4224 200704 69.9393 28.3366 1476.31 836.662 2411.45 2411.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 559.5 6.4e-05 2048 0.05 4224 200704 69.9738 28.3564 1286.43 837.439 2222.41 2222.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 559.5 6.4e-05 2048 0.05 4224 198912 70.7025 28.3539 1345.52 837.422 2282.19 2282.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 559.5 6.4e-05 2048 0.05 4224 198912 70.7134 28.685 1203.53 837.015 2140.13 2140.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 559.5 6.4e-05 2048 0.05 4224 198912 70.6988 28.3575 1047.98 836.664 1983.89 1984.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 559.5 6.4e-05 2048 0.05 4224 193536 70.3547 27.9407 1180.79 828.128 2107.41 2107.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 48 559.5 6.4e-05 2048 0.05 4224 193536 70.3761 27.9842 1009.27 827.352 1935.18 1935.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 48 559.5 6.4e-05 2048 0.05 4224 193536 70.3709 27.9914 931.897 828.125 1858.59 1858.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 559.5 6.4e-05 2048 0.05 4224 198656 70.2693 28.4383 2470.1 835.962 3404.97 3405.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 559.5 6.4e-05 2048 0.05 4224 198656 70.2523 28.3029 2083.86 835.936 3018.54 3018.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 559.5 6.4e-05 2048 0.05 4224 196608 70.716 28.2706 1566.55 836.011 2501.74 2501.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 559.5 6.4e-05 2048 0.05 4224 196608 70.7159 28.294 1397.3 835.955 2332.47 2332.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 559.5 6.4e-05 2048 0.05 4224 190464 70.7515 28.0897 1255.88 824.516 2179.44 2179.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 559.5 6.4e-05 2048 0.05 4224 190464 70.765 27.9015 1120.94 825.195 2045.01 2045.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 559.5 6.4e-05 2048 0.05 4224 196608 70.7613 28.3911 1144.22 836.465 2080.03 2080.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 48 559.5 6.4e-05 2048 0.05 4224 196608 70.7768 28.3192 1025.03 836.475 1960.8 1960.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 559.5 6.4e-05 2048 0.05 4224 198144 70.5407 28.3268 2449.05 834.511 3382.64 3382.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 559.5 6.4e-05 2048 0.05 4224 198144 70.5182 28.3226 2266.14 835.076 3200.25 3200.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 559.5 6.4e-05 2048 0.05 4224 193536 70.5891 28.0593 1664.04 828.435 2591.32 2591.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 559.5 6.4e-05 2048 0.05 4224 193536 70.5803 28.0699 1577.07 828.488 2504.41 2504.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 559.5 6.4e-05 2048 0.05 4224 193536 71.6637 28.373 1410.83 835.63 2346.7 2346.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 48 559.5 6.4e-05 2048 0.05 4224 193536 71.6708 28.5476 1368.4 835.675 2304.49 2304.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 559.5 6.4e-05 2048 0.05 4224 184320 71.1414 27.6701 1349.78 816.538 2265.32 2265.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 48 559.5 6.4e-05 2048 0.05 4224 184320 71.1584 27.6576 1264.3 817.22 2180.54 2180.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 559.5 6.4e-05 2048 0.05 4224 199680 70.4129 28.329 2443.3 838.07 3380.32 3380.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 559.5 6.4e-05 2048 0.05 4224 199680 70.4196 28.3574 2267.45 838.565 3204.99 3205.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 559.5 6.4e-05 2048 0.05 4224 199680 70.3227 28.3561 1747.13 838.296 2684.31 2684.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 559.5 6.4e-05 2048 0.05 4224 199680 70.3274 28.582 1612.42 838.407 2549.94 2550.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 559.5 6.4e-05 2048 0.05 4224 192000 70.451 27.9843 1388.81 825.411 2312.85 2313.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 559.5 6.4e-05 2048 0.05 4224 192000 70.4059 28.0774 1351.28 824.628 2274.6 2274.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 559.5 6.4e-05 2048 0.05 4224 194560 69.8253 27.9613 1315.44 825.13 2238.55 2238.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 48 559.5 6.4e-05 2048 0.05 4224 194560 69.8347 27.9477 1309.9 824.858 2232.74 2232.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 559.5 6.4e-05 2048 0.05 4200 200704 69.9861 28.3097 2154.36 838.809 3091.66 3091.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 559.5 6.4e-05 2048 0.05 4200 200704 69.9761 28.6523 1999.88 837.939 2936.64 2936.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 559.5 6.4e-05 2048 0.05 4200 200704 70.0298 28.3811 1870 837.804 2806.41 2806.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 559.5 6.4e-05 2048 0.05 4200 198656 70.2746 28.4277 1372.5 835.864 2307.27 2307.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 559.5 6.4e-05 2048 0.05 4200 198656 70.2696 28.2829 1282.83 835.952 2217.54 2217.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 559.5 6.4e-05 2048 0.05 4200 198656 70.3281 28.3512 1215.77 835.754 2150.4 2150.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 559.5 6.4e-05 2048 0.05 4200 196608 70.3091 28.21 1114.2 832.505 2045.42 2045.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 559.5 6.4e-05 2048 0.05 4200 196608 70.3246 28.2522 1036.33 833.098 1968.21 1968.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 559.5 6.4e-05 2048 0.05 4200 196608 70.3131 28.154 1002.92 832.492 1934.08 1934.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 559.5 6.4e-05 2048 0.05 4200 200960 70.1958 28.3709 2027.82 837.859 2964.46 2964.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 559.5 6.4e-05 2048 0.05 4200 200960 70.2291 28.3886 1838.01 837.626 2774.45 2774.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 559.5 6.4e-05 2048 0.05 4200 200960 70.2229 28.3693 1777.08 838.652 2714.53 2714.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.4192 28.3488 1297.63 838.653 2235.25 2235.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.4507 28.3911 1221.08 838.161 2158.3 2158.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.4273 28.3505 1158.21 837.974 2095.17 2095.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.1638 28.4283 1082.51 835.229 2016.53 2016.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.1395 28.3848 999.399 834.55 1932.67 1932.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.1756 28.3566 1063.3 835.411 1997.45 1997.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.2925 28.4652 929.854 838.945 1867.75 1867.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.3124 28.3156 895.584 838.864 1833.27 1833.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 559.5 6.4e-05 2048 0.05 4200 199680 70.2988 28.4006 947.393 838.245 1884.54 1884.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 559.5 6.4e-05 2048 0.05 4200 199680 70.2132 28.3732 2757.41 837.235 3693.44 3693.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 559.5 6.4e-05 2048 0.05 4200 199680 70.2348 28.3167 2163.32 837.278 3099.35 3099.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 559.5 6.4e-05 2048 0.05 4200 199680 70.3474 28.3176 1953.51 836.474 2888.85 2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 559.5 6.4e-05 2048 0.05 4200 196608 70.3248 28.201 1689.7 832.497 2620.92 2621.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 559.5 6.4e-05 2048 0.05 4200 196608 70.3257 28.1978 1411.51 832.506 2342.74 2342.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 559.5 6.4e-05 2048 0.05 4200 196608 70.331 28.1664 1245.22 832.631 2176.55 2176.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 559.5 6.4e-05 2048 0.05 4200 193536 70.6043 28.1881 1358.3 829.198 2286.49 2286.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 559.5 6.4e-05 2048 0.05 4200 193536 70.5793 28.0491 1140.87 829.2 2068.9 2069.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 559.5 6.4e-05 2048 0.05 4200 193536 70.6109 28.033 1010.06 828.611 1937.52 1937.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 559.5 6.4e-05 2048 0.05 4200 190464 70.7503 27.9659 1138.1 824.525 2061.53 2061.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 559.5 6.4e-05 2048 0.05 4200 190464 70.7739 28.0193 1007.32 825.042 1931.36 1931.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 559.5 6.4e-05 2048 0.05 4200 190464 70.7675 27.988 888.712 825.275 1812.95 1813.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 559.5 6.4e-05 2048 0.05 4200 198912 70.6941 28.374 2520.97 837.202 3457.44 3457.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 559.5 6.4e-05 2048 0.05 4200 198912 70.6734 28.3421 2091.36 836.501 3027.08 3027.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 559.5 6.4e-05 2048 0.05 4200 198912 70.7472 28.3467 1884.7 837.304 2821.3 2821.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 559.5 6.4e-05 2048 0.05 4200 197120 70.8996 28.3415 1587.31 836.638 2523.39 2523.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 559.5 6.4e-05 2048 0.05 4200 197120 70.9089 28.3714 1409.15 837.463 2346.09 2346.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 559.5 6.4e-05 2048 0.05 4200 197120 70.9432 28.416 1221.65 837.435 2158.65 2158.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 559.5 6.4e-05 2048 0.05 4200 198912 70.7 28.3658 1312.86 837.492 2249.62 2249.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 559.5 6.4e-05 2048 0.05 4200 198912 70.7059 28.4467 1183.76 837.576 2120.69 2120.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 559.5 6.4e-05 2048 0.05 4200 198912 70.6826 28.3482 1023.18 836.772 1959.18 1959.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 559.5 6.4e-05 2048 0.05 4200 193536 70.361 28.0433 1151.72 827.947 2078.28 2078.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 50 559.5 6.4e-05 2048 0.05 4200 193536 70.3381 28.1518 983.385 827.336 1909.41 1909.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 14 50 559.5 6.4e-05 2048 0.05 4200 193536 70.3718 28.0245 891.231 827.312 1817.14 1817.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 559.5 6.4e-05 2048 0.05 4200 198656 70.2584 28.2782 2462.96 835.161 3396.87 3397.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 559.5 6.4e-05 2048 0.05 4200 198656 70.2729 28.3478 2123 834.943 3056.76 3056.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 559.5 6.4e-05 2048 0.05 4200 196608 70.7351 28.3583 1581.3 835.905 2516.5 2516.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 559.5 6.4e-05 2048 0.05 4200 196608 70.7388 28.2808 1441.21 835.341 2375.77 2375.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 559.5 6.4e-05 2048 0.05 4200 190464 70.7759 27.9044 1278.27 825.189 2202.34 2202.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 559.5 6.4e-05 2048 0.05 4200 190464 70.7395 27.9624 1137.97 825.318 2062.19 2062.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 559.5 6.4e-05 2048 0.05 4200 196608 70.7769 28.3046 1159.07 835.525 2093.88 2094.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 50 559.5 6.4e-05 2048 0.05 4200 196608 70.7512 28.2767 1052.68 836.466 1988.37 1988.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 559.5 6.4e-05 2048 0.05 4200 198144 70.5089 28.3618 2550.37 834.481 3483.92 3484.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 559.5 6.4e-05 2048 0.05 4200 198144 70.5448 28.3856 2351.76 834.281 3285.18 3285.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 559.5 6.4e-05 2048 0.05 4200 193536 70.6112 28.0124 1773.24 828.511 2700.57 2700.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 559.5 6.4e-05 2048 0.05 4200 193536 70.6076 28.0601 1632.77 828.622 2560.26 2560.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 559.5 6.4e-05 2048 0.05 4200 193536 71.6778 28.4672 1460.92 843.031 2404.29 2404.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 18 50 559.5 6.4e-05 2048 0.05 4200 193536 71.6544 28.4754 1407.94 834.719 2342.99 2343.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 559.5 6.4e-05 2048 0.05 4200 184320 71.1701 27.7378 1321.77 816.336 2237.22 2237.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 18 50 559.5 6.4e-05 2048 0.05 4200 184320 71.1877 27.6874 1319.22 817.298 2235.6 2235.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 559.5 6.4e-05 2048 0.05 4200 195840 71.1254 28.3459 1287.77 836.043 2223.47 2223.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 18 50 559.5 6.4e-05 2048 0.05 4200 195840 71.1192 28.4175 1262.07 835.237 2197.04 2197.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 559.5 6.4e-05 2048 0.05 4200 199680 70.3956 28.3524 2480.58 838.641 3418.17 3418.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 559.5 6.4e-05 2048 0.05 4200 199680 70.4009 28.3634 2284.77 837.941 3221.67 3221.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 559.5 6.4e-05 2048 0.05 4200 199680 70.3356 28.3412 1716.08 838.261 2653.23 2653.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 559.5 6.4e-05 2048 0.05 4200 199680 70.3356 28.3215 1619.96 838.251 2557.07 2557.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 559.5 6.4e-05 2048 0.05 4200 192000 70.4415 27.9593 1399.28 824.437 2322.32 2322.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 559.5 6.4e-05 2048 0.05 4200 192000 70.5579 27.953 1357.93 825.55 2282.2 2282.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 559.5 6.4e-05 2048 0.05 4200 194560 69.84 27.9675 1309.95 825.444 2233.4 2233.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 20 50 559.5 6.4e-05 2048 0.05 4200 194560 69.8297 27.9306 1274.66 825.399 2198.02 2198.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 559.5 6.4e-05 2048 0.05 4200 192000 70.4458 28.033 1238.23 825.174 2162.09 2162.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 20 50 559.5 6.4e-05 2048 0.05 4200 192000 70.4775 27.9487 1212.99 825.846 2137.46 2137.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 559.5 6.4e-05 2048 0.05 4200 200704 69.987 28.3777 2003.32 837.911 2939.8 2939.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 559.5 6.4e-05 2048 0.05 4200 200704 70.0225 28.4667 1815.52 838.436 2752.65 2752.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 559.5 6.4e-05 2048 0.05 4200 200704 70.0538 28.4406 1748.91 838.44 2686.05 2686.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 559.5 6.4e-05 2048 0.05 4200 198656 70.2717 28.3653 1304.91 835.277 2239.02 2239.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 559.5 6.4e-05 2048 0.05 4200 198656 70.3187 28.4068 1196.55 835.033 2130.51 2130.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 559.5 6.4e-05 2048 0.05 4200 198656 70.2915 28.3377 1134.41 835.868 2069.11 2069.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 559.5 6.4e-05 2048 0.05 4200 196608 70.3001 28.1518 1045.05 833.29 1976.98 1977.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 559.5 6.4e-05 2048 0.05 4200 196608 70.3103 28.1615 968.632 832.625 1899.93 1900.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 559.5 6.4e-05 2048 0.05 4200 196608 70.3032 28.3389 1040.53 832.607 1971.97 1972.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 559.5 6.4e-05 2048 0.05 4200 196608 70.7033 28.3056 905.921 835.896 1841.02 1841.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 559.5 6.4e-05 2048 0.05 4200 196608 70.7213 28.3013 872.405 835.439 1807.06 1807.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 559.5 6.4e-05 2048 0.05 4200 196608 70.7153 28.4426 915.606 835.311 1850.27 1850.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 559.5 6.4e-05 2048 0.05 4200 200960 70.1569 28.3908 2780.79 838.631 3718.17 3718.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 559.5 6.4e-05 2048 0.05 4200 200960 70.1784 28.3668 2181.14 837.621 3117.51 3117.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 559.5 6.4e-05 2048 0.05 4200 200960 70.1955 28.4242 1972.29 838.548 2909.66 2909.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.3843 28.3851 1720.5 838.547 2658.02 2658.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.3934 28.3279 1437.96 837.957 2374.84 2374.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.4211 28.3965 1264.34 838.713 2204.51 2204.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.1517 28.465 1402.69 834.633 2336.14 2336.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.1756 28.3382 1177.53 834.733 2110.97 2111.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.1482 28.3788 1041.92 834.714 1975.36 1975.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.3185 28.334 1189.45 838.497 2126.8 2126.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.3199 28.3154 1055.82 839.142 1993.8 1993.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 559.5 6.4e-05 2048 0.05 4200 199680 70.3199 28.3964 930.079 838.069 1867.06 1867.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 559.5 6.4e-05 2048 0.05 4200 199680 70.2473 28.5324 2538.94 836.602 3474.53 3474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 559.5 6.4e-05 2048 0.05 4200 199680 70.2112 28.3812 2087.04 837.18 3023.02 3023.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 559.5 6.4e-05 2048 0.05 4200 199680 70.272 28.3141 1903.79 837.184 2839.76 2839.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 559.5 6.4e-05 2048 0.05 4200 196608 70.3135 28.2071 1570.31 832.268 2501.3 2501.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 559.5 6.4e-05 2048 0.05 4200 196608 70.3188 28.2611 1404.3 833.487 2336.56 2336.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 559.5 6.4e-05 2048 0.05 4200 196608 70.334 28.1651 1228.06 832.673 2159.42 2159.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 559.5 6.4e-05 2048 0.05 4200 193536 70.6097 28.0269 1270.08 828.513 2197.42 2197.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 559.5 6.4e-05 2048 0.05 4200 193536 70.5777 28.0081 1150.05 829.287 2078.13 2078.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 559.5 6.4e-05 2048 0.05 4200 193536 70.5922 28.0972 1004.12 828.494 1931.49 1931.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 559.5 6.4e-05 2048 0.05 4200 190464 70.7543 27.9475 1128.39 824.582 2051.87 2052.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 559.5 6.4e-05 2048 0.05 4200 190464 70.7797 27.9163 966.979 825.421 1891.29 1891.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 559.5 6.4e-05 2048 0.05 4200 190464 70.7666 27.9084 871.131 825.213 1795.22 1795.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 559.5 6.4e-05 2048 0.05 4200 192000 70.4008 27.9985 985.279 824.706 1908.59 1908.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 559.5 6.4e-05 2048 0.05 4200 192000 70.4156 28.0612 888.401 824.415 1811.49 1811.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 559.5 6.4e-05 2048 0.05 4200 192000 70.4059 28.0099 822.298 825.411 1746.32 1746.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 559.5 6.4e-05 2048 0.05 4200 200704 70.1133 28.353 2434.12 837.271 3370.06 3370.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 559.5 6.4e-05 2048 0.05 4200 200704 70.1132 28.3723 2054.54 837.286 2990.52 2990.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 559.5 6.4e-05 2048 0.05 4200 200704 69.9563 28.4201 1548.22 836.623 2483.42 2483.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 559.5 6.4e-05 2048 0.05 4200 200704 69.962 28.3187 1401.98 837.356 2337.81 2337.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 559.5 6.4e-05 2048 0.05 4200 198912 70.6872 28.5286 1285.87 837.495 2222.78 2222.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 559.5 6.4e-05 2048 0.05 4200 198912 70.6819 28.3644 1132.96 837.425 2069.63 2069.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 559.5 6.4e-05 2048 0.05 4200 193536 70.3537 27.975 1100.38 828.039 2026.94 2027.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 60 559.5 6.4e-05 2048 0.05 4200 193536 70.3879 28.0585 983.684 828.101 1910.44 1910.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 559.5 6.4e-05 2048 0.05 4200 188160 70.6111 27.8514 946.906 818.576 1864.14 1864.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 60 559.5 6.4e-05 2048 0.05 4200 188160 70.597 27.7545 861.034 818.586 1778.17 1778.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 559.5 6.4e-05 2048 0.05 4200 198656 70.2471 28.338 2246.85 835.176 3180.82 3180.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 559.5 6.4e-05 2048 0.05 4200 198656 70.2876 28.3853 1986.87 835.959 2921.7 2921.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 559.5 6.4e-05 2048 0.05 4200 196608 70.7144 28.2805 1491.61 835.308 2426.11 2426.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 559.5 6.4e-05 2048 0.05 4200 196608 70.7309 28.3277 1369.83 835.888 2304.97 2305.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 559.5 6.4e-05 2048 0.05 4200 190464 70.7604 27.8917 1201 824.636 2124.49 2124.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 559.5 6.4e-05 2048 0.05 4200 190464 70.7648 28.1498 1102.67 824.538 2026.33 2026.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 559.5 6.4e-05 2048 0.05 4200 196608 70.7455 28.3161 1125.19 836.267 2060.72 2060.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 60 559.5 6.4e-05 2048 0.05 4200 196608 70.7516 28.2887 1023.99 836.338 1959.57 1959.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 559.5 6.4e-05 2048 0.05 4200 194560 69.8468 28.0916 1020.05 825.632 1943.81 1943.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 60 559.5 6.4e-05 2048 0.05 4200 194560 69.8234 27.962 932.531 825.515 1856.03 1856.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 559.5 6.4e-05 2048 0.05 4224 201728 69.7045 28.3485 1994.02 838.507 2930.79 2930.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 559.5 6.4e-05 2048 0.05 4224 201728 69.7682 28.3341 1806.89 838.509 2743.72 2743.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 559.5 6.4e-05 2048 0.05 4224 201728 69.738 28.4671 2008.41 838.392 2945.21 2945.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 559.5 6.4e-05 2048 0.05 4224 200704 69.7627 28.3034 1276.8 835.749 2210.82 2210.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 559.5 6.4e-05 2048 0.05 4224 200704 69.7521 28.2813 1200.67 835.74 2134.66 2134.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 559.5 6.4e-05 2048 0.05 4224 200704 69.725 28.2563 1268.39 835.131 2201.7 2201.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 559.5 6.4e-05 2048 0.05 4224 199680 69.472 28.2315 1047.38 833.089 1978.37 1978.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 559.5 6.4e-05 2048 0.05 4224 199680 69.5067 28.1768 978.624 832.606 1909.11 1909.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 559.5 6.4e-05 2048 0.05 4224 199680 69.5065 28.3238 1039.12 832.487 1969.62 1969.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 559.5 6.4e-05 2048 0.05 4224 200704 69.7549 28.2745 911.118 835.327 1844.67 1844.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 559.5 6.4e-05 2048 0.05 4224 200704 69.731 28.385 881.534 835.087 1814.93 1815.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 559.5 6.4e-05 2048 0.05 4224 200704 69.7675 28.2936 932.672 836.111 1867.04 1867.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 559.5 6.4e-05 2048 0.05 4224 200960 70.1425 28.4221 2686.23 838.56 3623.56 3623.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 559.5 6.4e-05 2048 0.05 4224 200960 70.1328 28.3786 2132.67 838.43 3069.8 3069.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 559.5 6.4e-05 2048 0.05 4224 200960 70.1771 28.3859 1940.11 837.839 2876.71 2876.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.3929 28.4149 1631.42 838.524 2568.95 2569.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.3995 28.3408 1391.3 837.932 2328.18 2328.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.4207 28.3926 1228.41 838.62 2166.04 2166.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.1287 28.3668 1347.94 835.199 2281.83 2281.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.1299 28.3341 1148.38 834.409 2081.45 2081.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.1462 28.3317 1015.49 834.637 1948.8 1948.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.3319 28.3528 1158 838.763 2095.65 2095.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.3188 28.4243 1011.52 838.293 1948.75 1948.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 64 559.5 6.4e-05 2048 0.05 4224 199680 70.3242 28.3259 925.287 838.855 1862.99 1863.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 559.5 6.4e-05 2048 0.05 4224 192000 70.561 27.9695 1016.37 825.544 1940.64 1940.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 10 64 559.5 6.4e-05 2048 0.05 4224 192000 70.5822 28.033 871.595 824.4 1794.81 1794.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 10 64 559.5 6.4e-05 2048 0.05 4224 192000 70.5911 27.9939 805.357 825.226 1729.37 1729.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 559.5 6.4e-05 2048 0.05 4224 201216 69.8611 28.3162 2481.01 837.198 3416.58 3416.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 559.5 6.4e-05 2048 0.05 4224 201216 69.8818 28.3129 2044.04 836.295 2978.73 2978.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 559.5 6.4e-05 2048 0.05 4224 199680 69.5065 28.2281 1541.25 833.268 2472.46 2472.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 559.5 6.4e-05 2048 0.05 4224 199680 69.5104 28.1527 1361.01 832.473 2291.35 2291.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 559.5 6.4e-05 2048 0.05 4224 198144 69.4469 28.0166 1257.23 828.493 2183.39 2183.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 64 559.5 6.4e-05 2048 0.05 4224 198144 69.4516 28.0244 1114.74 829.252 2041.66 2041.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 559.5 6.4e-05 2048 0.05 4224 196608 69.242 27.9057 1108.7 825.45 2031.5 2031.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 64 559.5 6.4e-05 2048 0.05 4224 196608 69.2267 28.0801 960.023 824.618 1882.15 1882.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 559.5 6.4e-05 2048 0.05 4224 192000 70.4164 28.0431 951.542 825.631 1875.83 1875.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 64 559.5 6.4e-05 2048 0.05 4224 192000 70.4301 27.9613 865.04 825.433 1789.06 1789.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 559.5 6.4e-05 2048 0.05 4224 200704 70.0877 28.3686 2327.38 836.501 3262.53 3262.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 559.5 6.4e-05 2048 0.05 4224 200704 70.1235 28.3648 1958.18 836.516 2893.39 2893.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 559.5 6.4e-05 2048 0.05 4224 200704 69.9836 28.3428 1474.33 837.326 2410.18 2410.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 64 559.5 6.4e-05 2048 0.05 4224 200704 69.9648 28.3288 1353.08 836.635 2288.21 2288.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 559.5 6.4e-05 2048 0.05 4224 198912 70.686 28.5335 1237.32 837.513 2174.26 2174.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 64 559.5 6.4e-05 2048 0.05 4224 198912 70.6658 28.3647 1094.49 837.413 2031.13 2031.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 559.5 6.4e-05 2048 0.05 4224 193536 70.3632 27.9486 1058.87 827.483 1984.85 1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 14 64 559.5 6.4e-05 2048 0.05 4224 193536 70.3496 27.9388 935.021 827.945 1861.45 1861.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 559.5 6.4e-05 2048 0.05 4224 188160 70.6878 27.7955 912.08 817.724 1828.49 1828.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 14 64 559.5 6.4e-05 2048 0.05 4224 188160 70.6202 27.8336 820.693 818.573 1737.92 1738.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 559.5 6.4e-05 2048 0.05 4224 200704 69.7151 28.3473 2255.54 835.868 3189.67 3189.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 559.5 6.4e-05 2048 0.05 4224 200704 69.7347 28.2808 1984.71 835.123 2918.05 2918.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 559.5 6.4e-05 2048 0.05 4224 200704 69.7471 28.3998 1491.53 835.155 2425.04 2425.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 559.5 6.4e-05 2048 0.05 4224 200704 69.7577 28.4681 1366.92 836.115 2301.46 2301.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 559.5 6.4e-05 2048 0.05 4224 196608 69.2203 27.9209 1208.83 824.523 2130.69 2130.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 64 559.5 6.4e-05 2048 0.05 4224 196608 69.2214 27.9116 1123.72 825.302 2046.36 2046.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 559.5 6.4e-05 2048 0.05 4224 196608 70.7692 28.277 1095.17 836.162 2030.57 2030.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 16 64 559.5 6.4e-05 2048 0.05 4224 196608 70.7812 28.2712 1006.93 835.561 1941.75 1941.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 559.5 6.4e-05 2048 0.05 4224 194560 69.8278 28.0016 999.223 824.989 1922.24 1922.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 16 64 559.5 6.4e-05 2048 0.05 4224 194560 69.8394 27.9081 921.535 825.432 1844.93 1845.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 559.5 6.4e-05 2048 0.05 4224 196608 69.3133 27.9245 945.894 824.937 1868.26 1868.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 16 64 559.5 6.4e-05 2048 0.05 4224 196608 69.3029 28.0226 882.791 825.055 1805.37 1805.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 559.5 6.4e-05 2048 0.05 4224 200192 70.2003 28.3794 1983.09 837.766 2919.63 2919.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 559.5 6.4e-05 2048 0.05 4224 200192 70.2375 28.3928 1798.19 845.965 2742.99 2743.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 559.5 6.4e-05 2048 0.05 4224 200192 70.1876 28.3242 1998.64 837.766 2935.12 2935.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 559.5 6.4e-05 2048 0.05 4224 199680 70.256 28.4311 2223.35 838.493 3160.73 3160.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 559.5 6.4e-05 2048 0.05 4224 199680 70.2911 28.4998 1921.57 838.554 2859.12 2859.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 559.5 6.4e-05 2048 0.05 4224 198656 70.2795 28.3119 1435.84 835.125 2369.75 2369.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 128 559.5 6.4e-05 2048 0.05 4224 198656 70.2693 28.2729 1295.85 835.132 2229.72 2229.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 559.5 6.4e-05 2048 0.05 4224 196608 70.3055 28.2132 1156.32 832.519 2087.55 2087.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 128 559.5 6.4e-05 2048 0.05 4224 196608 70.3117 28.2964 1066.82 832.416 1998.04 1998.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 559.5 6.4e-05 2048 0.05 4224 196608 70.7433 28.37 1032.37 836.315 1968 1968.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 128 559.5 6.4e-05 2048 0.05 4224 196608 70.7456 28.2844 939.135 835.333 1873.69 1873.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 559.5 6.4e-05 2048 0.05 4224 199680 70.3217 28.3422 963.342 838.086 1900.28 1900.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 8 128 559.5 6.4e-05 2048 0.05 4224 199680 70.3449 28.357 860.982 838.296 1798.17 1798.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 559.5 6.4e-05 2048 0.05 4224 190464 70.7875 27.9429 848.83 825.194 1772.95 1773.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 8 128 559.5 6.4e-05 2048 0.05 4224 190464 70.7506 27.939 783.368 825.294 1707.55 1707.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 559.5 6.4e-05 2048 0.05 4224 193536 70.354 27.9787 813.267 828.123 1739.92 1740.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 128 559.5 6.4e-05 2048 0.05 4224 193536 70.3656 28.0842 737.769 827.193 1663.61 1663.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 559.5 6.4e-05 2048 0.05 4224 196608 70.7681 28.3443 783.851 836.301 1719.46 1719.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 16 8 128 559.5 6.4e-05 2048 0.05 4224 196608 28.2912 0.016608 836.213 864.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 559.5 6.4e-05 2048 0.05 4200 193536 70.3705 27.9491 743.583 827.445 1669.54 1669.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 60 559.5 6.4e-05 2048 0.05 4200 193536 70.3449 27.9785 715.172 827.956 1641.64 1641.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 60 559.5 6.4e-05 2048 0.05 4200 193536 70.3712 27.9762 747.354 828.036 1673.93 1674.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 559.5 6.4e-05 2048 0.05 4224 193536 70.3549 28.1272 729.647 827.346 1655.68 1655.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 8 64 559.5 6.4e-05 2048 0.05 4224 193536 70.3752 27.9347 711.208 828.132 1637.85 1638.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 8 64 559.5 6.4e-05 2048 0.05 4224 193536 70.3801 27.9516 744.52 828.115 1671.17 1671.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 559.5 6.4e-05 2048 0.05 4200 188160 70.566 27.9163 725.635 818.656 1642.97 1643.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 50 559.5 6.4e-05 2048 0.05 4200 188160 70.5912 27.7258 704.033 818.573 1621.12 1621.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 50 559.5 6.4e-05 2048 0.05 4200 188160 70.6013 27.7825 738.763 818.469 1655.82 1655.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 559.5 6.4e-05 2048 0.05 4224 188160 70.6259 27.8345 724.832 817.981 1641.47 1641.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 14 10 48 559.5 6.4e-05 2048 0.05 4224 188160 70.5913 27.8383 698.618 818.654 1615.9 1616.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 14 10 48 559.5 6.4e-05 2048 0.05 4224 188160 70.5806 27.7463 729.778 818.559 1646.86 1647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7599 28.2889 876.542 836.122 1810.9 1811.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7501 28.2791 857.56 836.111 1791.9 1792.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7178 28.287 852.817 835.325 1786.34 1786.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 559.5 6.4e-05 2048 0.05 4192 200704 69.7884 28.396 1158.45 835.111 2091.94 2092.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 559.5 6.4e-05 2048 0.05 4192 184320 72.3185 28.0315 1230.53 826.056 2157.13 2157.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 12 20 32 559.5 6.4e-05 2048 0.05 4192 184320 72.2916 28.0265 1190.74 825.768 2117.03 2117.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 12 20 32 559.5 6.4e-05 2048 0.05 4192 184320 72.317 27.9716 1110.48 826.044 2037.01 2037.15
