$date
	Mon Apr 04 02:09:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 8 ! pcout [7:0] $end
$var reg 1 " clock $end
$var reg 1 # incr $end
$var reg 1 $ load $end
$var reg 8 % pcin [7:0] $end
$var reg 1 & reset $end
$scope module a1 $end
$var wire 1 ' clock $end
$var wire 1 ( incr $end
$var wire 1 ) load $end
$var wire 8 * pcin [7:0] $end
$var wire 1 + reset $end
$var reg 8 , pcout [7:0] $end
$upscope $end
$upscope $end
$scope module PC_tb $end
$scope module a1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
x+
bx *
x)
x(
x'
x&
bx %
x$
x#
x"
bx !
$end
#1
b11 %
b11 *
#2
b11 ,
b11 !
1"
1'
0&
0+
1$
1)
0#
0(
#7
0"
0'
#8
b0 ,
b0 !
1"
1'
1&
1+
0$
0)
b111 %
b111 *
#13
0"
0'
#14
b100 ,
b100 !
1"
1'
0&
0+
1#
1(
#24
