<module name="DDRSS0_PHY_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRSS_PHY_0" acronym="DDRSS_PHY_0" offset="0x4000" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IO_PAD_DELAY_TIMING_BYPASS_0" width="4" begin="19" end="16" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing on bypass mode for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WR_BYPASS_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write data clock bypass mode slave delay setting for slice 0.} PADDING_BEFORE" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1" acronym="DDRSS_PHY_1" offset="0x4004" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRITE_PATH_LAT_ADD_BYPASS_0" width="3" begin="18" end="16" resetval="0x0" description="Number of cycles on bypass mode to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_0" width="10" begin="9" end="0" resetval="0x0" description="Write DQS bypass mode slave delay setting for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_2" acronym="DDRSS_PHY_2" offset="0x4008" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_BYPASS_OVERRIDE_0" width="1" begin="24" end="24" resetval="0x0" description="Bypass mode override setting for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_BYPASS_TWO_CYC_PREAMBLE_0" width="2" begin="17" end="16" resetval="0x0" description="Two_cycle_preamble for bypass mode for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQS bypass mode slave delay setting for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_3" acronym="DDRSS_PHY_3" offset="0x400C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ3_SHIFT_0" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ2_SHIFT_0" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ1_SHIFT_0" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ0_SHIFT_0" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_4" acronym="DDRSS_PHY_4" offset="0x4010" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ7_SHIFT_0" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ6_SHIFT_0" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ5_SHIFT_0" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ4_SHIFT_0" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_5" acronym="DDRSS_PHY_5" offset="0x4014" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_MULTICAST_EN_0" width="1" begin="24" end="24" resetval="0x1" description="When set, a register write will update parameters for all ranks at the same time in slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_RANK_CS_MAP_0" width="2" begin="17" end="16" resetval="0x0" description="Per-rank CS map for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQS_SHIFT_0" width="4" begin="11" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDM_SHIFT_0" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_6" acronym="DDRSS_PHY_6" offset="0x4018" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_0" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_DLY_0" width="5" begin="20" end="16" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_IE_DLY_0" width="2" begin="9" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_INDEX_0" width="1" begin="0" end="0" resetval="0x0" description="For per-rank training, indicates which rank's paramters are read/written for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_7" acronym="DDRSS_PHY_7" offset="0x401C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_OE_DLY_0" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for extended OE generation for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_WRPATH_GATE_DISABLE_0" width="2" begin="17" end="16" resetval="0x0" description="For LPDDR4 boot frequency, write path clock gating disable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_0" width="4" begin="11" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RPTR_UPDATE_0" width="4" begin="3" end="0" resetval="0x0" description="For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to releasing data from the entry FIFO for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_8" acronym="DDRSS_PHY_8" offset="0x4020" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPBK_DFX_TIMEOUT_EN_0" width="1" begin="24" end="24" resetval="0x0" description="Loopback read only test timeout mechanism enable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPBK_CONTROL_0" width="9" begin="16" end="8" resetval="0x0" description="Loopback control bits for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_LPBK_EN_0" width="2" begin="1" end="0" resetval="0x0" description="Loopback control en for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_9" acronym="DDRSS_PHY_9" offset="0x4024" width="32" description="">
    <bitfield id="PHY_AUTO_TIMING_MARGIN_CONTROL_0" width="32" begin="31" end="0" resetval="0x0" description="Auto timing marging control bits for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_10" acronym="DDRSS_PHY_10" offset="0x4028" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_TIMING_MARGIN_OBS_0" width="28" begin="27" end="0" resetval="0x0" description="Observation register for the auto_timing_margin for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_11" acronym="DDRSS_PHY_11" offset="0x402C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MULTI_PATT_ENABLE_0" width="1" begin="24" end="24" resetval="0x0" description="Read Leveling Multi-pattern enable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PRBS_PATTERN_MASK_0" width="9" begin="16" end="8" resetval="0x0" description="PRBS7 mask signal for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PRBS_PATTERN_START_0" width="7" begin="6" end="0" resetval="0x1" description="PRBS7 start pattern for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_12" acronym="DDRSS_PHY_12" offset="0x4030" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_TRAIN_OBS_0" width="7" begin="22" end="16" resetval="0x0" description="Observation register for best vref value for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_STEPSIZE_0" width="6" begin="13" end="8" resetval="0x0" description="Data slice initial VREF training step size for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MULTI_PATT_RST_DISABLE_0" width="1" begin="0" end="0" resetval="0x0" description="Read Leveling read level windows disable reset for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_13" acronym="DDRSS_PHY_13" offset="0x4034" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_SNAP_OBS_REGS_0" width="1" begin="24" end="24" resetval="0x0" description="Initiates a snapshot of the internal observation registers for slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_ERROR_DELAY_SELECT_0" width="4" begin="19" end="16" resetval="0x0" description="Number of cycles to wait for the DQS gate to close before flagging an error for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQS data clock bypass mode slave delay setting for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_14" acronym="DDRSS_PHY_14" offset="0x4038" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEM_CLASS_0" width="3" begin="26" end="24" resetval="0x0" description="Indicates the type of DRAM for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPDDR_0" width="1" begin="16" end="16" resetval="0x0" description="Adds a cycle of delay for the slice 0 to match the address slice." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_SMPL1_SLAVE_DELAY_0" width="9" begin="8" end="0" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate1 signal for on-the-fly read DQS training for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_15" acronym="DDRSS_PHY_15" offset="0x403C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ON_FLY_GATE_ADJUST_EN_0" width="2" begin="17" end="16" resetval="0x0" description="Control the on-the-fly gate adjustment for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_SMPL2_SLAVE_DELAY_0" width="9" begin="8" end="0" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate2 signal for on-the-fly read DQS training for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_16" acronym="DDRSS_PHY_16" offset="0x4040" width="32" description="">
    <bitfield id="PHY_GATE_TRACKING_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Report the on-the-fly gate measurement result for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_17" acronym="DDRSS_PHY_17" offset="0x4044" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_PST_AMBLE_0" width="2" begin="9" end="8" resetval="0x0" description="Controls the read postamble extension for LPDDR4 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DFI40_POLARITY_0" width="1" begin="0" end="0" resetval="0x0" description="Indicates the dfi_wrdata_cs_n and dfi_rddata_cs_n is low active or high active for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_18" acronym="DDRSS_PHY_18" offset="0x4048" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT8_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 8 data for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_19" acronym="DDRSS_PHY_19" offset="0x404C" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT9_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 9 data for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_20" acronym="DDRSS_PHY_20" offset="0x4050" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT10_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 10 data for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_21" acronym="DDRSS_PHY_21" offset="0x4054" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT11_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 11 data for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_22" acronym="DDRSS_PHY_22" offset="0x4058" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT12_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 12 data for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_23" acronym="DDRSS_PHY_23" offset="0x405C" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT13_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 13 data for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_24" acronym="DDRSS_PHY_24" offset="0x4060" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT14_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 14 data for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_25" acronym="DDRSS_PHY_25" offset="0x4064" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT15_0" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 15 data for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_26" acronym="DDRSS_PHY_26" offset="0x4068" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ_ENC_OBS_SELECT_0" width="3" begin="26" end="24" resetval="0x0" description="Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DLY_LOCK_OBS_SELECT_0" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_FIFO_PTR_RST_DISABLE_0" width="1" begin="8" end="8" resetval="0x0" description="Disables automatic reset of the read entry FIFO pointers for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLAVE_LOOP_CNT_UPDATE_0" width="3" begin="2" end="0" resetval="0x0" description="Reserved for future use for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_27" acronym="DDRSS_PHY_27" offset="0x406C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_PTR_OBS_SELECT_0" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_SHIFT_OBS_SELECT_0" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal write DQ/DQS automatic cycle/half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_ENC_OBS_SELECT_0" width="4" begin="11" end="8" resetval="0x0" description="Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ_ENC_OBS_SELECT_0" width="4" begin="3" end="0" resetval="0x0" description="Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_28" acronym="DDRSS_PHY_28" offset="0x4070" width="32" description="">
    <bitfield id="PHY_WRLVL_PER_START_0" width="8" begin="31" end="24" resetval="0x0" description="Observation register for write leveling status for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_ALGO_0" width="2" begin="17" end="16" resetval="0x0" description="Write leveling algorithm selection for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_LVL_DEBUG_CONT_0" width="1" begin="8" end="8" resetval="0x0" description="Allows the leveling state machine to advance (when in debug mode) for slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LVL_DEBUG_MODE_0" width="1" begin="0" end="0" resetval="0x0" description="Enables leveling debug mode for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_29" acronym="DDRSS_PHY_29" offset="0x4074" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_MASK_0" width="8" begin="23" end="16" resetval="0x0" description="For ECC slice, should set this register to do DQ bit mask for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_UPDT_WAIT_CNT_0" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_CAPTURE_CNT_0" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during write leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_30" acronym="DDRSS_PHY_30" offset="0x4078" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_UPDT_WAIT_CNT_0" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_CAPTURE_CNT_0" width="6" begin="21" end="16" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during gate training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_PER_START_0" width="10" begin="9" end="0" resetval="0x0" description="Value to be added to the current gate delay position as the staring point for periodic gate training for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_31" acronym="DDRSS_PHY_31" offset="0x407C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_OBS_SELECT_0" width="5" begin="28" end="24" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_OP_MODE_0" width="2" begin="17" end="16" resetval="0x0" description="Read leveling algorithm select for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_UPDT_WAIT_CNT_0" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_CAPTURE_CNT_0" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during read leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_32" acronym="DDRSS_PHY_32" offset="0x4080" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_BURST_CNT_0" width="6" begin="29" end="24" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_CLK_JITTER_TOLERANCE_0" width="8" begin="23" end="16" resetval="0x0" description="Defines the minimum gap requirment for the LE and TE window for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DATA_MASK_0" width="8" begin="15" end="8" resetval="0x0" description="Per-bit mask for read leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_PERIODIC_OBS_SELECT_0" width="8" begin="7" end="0" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during periodic read leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_33" acronym="DDRSS_PHY_33" offset="0x4084" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_UPDT_WAIT_CNT_0" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_0" width="11" begin="18" end="8" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_PATT_0" width="3" begin="2" end="0" resetval="0x0" description="Defines the training patterns to be used during the write data leveling sequence for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_34" acronym="DDRSS_PHY_34" offset="0x4088" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_WDQLVL_CLR_PREV_RESULTS_0" width="1" begin="16" end="16" resetval="0x0" description="Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 0." range="" rwaccess="W"/>
    <bitfield id="PHY_WDQLVL_PERIODIC_OBS_SELECT_0" width="8" begin="15" end="8" resetval="0x0" description="Select value to map specific information during or post periodic write data leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_OBS_SELECT_0" width="4" begin="3" end="0" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_35" acronym="DDRSS_PHY_35" offset="0x408C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DATADM_MASK_0" width="9" begin="8" end="0" resetval="0x0" description="Per-bit mask for write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_36" acronym="DDRSS_PHY_36" offset="0x4090" width="32" description="">
    <bitfield id="PHY_USER_PATT0_0" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_37" acronym="DDRSS_PHY_37" offset="0x4094" width="32" description="">
    <bitfield id="PHY_USER_PATT1_0" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_38" acronym="DDRSS_PHY_38" offset="0x4098" width="32" description="">
    <bitfield id="PHY_USER_PATT2_0" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_39" acronym="DDRSS_PHY_39" offset="0x409C" width="32" description="">
    <bitfield id="PHY_USER_PATT3_0" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_40" acronym="DDRSS_PHY_40" offset="0x40A0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_MULT_TRAIN_0" width="1" begin="16" end="16" resetval="0x0" description="Control for single pass only No-Topology training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_USER_PATT4_0" width="16" begin="15" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_41" acronym="DDRSS_PHY_41" offset="0x40A4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_0" width="10" begin="25" end="16" resetval="0x0" description="Threshold Criteria of period threshold after No-Topology training is completed for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_EARLY_THRESHOLD_0" width="10" begin="9" end="0" resetval="0x0" description="Threshold Criteria of early threshold after No-Topology training is completed for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_42" acronym="DDRSS_PHY_42" offset="0x40A8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_MAX_0" width="10" begin="25" end="16" resetval="0x0" description="Maximum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_MIN_0" width="10" begin="9" end="0" resetval="0x0" description="Minimum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_43" acronym="DDRSS_PHY_43" offset="0x40AC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_PTR_OBS_0" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing read entry FIFO pointers for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_MANUAL_CLEAR_0" width="6" begin="13" end="8" resetval="0x0" description="Manual reset/clear of internal logic for slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CALVL_VREF_DRIVING_SLICE_0" width="1" begin="0" end="0" resetval="0x0" description="Indicates if slice 0 is used to drive the VREF value to the device during CA training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_44" acronym="DDRSS_PHY_44" offset="0x40B0" width="32" description="">
    <bitfield id="PHY_LPBK_RESULT_OBS_0" width="32" begin="31" end="0" resetval="0x00100000" description="Observation register containing loopback status/results for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_45" acronym="DDRSS_PHY_45" offset="0x40B4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_MASTER_DLY_LOCK_OBS_0" width="11" begin="26" end="16" resetval="0x0" description="Observation register containing master delay results for slice 0." range="" rwaccess="R"/>
    <bitfield id="PHY_LPBK_ERROR_COUNT_OBS_0" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_46" acronym="DDRSS_PHY_46" offset="0x40B8" width="32" description="">
    <bitfield id="PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_0" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing read DQS DQ rising edge adder slave delay encoded value for slice 0." range="" rwaccess="R"/>
    <bitfield id="PHY_MEAS_DLY_STEP_VALUE_0" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing fraction of the cycle in 1 delay element, numerator with demominator of 512, for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_0" width="7" begin="14" end="8" resetval="0x0" description="Observation register containing read DQS base slave delay encoded value for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQ_SLV_DLY_ENC_OBS_0" width="7" begin="6" end="0" resetval="0x0" description="Observation register containing read DQ slave delay encoded values for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_47" acronym="DDRSS_PHY_47" offset="0x40BC" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_0" width="7" begin="30" end="24" resetval="0x0" description="Observation register containing write DQS base slave delay encoded value for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_0" width="11" begin="18" end="8" resetval="0x0" description="Observation register containing read DQS gate slave delay encoded value for slice 0." range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_0" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing read DQS DQ falling edge adder slave delay encoded value for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_48" acronym="DDRSS_PHY_48" offset="0x40C0" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WR_SHIFT_OBS_0" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for slice 0." range="" rwaccess="R"/>
    <bitfield id="PHY_WR_ADDER_SLV_DLY_ENC_OBS_0" width="8" begin="15" end="8" resetval="0x0" description="Observation register containing write adder slave delay encoded value for slice 0." range="" rwaccess="R"/>
    <bitfield id="PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_0" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing write DQ base slave delay encoded value for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_49" acronym="DDRSS_PHY_49" offset="0x40C4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_HARD1_DELAY_OBS_0" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing write leveling first hard 1 DQS slave delay for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_HARD0_DELAY_OBS_0" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing write leveling last hard 0 DQS slave delay for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_50" acronym="DDRSS_PHY_50" offset="0x40C8" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_STATUS_OBS_0" width="17" begin="16" end="0" resetval="0x0" description="Observation register containing write leveling status for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_51" acronym="DDRSS_PHY_51" offset="0x40CC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_0" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing gate sample2 slave delay encoded values for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_0" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing gate sample1 slave delay encoded values for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_52" acronym="DDRSS_PHY_52" offset="0x40D0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_HARD0_DELAY_OBS_0" width="14" begin="29" end="16" resetval="0x0" description="Observation register containing gate training first hard 0 DQS slave delay for slice 0." range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_ERROR_OBS_0" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing write leveling error status for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_53" acronym="DDRSS_PHY_53" offset="0x40D4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_HARD1_DELAY_OBS_0" width="14" begin="13" end="0" resetval="0x0" description="Observation register containing gate training last hard 1 DQS slave delay for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_54" acronym="DDRSS_PHY_54" offset="0x40D8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_STATUS_OBS_0" width="18" begin="17" end="0" resetval="0x0" description="Observation register containing gate training status for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_55" acronym="DDRSS_PHY_55" offset="0x40DC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_0" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing read leveling data window trailing edge slave delay setting for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_0" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing read leveling data window leading edge slave delay setting for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_56" acronym="DDRSS_PHY_56" offset="0x40E0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_0" width="2" begin="1" end="0" resetval="0x0" description="Observation register containing read leveling number of windows found for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_57" acronym="DDRSS_PHY_57" offset="0x40E4" width="32" description="">
    <bitfield id="PHY_RDLVL_STATUS_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing read leveling status for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_58" acronym="DDRSS_PHY_58" offset="0x40E8" width="32" description="">
    <bitfield id="PHY_RDLVL_PERIODIC_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic read leveling status for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_59" acronym="DDRSS_PHY_59" offset="0x40EC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WDQLVL_DQDM_TE_DLY_OBS_0" width="11" begin="26" end="16" resetval="0x7FF" description="Observation register containing write data leveling data window trailing edge slave delay setting for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WDQLVL_DQDM_LE_DLY_OBS_0" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing write data leveling data window leading edge slave delay setting for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_60" acronym="DDRSS_PHY_60" offset="0x40F0" width="32" description="">
    <bitfield id="PHY_WDQLVL_STATUS_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing write data leveling status for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_61" acronym="DDRSS_PHY_61" offset="0x40F4" width="32" description="">
    <bitfield id="PHY_WDQLVL_PERIODIC_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic write data leveling status for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_62" acronym="DDRSS_PHY_62" offset="0x40F8" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_MODE_0" width="31" begin="30" end="0" resetval="0x0" description="DDL mode for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_63" acronym="DDRSS_PHY_63" offset="0x40FC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_MASK_0" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_64" acronym="DDRSS_PHY_64" offset="0x4100" width="32" description="">
    <bitfield id="PHY_DDL_TEST_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_65" acronym="DDRSS_PHY_65" offset="0x4104" width="32" description="">
    <bitfield id="PHY_DDL_TEST_MSTR_DLY_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation delays for slice 0 master DDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_66" acronym="DDRSS_PHY_66" offset="0x4108" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_OVERRIDE_0" width="1" begin="24" end="24" resetval="0x0" description="Manual setting of RX Calibration enable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_RX_CAL_START_0" width="1" begin="16" end="16" resetval="0x0" description="Manual RX Calibration start for slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_WDQS_OE_EXTEND_0" width="1" begin="8" end="8" resetval="0x0" description="LPDDR4 write preamble extension enable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_TRACK_UPD_THRESHOLD_0" width="8" begin="7" end="0" resetval="0x0" description="Specify threshold value for PHY init update tracking for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_67" acronym="DDRSS_PHY_67" offset="0x410C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ0_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ0 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLICE_RXCAL_SHUTOFF_FDBK_OE_0" width="1" begin="8" end="8" resetval="0x0" description="Data slice power reduction disable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_SAMPLE_WAIT_0" width="8" begin="7" end="0" resetval="0x0" description="RX Calibration state machine wait count for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_68" acronym="DDRSS_PHY_68" offset="0x4110" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ2_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ2 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ1_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ1 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_69" acronym="DDRSS_PHY_69" offset="0x4114" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ4_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ4 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ3_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ3 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_70" acronym="DDRSS_PHY_70" offset="0x4118" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ6_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ6 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ5_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ5 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_71" acronym="DDRSS_PHY_71" offset="0x411C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ7_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ7 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_72" acronym="DDRSS_PHY_72" offset="0x4120" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DM_0" width="18" begin="17" end="0" resetval="0x0" description="RX Calibration codes for DM for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_73" acronym="DDRSS_PHY_73" offset="0x4124" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_FDBK_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for FDBK for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQS_0" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQS for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_74" acronym="DDRSS_PHY_74" offset="0x4128" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RX_CAL_LOCK_OBS_0" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration lock results for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RX_CAL_OBS_0" width="11" begin="10" end="0" resetval="0x0" description="RX Calibration results for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_75" acronym="DDRSS_PHY_75" offset="0x412C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_COMP_VAL_0" width="1" begin="24" end="24" resetval="0x0" description="Expected C value from RX pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DIFF_ADJUST_0" width="7" begin="22" end="16" resetval="0x0" description="Fine adjustment for Single-Ended RX pad of RX CAL V2 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_SE_ADJUST_0" width="7" begin="14" end="8" resetval="0x0" description="Fine adjustment for Single-Ended RX pad of RX CAL V2 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DISABLE_0" width="1" begin="0" end="0" resetval="0x1" description="RX CAL disable signal for slice 0, set 1 to bypass the rx calibration" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_76" acronym="DDRSS_PHY_76" offset="0x4130" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_BIAS_EN_0" width="11" begin="26" end="16" resetval="0x0" description="Controls RX_BIAS_EN pin for each pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_INDEX_MASK_0" width="12" begin="11" end="0" resetval="0x0" description="RX offset calibration mask of all RX pad for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_77" acronym="DDRSS_PHY_77" offset="0x4134" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WEIGHT_0" width="2" begin="25" end="24" resetval="0x0" description="Determines weight of average calculating for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_TIMEOUT_0" width="8" begin="23" end="16" resetval="0x0" description="Determines timeout number of iteration for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_SAMPLE_WAIT_0" width="8" begin="15" end="8" resetval="0x0" description="Determines number of cycles to wait for each sample for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_STATIC_TOG_DISABLE_0" width="5" begin="4" end="0" resetval="0x0" description="Control to disable toggle during static activity for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_78" acronym="DDRSS_PHY_78" offset="0x4138" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_DIRECT_0" width="1" begin="24" end="24" resetval="0x0" description="Adjust direction for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_THRSHLD_0" width="8" begin="23" end="16" resetval="0x0" description="Duty cycle adjust threshold around the mid-point for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_SAMPLE_CNT_0" width="8" begin="15" end="8" resetval="0x0" description="Duty cycle adjust sample count for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_START_0" width="6" begin="5" end="0" resetval="0x0" description="Duty cycle adjust starting value for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_79" acronym="DDRSS_PHY_79" offset="0x413C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FDBK_PWR_CTRL_0" width="3" begin="26" end="24" resetval="0x0" description="Shutoff gate feedback IO to reduce power for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_SW_RANK_0" width="2" begin="17" end="16" resetval="0x1" description="Rank selection for software based duty cycle correction for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_START_0" width="1" begin="8" end="8" resetval="0x0" description="Manual trigger for DCC for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_POLARITY_0" width="1" begin="0" end="0" resetval="0x0" description="Calibration polarity for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_80" acronym="DDRSS_PHY_80" offset="0x4140" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLICE_PWR_RDC_DISABLE_0" width="1" begin="24" end="24" resetval="0x0" description="Data slice power reduction disable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DCC_RXCAL_CTRL_GATE_DISABLE_0" width="1" begin="16" end="16" resetval="0x0" description="Data slice DCC and RX_CAL block power reduction disable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDPATH_GATE_DISABLE_0" width="1" begin="8" end="8" resetval="0x0" description="Data slice read path power reduction disable for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLV_DLY_CTRL_GATE_DISABLE_0" width="1" begin="0" end="0" resetval="0x0" description="Data slice slv_dly_control block power reduction disable for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_81" acronym="DDRSS_PHY_81" offset="0x4144" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_FSM_ERROR_INFO_0" width="14" begin="29" end="16" resetval="0x0" description="Data slice level FSM Error Info for slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_REGIF_0" width="11" begin="10" end="0" resetval="0x0" description="Inject parity error to register interface signals for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_82" acronym="DDRSS_PHY_82" offset="0x4148" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_DS_FSM_ERROR_INFO_WOCLR_0" width="14" begin="29" end="16" resetval="0x0" description="Data slice level FSM Error Info for slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_FSM_ERROR_INFO_MASK_0" width="14" begin="13" end="0" resetval="0x0" description="Data slice level FSM Error Info Mask for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_83" acronym="DDRSS_PHY_83" offset="0x414C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_DS_TRAIN_CALIB_ERROR_INFO_WOCLR_0" width="5" begin="20" end="16" resetval="0x0" description="Data slice level training/calibration Error Info for slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_TRAIN_CALIB_ERROR_INFO_MASK_0" width="5" begin="12" end="8" resetval="0x0" description="Data slice level training/calibration Error Info Mask for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_TRAIN_CALIB_ERROR_INFO_0" width="5" begin="4" end="0" resetval="0x0" description="Data slice level training/calibration Error Info for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_84" acronym="DDRSS_PHY_84" offset="0x4150" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_ENABLE_0" width="3" begin="26" end="24" resetval="0x0" description="Operation type tsel enables for DQS signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_SELECT_0" width="16" begin="23" end="8" resetval="0x0" description="Operation type tsel select values for DQ/DM signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_ENABLE_0" width="3" begin="2" end="0" resetval="0x0" description="Operation type tsel enables for DQ/DM signals for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_85" acronym="DDRSS_PHY_85" offset="0x4154" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_START_POINT_0" width="7" begin="30" end="24" resetval="0x0" description="Data slice initial VREF training start value for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TWO_CYC_PREAMBLE_0" width="2" begin="17" end="16" resetval="0x0" description="2 cycle preamble support for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_SELECT_0" width="16" begin="15" end="0" resetval="0x0" description="Operation type tsel select values for DQS signals for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_86" acronym="DDRSS_PHY_86" offset="0x4158" width="32" description="">
    <bitfield id="PHY_NTP_WDQ_STEP_SIZE_0" width="8" begin="31" end="24" resetval="0x0" description="Step size of WR DQ slave delay during No-Topology training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_TRAIN_EN_0" width="1" begin="16" end="16" resetval="0x0" description="Enable for No-Topology training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_TRAINING_CTRL_0" width="2" begin="9" end="8" resetval="0x0" description="Data slice vref training enable control for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_STOP_POINT_0" width="7" begin="6" end="0" resetval="0x0" description="Data slice initial VREF training stop value for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_87" acronym="DDRSS_PHY_87" offset="0x415C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_STOP_0" width="11" begin="26" end="16" resetval="0x0" description="End of WR DQ slave delay in No-Topology training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_START_0" width="11" begin="10" end="0" resetval="0x0" description="Starting WR DQ slave delay in No-Topology training for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_88" acronym="DDRSS_PHY_88" offset="0x4160" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WDQLVL_DVW_MIN_EN_0" width="1" begin="24" end="24" resetval="0x0" description="SW override to enable use of PHY_WDQLVL_DVW_MIN for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DVW_MIN_0" width="10" begin="17" end="8" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_BIT_EN_0" width="8" begin="7" end="0" resetval="0x0" description="Enable Bit for WR DQ during No-Topology training for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_89" acronym="DDRSS_PHY_89" offset="0x4164" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_0_0" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_TX_DCD_0" width="5" begin="20" end="16" resetval="0x0" description="Controls TX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FAST_LVL_EN_0" width="4" begin="11" end="8" resetval="0x0" description="Enable for fast multi-pattern window search for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_PER_START_OFFSET_0" width="6" begin="5" end="0" resetval="0x0" description="Peridic training start point offset for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_90" acronym="DDRSS_PHY_90" offset="0x4168" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_4_0" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_3_0" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_2_0" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_1_0" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_91" acronym="DDRSS_PHY_91" offset="0x416C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DM_RX_DCD_0" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for dm pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_7_0" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_6_0" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_5_0" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_92" acronym="DDRSS_PHY_92" offset="0x4170" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DSLICE_IO_CFG_0" width="6" begin="21" end="16" resetval="0x0" description="Controls PCLK/PARK pin for pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_FDBK_RX_DCD_0" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for fdbk pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DQS_RX_DCD_0" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for dqs pad for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_93" acronym="DDRSS_PHY_93" offset="0x4174" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ1_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQ1 slave delay setting for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ0_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQ0 slave delay setting for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_94" acronym="DDRSS_PHY_94" offset="0x4178" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ3_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQ3 slave delay setting for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ2_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQ2 slave delay setting for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_95" acronym="DDRSS_PHY_95" offset="0x417C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ5_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQ5 slave delay setting for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ4_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQ4 slave delay setting for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_96" acronym="DDRSS_PHY_96" offset="0x4180" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ7_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQ7 slave delay setting for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ6_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DQ6 slave delay setting for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_97" acronym="DDRSS_PHY_97" offset="0x4184" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_CLK_SEL_0" width="3" begin="18" end="16" resetval="0x0" description="Determines DCC CAL clock for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDM_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Read DM/DBI slave delay setting for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_98" acronym="DDRSS_PHY_98" offset="0x4188" width="32" description="">
    <bitfield id="PHY_DQS_OE_TIMING_0" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS output enable signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_WR_TIMING_0" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQ/DM write based termination enable and select signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_RD_TIMING_0" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM read based termination enable and select signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OE_TIMING_0" width="8" begin="7" end="0" resetval="0x0" description="Start/end timing values for DQ/DM output enable signals for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_99" acronym="DDRSS_PHY_99" offset="0x418C" width="32" description="">
    <bitfield id="PHY_DQS_TSEL_WR_TIMING_0" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS write based termination enable and select signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_OE_RD_TIMING_0" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS read based OE extension for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_RD_TIMING_0" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQS read based termination enable and select signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IO_PAD_DELAY_TIMING_0" width="4" begin="3" end="0" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_100" acronym="DDRSS_PHY_100" offset="0x4190" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_VREF_CTRL_DQ_0" width="12" begin="27" end="16" resetval="0x0" description="Pad VREF control settings for DQ slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_SETTING_TIME_0" width="16" begin="15" end="0" resetval="0x0" description="Number of cycles for vref settle after setting is changed for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_101" acronym="DDRSS_PHY_101" offset="0x4194" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_IE_DLY_0" width="2" begin="25" end="24" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_IE_TIMING_0" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS input enable signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_IE_TIMING_0" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM input enable signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_EN_0" width="1" begin="0" end="0" resetval="0x0" description="Enables the per-rank training and read/write timing capabilities for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_102" acronym="DDRSS_PHY_102" offset="0x4198" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_OE_DLY_0" width="5" begin="28" end="24" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for LP4 OE extension generation for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_TSEL_DLY_0" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DBI_MODE_0" width="1" begin="8" end="8" resetval="0x0" description="DBI mode for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IE_MODE_0" width="2" begin="1" end="0" resetval="0x0" description="Input enable mode bits for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_103" acronym="DDRSS_PHY_103" offset="0x419C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_STEP_0" width="6" begin="29" end="24" resetval="0x0" description="Incremental step size for master delay line locking algorithm for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_START_0" width="11" begin="18" end="8" resetval="0x0" description="Start value for master delay line locking algorithm for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_MASTER_MODE_0" width="4" begin="3" end="0" resetval="0x0" description="Master delay line override settings for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_104" acronym="DDRSS_PHY_104" offset="0x41A0" width="32" description="">
    <bitfield id="PHY_WRLVL_DLY_STEP_0" width="8" begin="31" end="24" resetval="0x0" description="DQS slave delay step size during write leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RPTR_UPDATE_0" width="4" begin="19" end="16" resetval="0x0" description="Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_HALF_MEASURE_0" width="8" begin="15" end="8" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle in the data slice master for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_WAIT_0" width="8" begin="7" end="0" resetval="0x0" description="Wait cycles for master delay line locking algorithm for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_105" acronym="DDRSS_PHY_105" offset="0x41A4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_RESP_WAIT_CNT_0" width="5" begin="28" end="24" resetval="0x0" description="Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_DLY_STEP_0" width="4" begin="19" end="16" resetval="0x0" description="DQS slave delay step size during gate training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_RESP_WAIT_CNT_0" width="6" begin="13" end="8" resetval="0x0" description="Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DLY_FINE_STEP_0" width="4" begin="3" end="0" resetval="0x0" description="DQS slave delay fine step size during write leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_106" acronym="DDRSS_PHY_106" offset="0x41A8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_FINAL_STEP_0" width="10" begin="25" end="16" resetval="0x0" description="Final backup step delay used in gate training algorithm for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_BACK_STEP_0" width="10" begin="9" end="0" resetval="0x0" description="Interim backup step delay used in gate training algorithm for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_107" acronym="DDRSS_PHY_107" offset="0x41AC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DLY_STEP_0" width="4" begin="27" end="24" resetval="0x0" description="DQS slave delay step size during read leveling for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOGGLE_PRE_SUPPORT_0" width="1" begin="16" end="16" resetval="0x0" description="Support the toggle read preamble for LPDDR4 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_QTR_DLY_STEP_0" width="4" begin="11" end="8" resetval="0x0" description="Defines the step granularity for the logic to use once an edge is found for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DLY_STEP_0" width="8" begin="7" end="0" resetval="0x0" description="DQ slave delay step size during write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_108" acronym="DDRSS_PHY_108" offset="0x41B0" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MAX_EDGE_0" width="10" begin="9" end="0" resetval="0x0" description="The maximun rdlvl slave delay search window for read eye training for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_109" acronym="DDRSS_PHY_109" offset="0x41B4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_PER_START_OFFSET_0" width="6" begin="29" end="24" resetval="0x0" description="Peridic training start point offset for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_RDLVL_DVW_MIN_EN_0" width="1" begin="16" end="16" resetval="0x0" description="SW override to enable use of PHY_RDLVL_DVW_MIN for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DVW_MIN_0" width="10" begin="9" end="0" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_110" acronym="DDRSS_PHY_110" offset="0x41B8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_INIT_DISABLE_0" width="2" begin="17" end="16" resetval="0x3" description="Disable duty cycle adjust at initialization for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRPATH_GATE_TIMING_0" width="3" begin="10" end="8" resetval="0x0" description="Write path clock gating timing for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRPATH_GATE_DISABLE_0" width="2" begin="1" end="0" resetval="0x0" description="Write path clock gating disable for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_111" acronym="DDRSS_PHY_111" offset="0x41BC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ_INIT_SLV_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Initial value of write DQ slave delay for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQS_INIT_SLV_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Initial value of write DQS slave delay for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_112" acronym="DDRSS_PHY_112" offset="0x41C0" width="32" description="">
    <bitfield id="PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_0" width="8" begin="31" end="24" resetval="0x0" description="Clock measurement cell threshold offset for differential signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DM_CLK_SE_THRSHLD_0" width="8" begin="23" end="16" resetval="0x0" description="Clock measurement cell threshold offset for single ended signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WDQLVL_ENABLE_0" width="1" begin="8" end="8" resetval="0x0" description="Enable duty cycle adjust during write DQ training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WRLVL_ENABLE_0" width="1" begin="0" end="0" resetval="0x0" description="Enable duty cycle adjust during write leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_113" acronym="DDRSS_PHY_113" offset="0x41C4" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_DLY_0" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is early for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEAS_DLY_STEP_ENABLE_0" width="6" begin="13" end="8" resetval="0x0" description="Data slice training step definition using phy_meas_dly_step_value for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQ_OSC_DELTA_0" width="7" begin="6" end="0" resetval="0x0" description="Slave delay offset that applies to a 1 bit change of dfi_wdq_osc_code for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_114" acronym="DDRSS_PHY_114" offset="0x41C8" width="32" description="">
    <bitfield id="PHY_DQ_DM_SWIZZLE0_0" width="32" begin="31" end="0" resetval="0x0" description="DQ/DM bit swizzling 0 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_115" acronym="DDRSS_PHY_115" offset="0x41CC" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_DM_SWIZZLE1_0" width="4" begin="3" end="0" resetval="0x0" description="DQ/DM bit swizzling 1 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_116" acronym="DDRSS_PHY_116" offset="0x41D0" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ1_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ1 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ0_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ0 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_117" acronym="DDRSS_PHY_117" offset="0x41D4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ3_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ3 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ2_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ2 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_118" acronym="DDRSS_PHY_118" offset="0x41D8" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ5_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ5 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ4_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ4 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_119" acronym="DDRSS_PHY_119" offset="0x41DC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ7_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ7 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ6_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ6 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_120" acronym="DDRSS_PHY_120" offset="0x41E0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Write clock slave delay setting for DQS for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDM_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DM for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_121" acronym="DDRSS_PHY_121" offset="0x41E4" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_0" width="10" begin="17" end="8" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ0 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_THRESHOLD_ADJUST_0" width="2" begin="1" end="0" resetval="0x0" description="Write level threshold adjust value based on those thresholds for DQS for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_122" acronym="DDRSS_PHY_122" offset="0x41E8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ1 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ0 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_123" acronym="DDRSS_PHY_123" offset="0x41EC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ2 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ1 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_124" acronym="DDRSS_PHY_124" offset="0x41F0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ3 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ2 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_125" acronym="DDRSS_PHY_125" offset="0x41F4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ4 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ3 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_126" acronym="DDRSS_PHY_126" offset="0x41F8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ5 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ4 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_127" acronym="DDRSS_PHY_127" offset="0x41FC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ6 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ5 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_128" acronym="DDRSS_PHY_128" offset="0x4200" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ7 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ6 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_129" acronym="DDRSS_PHY_129" offset="0x4204" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DM_RISE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DM for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ7 for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_130" acronym="DDRSS_PHY_130" offset="0x4208" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_GATE_SLAVE_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="Read DQS slave delay setting for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DM_FALL_SLAVE_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DM for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_131" acronym="DDRSS_PHY_131" offset="0x420C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DELAY_EARLY_THRESHOLD_0" width="10" begin="25" end="16" resetval="0x0" description="Write level delay threshold above which will be considered in previous cycle for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRITE_PATH_LAT_ADD_0" width="3" begin="10" end="8" resetval="0x0" description="Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_LATENCY_ADJUST_0" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_132" acronym="DDRSS_PHY_132" offset="0x4210" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_EARLY_FORCE_ZERO_0" width="1" begin="16" end="16" resetval="0x0" description="Force the final write level delay value (that meets the early threshold) to 0 for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DELAY_PERIOD_THRESHOLD_0" width="10" begin="9" end="0" resetval="0x0" description="Write level delay threshold below which will add a cycle of write path latency for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_133" acronym="DDRSS_PHY_133" offset="0x4214" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_LAT_ADJ_START_0" width="4" begin="19" end="16" resetval="0x0" description="Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_RDDQS_SLV_DLY_START_0" width="10" begin="9" end="0" resetval="0x0" description="Initial read DQS gate slave delay setting during gate training for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_134" acronym="DDRSS_PHY_134" offset="0x4218" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PASS_0" width="1" begin="24" end="24" resetval="0x0" description="Indicates if No-topology training found a passing result for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WRLAT_START_0" width="4" begin="19" end="16" resetval="0x0" description="Initial value for phy_write_path_lat_add for No-topology training and early threshold for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_START_0" width="11" begin="10" end="0" resetval="0x0" description="Initial DQ/DM slave delay setting during write data leveling for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_135" acronym="DDRSS_PHY_135" offset="0x421C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_0" width="10" begin="9" end="0" resetval="0x0" description="Read leveling starting value for the DQS/DQ slave delay settings for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_136" acronym="DDRSS_PHY_136" offset="0x4220" width="32" description="">
    <bitfield id="PHY_DATA_DC_DQ2_CLK_ADJUST_0" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ1_CLK_ADJUST_0" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ0_CLK_ADJUST_0" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQS_CLK_ADJUST_0" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_137" acronym="DDRSS_PHY_137" offset="0x4224" width="32" description="">
    <bitfield id="PHY_DATA_DC_DQ6_CLK_ADJUST_0" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ5_CLK_ADJUST_0" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ4_CLK_ADJUST_0" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ3_CLK_ADJUST_0" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_138" acronym="DDRSS_PHY_138" offset="0x4228" width="32" description="">
    <bitfield id="PHY_DSLICE_PAD_BOOSTPN_SETTING_0" width="16" begin="31" end="16" resetval="0x0" description="Setting for boost P/N of pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DM_CLK_ADJUST_0" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ7_CLK_ADJUST_0" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_139" acronym="DDRSS_PHY_139" offset="0x422C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_FFE_0" width="2" begin="17" end="16" resetval="0x0" description="TX_FFE setting for DQS pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_FFE_0" width="2" begin="9" end="8" resetval="0x0" description="TX_FFE setting for DQ/DM pad for slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DSLICE_PAD_RX_CTLE_SETTING_0" width="6" begin="5" end="0" resetval="0x0" description="Setting for RX ctle P/N of pad for slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_256" acronym="DDRSS_PHY_256" offset="0x4400" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IO_PAD_DELAY_TIMING_BYPASS_1" width="4" begin="19" end="16" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing on bypass mode for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WR_BYPASS_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write data clock bypass mode slave delay setting for slice 1.} PADDING_BEFORE" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_257" acronym="DDRSS_PHY_257" offset="0x4404" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRITE_PATH_LAT_ADD_BYPASS_1" width="3" begin="18" end="16" resetval="0x0" description="Number of cycles on bypass mode to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_1" width="10" begin="9" end="0" resetval="0x0" description="Write DQS bypass mode slave delay setting for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_258" acronym="DDRSS_PHY_258" offset="0x4408" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_BYPASS_OVERRIDE_1" width="1" begin="24" end="24" resetval="0x0" description="Bypass mode override setting for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_BYPASS_TWO_CYC_PREAMBLE_1" width="2" begin="17" end="16" resetval="0x0" description="Two_cycle_preamble for bypass mode for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQS bypass mode slave delay setting for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_259" acronym="DDRSS_PHY_259" offset="0x440C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ3_SHIFT_1" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ2_SHIFT_1" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ1_SHIFT_1" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ0_SHIFT_1" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_260" acronym="DDRSS_PHY_260" offset="0x4410" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ7_SHIFT_1" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ6_SHIFT_1" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ5_SHIFT_1" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ4_SHIFT_1" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_261" acronym="DDRSS_PHY_261" offset="0x4414" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_MULTICAST_EN_1" width="1" begin="24" end="24" resetval="0x1" description="When set, a register write will update parameters for all ranks at the same time in slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_RANK_CS_MAP_1" width="2" begin="17" end="16" resetval="0x0" description="Per-rank CS map for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQS_SHIFT_1" width="4" begin="11" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDM_SHIFT_1" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_262" acronym="DDRSS_PHY_262" offset="0x4418" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_1" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_DLY_1" width="5" begin="20" end="16" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_IE_DLY_1" width="2" begin="9" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_INDEX_1" width="1" begin="0" end="0" resetval="0x0" description="For per-rank training, indicates which rank's paramters are read/written for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_263" acronym="DDRSS_PHY_263" offset="0x441C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_OE_DLY_1" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for extended OE generation for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_WRPATH_GATE_DISABLE_1" width="2" begin="17" end="16" resetval="0x0" description="For LPDDR4 boot frequency, write path clock gating disable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_1" width="4" begin="11" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RPTR_UPDATE_1" width="4" begin="3" end="0" resetval="0x0" description="For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to releasing data from the entry FIFO for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_264" acronym="DDRSS_PHY_264" offset="0x4420" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPBK_DFX_TIMEOUT_EN_1" width="1" begin="24" end="24" resetval="0x0" description="Loopback read only test timeout mechanism enable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPBK_CONTROL_1" width="9" begin="16" end="8" resetval="0x0" description="Loopback control bits for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_LPBK_EN_1" width="2" begin="1" end="0" resetval="0x0" description="Loopback control en for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_265" acronym="DDRSS_PHY_265" offset="0x4424" width="32" description="">
    <bitfield id="PHY_AUTO_TIMING_MARGIN_CONTROL_1" width="32" begin="31" end="0" resetval="0x0" description="Auto timing marging control bits for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_266" acronym="DDRSS_PHY_266" offset="0x4428" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_TIMING_MARGIN_OBS_1" width="28" begin="27" end="0" resetval="0x0" description="Observation register for the auto_timing_margin for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_267" acronym="DDRSS_PHY_267" offset="0x442C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MULTI_PATT_ENABLE_1" width="1" begin="24" end="24" resetval="0x0" description="Read Leveling Multi-pattern enable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PRBS_PATTERN_MASK_1" width="9" begin="16" end="8" resetval="0x0" description="PRBS7 mask signal for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PRBS_PATTERN_START_1" width="7" begin="6" end="0" resetval="0x1" description="PRBS7 start pattern for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_268" acronym="DDRSS_PHY_268" offset="0x4430" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_TRAIN_OBS_1" width="7" begin="22" end="16" resetval="0x0" description="Observation register for best vref value for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_STEPSIZE_1" width="6" begin="13" end="8" resetval="0x0" description="Data slice initial VREF training step size for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MULTI_PATT_RST_DISABLE_1" width="1" begin="0" end="0" resetval="0x0" description="Read Leveling read level windows disable reset for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_269" acronym="DDRSS_PHY_269" offset="0x4434" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_SNAP_OBS_REGS_1" width="1" begin="24" end="24" resetval="0x0" description="Initiates a snapshot of the internal observation registers for slice 1." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_ERROR_DELAY_SELECT_1" width="4" begin="19" end="16" resetval="0x0" description="Number of cycles to wait for the DQS gate to close before flagging an error for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQS data clock bypass mode slave delay setting for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_270" acronym="DDRSS_PHY_270" offset="0x4438" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEM_CLASS_1" width="3" begin="26" end="24" resetval="0x0" description="Indicates the type of DRAM for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPDDR_1" width="1" begin="16" end="16" resetval="0x0" description="Adds a cycle of delay for the slice 1 to match the address slice." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_SMPL1_SLAVE_DELAY_1" width="9" begin="8" end="0" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate1 signal for on-the-fly read DQS training for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_271" acronym="DDRSS_PHY_271" offset="0x443C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ON_FLY_GATE_ADJUST_EN_1" width="2" begin="17" end="16" resetval="0x0" description="Control the on-the-fly gate adjustment for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_SMPL2_SLAVE_DELAY_1" width="9" begin="8" end="0" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate2 signal for on-the-fly read DQS training for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_272" acronym="DDRSS_PHY_272" offset="0x4440" width="32" description="">
    <bitfield id="PHY_GATE_TRACKING_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Report the on-the-fly gate measurement result for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_273" acronym="DDRSS_PHY_273" offset="0x4444" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_PST_AMBLE_1" width="2" begin="9" end="8" resetval="0x0" description="Controls the read postamble extension for LPDDR4 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DFI40_POLARITY_1" width="1" begin="0" end="0" resetval="0x0" description="Indicates the dfi_wrdata_cs_n and dfi_rddata_cs_n is low active or high active for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_274" acronym="DDRSS_PHY_274" offset="0x4448" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT8_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 8 data for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_275" acronym="DDRSS_PHY_275" offset="0x444C" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT9_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 9 data for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_276" acronym="DDRSS_PHY_276" offset="0x4450" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT10_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 10 data for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_277" acronym="DDRSS_PHY_277" offset="0x4454" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT11_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 11 data for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_278" acronym="DDRSS_PHY_278" offset="0x4458" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT12_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 12 data for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_279" acronym="DDRSS_PHY_279" offset="0x445C" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT13_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 13 data for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_280" acronym="DDRSS_PHY_280" offset="0x4460" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT14_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 14 data for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_281" acronym="DDRSS_PHY_281" offset="0x4464" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT15_1" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 15 data for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_282" acronym="DDRSS_PHY_282" offset="0x4468" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ_ENC_OBS_SELECT_1" width="3" begin="26" end="24" resetval="0x0" description="Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DLY_LOCK_OBS_SELECT_1" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_FIFO_PTR_RST_DISABLE_1" width="1" begin="8" end="8" resetval="0x0" description="Disables automatic reset of the read entry FIFO pointers for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLAVE_LOOP_CNT_UPDATE_1" width="3" begin="2" end="0" resetval="0x0" description="Reserved for future use for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_283" acronym="DDRSS_PHY_283" offset="0x446C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_PTR_OBS_SELECT_1" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_SHIFT_OBS_SELECT_1" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal write DQ/DQS automatic cycle/half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_ENC_OBS_SELECT_1" width="4" begin="11" end="8" resetval="0x0" description="Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ_ENC_OBS_SELECT_1" width="4" begin="3" end="0" resetval="0x0" description="Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_284" acronym="DDRSS_PHY_284" offset="0x4470" width="32" description="">
    <bitfield id="PHY_WRLVL_PER_START_1" width="8" begin="31" end="24" resetval="0x0" description="Observation register for write leveling status for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_ALGO_1" width="2" begin="17" end="16" resetval="0x0" description="Write leveling algorithm selection for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_LVL_DEBUG_CONT_1" width="1" begin="8" end="8" resetval="0x0" description="Allows the leveling state machine to advance (when in debug mode) for slice 1." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LVL_DEBUG_MODE_1" width="1" begin="0" end="0" resetval="0x0" description="Enables leveling debug mode for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_285" acronym="DDRSS_PHY_285" offset="0x4474" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_MASK_1" width="8" begin="23" end="16" resetval="0x0" description="For ECC slice, should set this register to do DQ bit mask for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_UPDT_WAIT_CNT_1" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_CAPTURE_CNT_1" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during write leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_286" acronym="DDRSS_PHY_286" offset="0x4478" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_UPDT_WAIT_CNT_1" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_CAPTURE_CNT_1" width="6" begin="21" end="16" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during gate training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_PER_START_1" width="10" begin="9" end="0" resetval="0x0" description="Value to be added to the current gate delay position as the staring point for periodic gate training for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_287" acronym="DDRSS_PHY_287" offset="0x447C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_OBS_SELECT_1" width="5" begin="28" end="24" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_OP_MODE_1" width="2" begin="17" end="16" resetval="0x0" description="Read leveling algorithm select for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_UPDT_WAIT_CNT_1" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_CAPTURE_CNT_1" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during read leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_288" acronym="DDRSS_PHY_288" offset="0x4480" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_BURST_CNT_1" width="6" begin="29" end="24" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_CLK_JITTER_TOLERANCE_1" width="8" begin="23" end="16" resetval="0x0" description="Defines the minimum gap requirment for the LE and TE window for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DATA_MASK_1" width="8" begin="15" end="8" resetval="0x0" description="Per-bit mask for read leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_PERIODIC_OBS_SELECT_1" width="8" begin="7" end="0" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during periodic read leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_289" acronym="DDRSS_PHY_289" offset="0x4484" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_UPDT_WAIT_CNT_1" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_1" width="11" begin="18" end="8" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_PATT_1" width="3" begin="2" end="0" resetval="0x0" description="Defines the training patterns to be used during the write data leveling sequence for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_290" acronym="DDRSS_PHY_290" offset="0x4488" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_WDQLVL_CLR_PREV_RESULTS_1" width="1" begin="16" end="16" resetval="0x0" description="Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 1." range="" rwaccess="W"/>
    <bitfield id="PHY_WDQLVL_PERIODIC_OBS_SELECT_1" width="8" begin="15" end="8" resetval="0x0" description="Select value to map specific information during or post periodic write data leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_OBS_SELECT_1" width="4" begin="3" end="0" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_291" acronym="DDRSS_PHY_291" offset="0x448C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DATADM_MASK_1" width="9" begin="8" end="0" resetval="0x0" description="Per-bit mask for write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_292" acronym="DDRSS_PHY_292" offset="0x4490" width="32" description="">
    <bitfield id="PHY_USER_PATT0_1" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_293" acronym="DDRSS_PHY_293" offset="0x4494" width="32" description="">
    <bitfield id="PHY_USER_PATT1_1" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_294" acronym="DDRSS_PHY_294" offset="0x4498" width="32" description="">
    <bitfield id="PHY_USER_PATT2_1" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_295" acronym="DDRSS_PHY_295" offset="0x449C" width="32" description="">
    <bitfield id="PHY_USER_PATT3_1" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_296" acronym="DDRSS_PHY_296" offset="0x44A0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_MULT_TRAIN_1" width="1" begin="16" end="16" resetval="0x0" description="Control for single pass only No-Topology training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_USER_PATT4_1" width="16" begin="15" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_297" acronym="DDRSS_PHY_297" offset="0x44A4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_1" width="10" begin="25" end="16" resetval="0x0" description="Threshold Criteria of period threshold after No-Topology training is completed for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_EARLY_THRESHOLD_1" width="10" begin="9" end="0" resetval="0x0" description="Threshold Criteria of early threshold after No-Topology training is completed for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_298" acronym="DDRSS_PHY_298" offset="0x44A8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_MAX_1" width="10" begin="25" end="16" resetval="0x0" description="Maximum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_MIN_1" width="10" begin="9" end="0" resetval="0x0" description="Minimum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_299" acronym="DDRSS_PHY_299" offset="0x44AC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_PTR_OBS_1" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing read entry FIFO pointers for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_MANUAL_CLEAR_1" width="6" begin="13" end="8" resetval="0x0" description="Manual reset/clear of internal logic for slice 1." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CALVL_VREF_DRIVING_SLICE_1" width="1" begin="0" end="0" resetval="0x0" description="Indicates if slice 1 is used to drive the VREF value to the device during CA training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_300" acronym="DDRSS_PHY_300" offset="0x44B0" width="32" description="">
    <bitfield id="PHY_LPBK_RESULT_OBS_1" width="32" begin="31" end="0" resetval="0x00100000" description="Observation register containing loopback status/results for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_301" acronym="DDRSS_PHY_301" offset="0x44B4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_MASTER_DLY_LOCK_OBS_1" width="11" begin="26" end="16" resetval="0x0" description="Observation register containing master delay results for slice 1." range="" rwaccess="R"/>
    <bitfield id="PHY_LPBK_ERROR_COUNT_OBS_1" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_302" acronym="DDRSS_PHY_302" offset="0x44B8" width="32" description="">
    <bitfield id="PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_1" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing read DQS DQ rising edge adder slave delay encoded value for slice 1." range="" rwaccess="R"/>
    <bitfield id="PHY_MEAS_DLY_STEP_VALUE_1" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing fraction of the cycle in 1 delay element, numerator with demominator of 512, for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_1" width="7" begin="14" end="8" resetval="0x0" description="Observation register containing read DQS base slave delay encoded value for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQ_SLV_DLY_ENC_OBS_1" width="7" begin="6" end="0" resetval="0x0" description="Observation register containing read DQ slave delay encoded values for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_303" acronym="DDRSS_PHY_303" offset="0x44BC" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_1" width="7" begin="30" end="24" resetval="0x0" description="Observation register containing write DQS base slave delay encoded value for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_1" width="11" begin="18" end="8" resetval="0x0" description="Observation register containing read DQS gate slave delay encoded value for slice 1." range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_1" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing read DQS DQ falling edge adder slave delay encoded value for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_304" acronym="DDRSS_PHY_304" offset="0x44C0" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WR_SHIFT_OBS_1" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for slice 1." range="" rwaccess="R"/>
    <bitfield id="PHY_WR_ADDER_SLV_DLY_ENC_OBS_1" width="8" begin="15" end="8" resetval="0x0" description="Observation register containing write adder slave delay encoded value for slice 1." range="" rwaccess="R"/>
    <bitfield id="PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_1" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing write DQ base slave delay encoded value for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_305" acronym="DDRSS_PHY_305" offset="0x44C4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_HARD1_DELAY_OBS_1" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing write leveling first hard 1 DQS slave delay for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_HARD0_DELAY_OBS_1" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing write leveling last hard 0 DQS slave delay for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_306" acronym="DDRSS_PHY_306" offset="0x44C8" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_STATUS_OBS_1" width="17" begin="16" end="0" resetval="0x0" description="Observation register containing write leveling status for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_307" acronym="DDRSS_PHY_307" offset="0x44CC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_1" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing gate sample2 slave delay encoded values for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_1" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing gate sample1 slave delay encoded values for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_308" acronym="DDRSS_PHY_308" offset="0x44D0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_HARD0_DELAY_OBS_1" width="14" begin="29" end="16" resetval="0x0" description="Observation register containing gate training first hard 0 DQS slave delay for slice 1." range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_ERROR_OBS_1" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing write leveling error status for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_309" acronym="DDRSS_PHY_309" offset="0x44D4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_HARD1_DELAY_OBS_1" width="14" begin="13" end="0" resetval="0x0" description="Observation register containing gate training last hard 1 DQS slave delay for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_310" acronym="DDRSS_PHY_310" offset="0x44D8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_STATUS_OBS_1" width="18" begin="17" end="0" resetval="0x0" description="Observation register containing gate training status for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_311" acronym="DDRSS_PHY_311" offset="0x44DC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_1" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing read leveling data window trailing edge slave delay setting for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_1" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing read leveling data window leading edge slave delay setting for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_312" acronym="DDRSS_PHY_312" offset="0x44E0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_1" width="2" begin="1" end="0" resetval="0x0" description="Observation register containing read leveling number of windows found for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_313" acronym="DDRSS_PHY_313" offset="0x44E4" width="32" description="">
    <bitfield id="PHY_RDLVL_STATUS_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing read leveling status for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_314" acronym="DDRSS_PHY_314" offset="0x44E8" width="32" description="">
    <bitfield id="PHY_RDLVL_PERIODIC_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic read leveling status for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_315" acronym="DDRSS_PHY_315" offset="0x44EC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WDQLVL_DQDM_TE_DLY_OBS_1" width="11" begin="26" end="16" resetval="0x7FF" description="Observation register containing write data leveling data window trailing edge slave delay setting for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WDQLVL_DQDM_LE_DLY_OBS_1" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing write data leveling data window leading edge slave delay setting for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_316" acronym="DDRSS_PHY_316" offset="0x44F0" width="32" description="">
    <bitfield id="PHY_WDQLVL_STATUS_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing write data leveling status for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_317" acronym="DDRSS_PHY_317" offset="0x44F4" width="32" description="">
    <bitfield id="PHY_WDQLVL_PERIODIC_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic write data leveling status for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_318" acronym="DDRSS_PHY_318" offset="0x44F8" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_MODE_1" width="31" begin="30" end="0" resetval="0x0" description="DDL mode for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_319" acronym="DDRSS_PHY_319" offset="0x44FC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_MASK_1" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_320" acronym="DDRSS_PHY_320" offset="0x4500" width="32" description="">
    <bitfield id="PHY_DDL_TEST_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_321" acronym="DDRSS_PHY_321" offset="0x4504" width="32" description="">
    <bitfield id="PHY_DDL_TEST_MSTR_DLY_OBS_1" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation delays for slice 1 master DDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_322" acronym="DDRSS_PHY_322" offset="0x4508" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_OVERRIDE_1" width="1" begin="24" end="24" resetval="0x0" description="Manual setting of RX Calibration enable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_RX_CAL_START_1" width="1" begin="16" end="16" resetval="0x0" description="Manual RX Calibration start for slice 1." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_WDQS_OE_EXTEND_1" width="1" begin="8" end="8" resetval="0x0" description="LPDDR4 write preamble extension enable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_TRACK_UPD_THRESHOLD_1" width="8" begin="7" end="0" resetval="0x0" description="Specify threshold value for PHY init update tracking for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_323" acronym="DDRSS_PHY_323" offset="0x450C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ0_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ0 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLICE_RXCAL_SHUTOFF_FDBK_OE_1" width="1" begin="8" end="8" resetval="0x0" description="Data slice power reduction disable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_SAMPLE_WAIT_1" width="8" begin="7" end="0" resetval="0x0" description="RX Calibration state machine wait count for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_324" acronym="DDRSS_PHY_324" offset="0x4510" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ2_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ2 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ1_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ1 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_325" acronym="DDRSS_PHY_325" offset="0x4514" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ4_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ4 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ3_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ3 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_326" acronym="DDRSS_PHY_326" offset="0x4518" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ6_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ6 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ5_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ5 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_327" acronym="DDRSS_PHY_327" offset="0x451C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ7_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ7 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_328" acronym="DDRSS_PHY_328" offset="0x4520" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DM_1" width="18" begin="17" end="0" resetval="0x0" description="RX Calibration codes for DM for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_329" acronym="DDRSS_PHY_329" offset="0x4524" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_FDBK_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for FDBK for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQS_1" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQS for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_330" acronym="DDRSS_PHY_330" offset="0x4528" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RX_CAL_LOCK_OBS_1" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration lock results for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RX_CAL_OBS_1" width="11" begin="10" end="0" resetval="0x0" description="RX Calibration results for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_331" acronym="DDRSS_PHY_331" offset="0x452C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_COMP_VAL_1" width="1" begin="24" end="24" resetval="0x0" description="Expected C value from RX pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DIFF_ADJUST_1" width="7" begin="22" end="16" resetval="0x0" description="Fine adjustment for Single-Ended RX pad of RX CAL V2 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_SE_ADJUST_1" width="7" begin="14" end="8" resetval="0x0" description="Fine adjustment for Single-Ended RX pad of RX CAL V2 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DISABLE_1" width="1" begin="0" end="0" resetval="0x1" description="RX CAL disable signal for slice 1, set 1 to bypass the rx calibration" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_332" acronym="DDRSS_PHY_332" offset="0x4530" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_BIAS_EN_1" width="11" begin="26" end="16" resetval="0x0" description="Controls RX_BIAS_EN pin for each pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_INDEX_MASK_1" width="12" begin="11" end="0" resetval="0x0" description="RX offset calibration mask of all RX pad for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_333" acronym="DDRSS_PHY_333" offset="0x4534" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WEIGHT_1" width="2" begin="25" end="24" resetval="0x0" description="Determines weight of average calculating for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_TIMEOUT_1" width="8" begin="23" end="16" resetval="0x0" description="Determines timeout number of iteration for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_SAMPLE_WAIT_1" width="8" begin="15" end="8" resetval="0x0" description="Determines number of cycles to wait for each sample for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_STATIC_TOG_DISABLE_1" width="5" begin="4" end="0" resetval="0x0" description="Control to disable toggle during static activity for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_334" acronym="DDRSS_PHY_334" offset="0x4538" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_DIRECT_1" width="1" begin="24" end="24" resetval="0x0" description="Adjust direction for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_THRSHLD_1" width="8" begin="23" end="16" resetval="0x0" description="Duty cycle adjust threshold around the mid-point for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_SAMPLE_CNT_1" width="8" begin="15" end="8" resetval="0x0" description="Duty cycle adjust sample count for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_START_1" width="6" begin="5" end="0" resetval="0x0" description="Duty cycle adjust starting value for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_335" acronym="DDRSS_PHY_335" offset="0x453C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FDBK_PWR_CTRL_1" width="3" begin="26" end="24" resetval="0x0" description="Shutoff gate feedback IO to reduce power for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_SW_RANK_1" width="2" begin="17" end="16" resetval="0x1" description="Rank selection for software based duty cycle correction for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_START_1" width="1" begin="8" end="8" resetval="0x0" description="Manual trigger for DCC for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_POLARITY_1" width="1" begin="0" end="0" resetval="0x0" description="Calibration polarity for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_336" acronym="DDRSS_PHY_336" offset="0x4540" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLICE_PWR_RDC_DISABLE_1" width="1" begin="24" end="24" resetval="0x0" description="Data slice power reduction disable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DCC_RXCAL_CTRL_GATE_DISABLE_1" width="1" begin="16" end="16" resetval="0x0" description="Data slice DCC and RX_CAL block power reduction disable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDPATH_GATE_DISABLE_1" width="1" begin="8" end="8" resetval="0x0" description="Data slice read path power reduction disable for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLV_DLY_CTRL_GATE_DISABLE_1" width="1" begin="0" end="0" resetval="0x0" description="Data slice slv_dly_control block power reduction disable for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_337" acronym="DDRSS_PHY_337" offset="0x4544" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_FSM_ERROR_INFO_1" width="14" begin="29" end="16" resetval="0x0" description="Data slice level FSM Error Info for slice 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_REGIF_1" width="11" begin="10" end="0" resetval="0x0" description="Inject parity error to register interface signals for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_338" acronym="DDRSS_PHY_338" offset="0x4548" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_DS_FSM_ERROR_INFO_WOCLR_1" width="14" begin="29" end="16" resetval="0x0" description="Data slice level FSM Error Info for slice 1." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_FSM_ERROR_INFO_MASK_1" width="14" begin="13" end="0" resetval="0x0" description="Data slice level FSM Error Info Mask for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_339" acronym="DDRSS_PHY_339" offset="0x454C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_DS_TRAIN_CALIB_ERROR_INFO_WOCLR_1" width="5" begin="20" end="16" resetval="0x0" description="Data slice level training/calibration Error Info for slice 1." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_TRAIN_CALIB_ERROR_INFO_MASK_1" width="5" begin="12" end="8" resetval="0x0" description="Data slice level training/calibration Error Info Mask for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_TRAIN_CALIB_ERROR_INFO_1" width="5" begin="4" end="0" resetval="0x0" description="Data slice level training/calibration Error Info for slice 1." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_340" acronym="DDRSS_PHY_340" offset="0x4550" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_ENABLE_1" width="3" begin="26" end="24" resetval="0x0" description="Operation type tsel enables for DQS signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_SELECT_1" width="16" begin="23" end="8" resetval="0x0" description="Operation type tsel select values for DQ/DM signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_ENABLE_1" width="3" begin="2" end="0" resetval="0x0" description="Operation type tsel enables for DQ/DM signals for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_341" acronym="DDRSS_PHY_341" offset="0x4554" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_START_POINT_1" width="7" begin="30" end="24" resetval="0x0" description="Data slice initial VREF training start value for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TWO_CYC_PREAMBLE_1" width="2" begin="17" end="16" resetval="0x0" description="2 cycle preamble support for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_SELECT_1" width="16" begin="15" end="0" resetval="0x0" description="Operation type tsel select values for DQS signals for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_342" acronym="DDRSS_PHY_342" offset="0x4558" width="32" description="">
    <bitfield id="PHY_NTP_WDQ_STEP_SIZE_1" width="8" begin="31" end="24" resetval="0x0" description="Step size of WR DQ slave delay during No-Topology training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_TRAIN_EN_1" width="1" begin="16" end="16" resetval="0x0" description="Enable for No-Topology training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_TRAINING_CTRL_1" width="2" begin="9" end="8" resetval="0x0" description="Data slice vref training enable control for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_STOP_POINT_1" width="7" begin="6" end="0" resetval="0x0" description="Data slice initial VREF training stop value for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_343" acronym="DDRSS_PHY_343" offset="0x455C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_STOP_1" width="11" begin="26" end="16" resetval="0x0" description="End of WR DQ slave delay in No-Topology training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_START_1" width="11" begin="10" end="0" resetval="0x0" description="Starting WR DQ slave delay in No-Topology training for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_344" acronym="DDRSS_PHY_344" offset="0x4560" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WDQLVL_DVW_MIN_EN_1" width="1" begin="24" end="24" resetval="0x0" description="SW override to enable use of PHY_WDQLVL_DVW_MIN for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DVW_MIN_1" width="10" begin="17" end="8" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_BIT_EN_1" width="8" begin="7" end="0" resetval="0x0" description="Enable Bit for WR DQ during No-Topology training for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_345" acronym="DDRSS_PHY_345" offset="0x4564" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_0_1" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_TX_DCD_1" width="5" begin="20" end="16" resetval="0x0" description="Controls TX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FAST_LVL_EN_1" width="4" begin="11" end="8" resetval="0x0" description="Enable for fast multi-pattern window search for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_PER_START_OFFSET_1" width="6" begin="5" end="0" resetval="0x0" description="Peridic training start point offset for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_346" acronym="DDRSS_PHY_346" offset="0x4568" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_4_1" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_3_1" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_2_1" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_1_1" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_347" acronym="DDRSS_PHY_347" offset="0x456C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DM_RX_DCD_1" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for dm pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_7_1" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_6_1" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_5_1" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_348" acronym="DDRSS_PHY_348" offset="0x4570" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DSLICE_IO_CFG_1" width="6" begin="21" end="16" resetval="0x0" description="Controls PCLK/PARK pin for pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_FDBK_RX_DCD_1" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for fdbk pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DQS_RX_DCD_1" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for dqs pad for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_349" acronym="DDRSS_PHY_349" offset="0x4574" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ1_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQ1 slave delay setting for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ0_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQ0 slave delay setting for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_350" acronym="DDRSS_PHY_350" offset="0x4578" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ3_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQ3 slave delay setting for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ2_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQ2 slave delay setting for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_351" acronym="DDRSS_PHY_351" offset="0x457C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ5_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQ5 slave delay setting for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ4_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQ4 slave delay setting for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_352" acronym="DDRSS_PHY_352" offset="0x4580" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ7_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQ7 slave delay setting for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ6_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DQ6 slave delay setting for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_353" acronym="DDRSS_PHY_353" offset="0x4584" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_CLK_SEL_1" width="3" begin="18" end="16" resetval="0x0" description="Determines DCC CAL clock for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDM_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Read DM/DBI slave delay setting for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_354" acronym="DDRSS_PHY_354" offset="0x4588" width="32" description="">
    <bitfield id="PHY_DQS_OE_TIMING_1" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS output enable signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_WR_TIMING_1" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQ/DM write based termination enable and select signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_RD_TIMING_1" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM read based termination enable and select signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OE_TIMING_1" width="8" begin="7" end="0" resetval="0x0" description="Start/end timing values for DQ/DM output enable signals for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_355" acronym="DDRSS_PHY_355" offset="0x458C" width="32" description="">
    <bitfield id="PHY_DQS_TSEL_WR_TIMING_1" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS write based termination enable and select signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_OE_RD_TIMING_1" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS read based OE extension for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_RD_TIMING_1" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQS read based termination enable and select signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IO_PAD_DELAY_TIMING_1" width="4" begin="3" end="0" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_356" acronym="DDRSS_PHY_356" offset="0x4590" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_VREF_CTRL_DQ_1" width="12" begin="27" end="16" resetval="0x0" description="Pad VREF control settings for DQ slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_SETTING_TIME_1" width="16" begin="15" end="0" resetval="0x0" description="Number of cycles for vref settle after setting is changed for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_357" acronym="DDRSS_PHY_357" offset="0x4594" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_IE_DLY_1" width="2" begin="25" end="24" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_IE_TIMING_1" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS input enable signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_IE_TIMING_1" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM input enable signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_EN_1" width="1" begin="0" end="0" resetval="0x0" description="Enables the per-rank training and read/write timing capabilities for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_358" acronym="DDRSS_PHY_358" offset="0x4598" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_OE_DLY_1" width="5" begin="28" end="24" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for LP4 OE extension generation for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_TSEL_DLY_1" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DBI_MODE_1" width="1" begin="8" end="8" resetval="0x0" description="DBI mode for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IE_MODE_1" width="2" begin="1" end="0" resetval="0x0" description="Input enable mode bits for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_359" acronym="DDRSS_PHY_359" offset="0x459C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_STEP_1" width="6" begin="29" end="24" resetval="0x0" description="Incremental step size for master delay line locking algorithm for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_START_1" width="11" begin="18" end="8" resetval="0x0" description="Start value for master delay line locking algorithm for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_MASTER_MODE_1" width="4" begin="3" end="0" resetval="0x0" description="Master delay line override settings for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_360" acronym="DDRSS_PHY_360" offset="0x45A0" width="32" description="">
    <bitfield id="PHY_WRLVL_DLY_STEP_1" width="8" begin="31" end="24" resetval="0x0" description="DQS slave delay step size during write leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RPTR_UPDATE_1" width="4" begin="19" end="16" resetval="0x0" description="Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_HALF_MEASURE_1" width="8" begin="15" end="8" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle in the data slice master for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_WAIT_1" width="8" begin="7" end="0" resetval="0x0" description="Wait cycles for master delay line locking algorithm for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_361" acronym="DDRSS_PHY_361" offset="0x45A4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_RESP_WAIT_CNT_1" width="5" begin="28" end="24" resetval="0x0" description="Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_DLY_STEP_1" width="4" begin="19" end="16" resetval="0x0" description="DQS slave delay step size during gate training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_RESP_WAIT_CNT_1" width="6" begin="13" end="8" resetval="0x0" description="Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DLY_FINE_STEP_1" width="4" begin="3" end="0" resetval="0x0" description="DQS slave delay fine step size during write leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_362" acronym="DDRSS_PHY_362" offset="0x45A8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_FINAL_STEP_1" width="10" begin="25" end="16" resetval="0x0" description="Final backup step delay used in gate training algorithm for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_BACK_STEP_1" width="10" begin="9" end="0" resetval="0x0" description="Interim backup step delay used in gate training algorithm for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_363" acronym="DDRSS_PHY_363" offset="0x45AC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DLY_STEP_1" width="4" begin="27" end="24" resetval="0x0" description="DQS slave delay step size during read leveling for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOGGLE_PRE_SUPPORT_1" width="1" begin="16" end="16" resetval="0x0" description="Support the toggle read preamble for LPDDR4 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_QTR_DLY_STEP_1" width="4" begin="11" end="8" resetval="0x0" description="Defines the step granularity for the logic to use once an edge is found for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DLY_STEP_1" width="8" begin="7" end="0" resetval="0x0" description="DQ slave delay step size during write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_364" acronym="DDRSS_PHY_364" offset="0x45B0" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MAX_EDGE_1" width="10" begin="9" end="0" resetval="0x0" description="The maximun rdlvl slave delay search window for read eye training for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_365" acronym="DDRSS_PHY_365" offset="0x45B4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_PER_START_OFFSET_1" width="6" begin="29" end="24" resetval="0x0" description="Peridic training start point offset for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_RDLVL_DVW_MIN_EN_1" width="1" begin="16" end="16" resetval="0x0" description="SW override to enable use of PHY_RDLVL_DVW_MIN for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DVW_MIN_1" width="10" begin="9" end="0" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_366" acronym="DDRSS_PHY_366" offset="0x45B8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_INIT_DISABLE_1" width="2" begin="17" end="16" resetval="0x3" description="Disable duty cycle adjust at initialization for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRPATH_GATE_TIMING_1" width="3" begin="10" end="8" resetval="0x0" description="Write path clock gating timing for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRPATH_GATE_DISABLE_1" width="2" begin="1" end="0" resetval="0x0" description="Write path clock gating disable for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_367" acronym="DDRSS_PHY_367" offset="0x45BC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ_INIT_SLV_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Initial value of write DQ slave delay for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQS_INIT_SLV_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Initial value of write DQS slave delay for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_368" acronym="DDRSS_PHY_368" offset="0x45C0" width="32" description="">
    <bitfield id="PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_1" width="8" begin="31" end="24" resetval="0x0" description="Clock measurement cell threshold offset for differential signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DM_CLK_SE_THRSHLD_1" width="8" begin="23" end="16" resetval="0x0" description="Clock measurement cell threshold offset for single ended signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WDQLVL_ENABLE_1" width="1" begin="8" end="8" resetval="0x0" description="Enable duty cycle adjust during write DQ training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WRLVL_ENABLE_1" width="1" begin="0" end="0" resetval="0x0" description="Enable duty cycle adjust during write leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_369" acronym="DDRSS_PHY_369" offset="0x45C4" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_DLY_1" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is early for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEAS_DLY_STEP_ENABLE_1" width="6" begin="13" end="8" resetval="0x0" description="Data slice training step definition using phy_meas_dly_step_value for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQ_OSC_DELTA_1" width="7" begin="6" end="0" resetval="0x0" description="Slave delay offset that applies to a 1 bit change of dfi_wdq_osc_code for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_370" acronym="DDRSS_PHY_370" offset="0x45C8" width="32" description="">
    <bitfield id="PHY_DQ_DM_SWIZZLE0_1" width="32" begin="31" end="0" resetval="0x0" description="DQ/DM bit swizzling 0 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_371" acronym="DDRSS_PHY_371" offset="0x45CC" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_DM_SWIZZLE1_1" width="4" begin="3" end="0" resetval="0x0" description="DQ/DM bit swizzling 1 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_372" acronym="DDRSS_PHY_372" offset="0x45D0" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ1_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ1 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ0_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ0 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_373" acronym="DDRSS_PHY_373" offset="0x45D4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ3_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ3 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ2_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ2 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_374" acronym="DDRSS_PHY_374" offset="0x45D8" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ5_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ5 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ4_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ4 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_375" acronym="DDRSS_PHY_375" offset="0x45DC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ7_SLAVE_DELAY_1" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ7 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ6_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ6 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_376" acronym="DDRSS_PHY_376" offset="0x45E0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Write clock slave delay setting for DQS for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDM_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DM for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_377" acronym="DDRSS_PHY_377" offset="0x45E4" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_1" width="10" begin="17" end="8" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ0 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_THRESHOLD_ADJUST_1" width="2" begin="1" end="0" resetval="0x0" description="Write level threshold adjust value based on those thresholds for DQS for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_378" acronym="DDRSS_PHY_378" offset="0x45E8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ1 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ0 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_379" acronym="DDRSS_PHY_379" offset="0x45EC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ2 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ1 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_380" acronym="DDRSS_PHY_380" offset="0x45F0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ3 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ2 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_381" acronym="DDRSS_PHY_381" offset="0x45F4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ4 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ3 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_382" acronym="DDRSS_PHY_382" offset="0x45F8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ5 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ4 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_383" acronym="DDRSS_PHY_383" offset="0x45FC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ6 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ5 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_384" acronym="DDRSS_PHY_384" offset="0x4600" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ7 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ6 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_385" acronym="DDRSS_PHY_385" offset="0x4604" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DM_RISE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DM for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ7 for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_386" acronym="DDRSS_PHY_386" offset="0x4608" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_GATE_SLAVE_DELAY_1" width="10" begin="25" end="16" resetval="0x0" description="Read DQS slave delay setting for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DM_FALL_SLAVE_DELAY_1" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DM for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_387" acronym="DDRSS_PHY_387" offset="0x460C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DELAY_EARLY_THRESHOLD_1" width="10" begin="25" end="16" resetval="0x0" description="Write level delay threshold above which will be considered in previous cycle for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRITE_PATH_LAT_ADD_1" width="3" begin="10" end="8" resetval="0x0" description="Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_LATENCY_ADJUST_1" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_388" acronym="DDRSS_PHY_388" offset="0x4610" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_EARLY_FORCE_ZERO_1" width="1" begin="16" end="16" resetval="0x0" description="Force the final write level delay value (that meets the early threshold) to 0 for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DELAY_PERIOD_THRESHOLD_1" width="10" begin="9" end="0" resetval="0x0" description="Write level delay threshold below which will add a cycle of write path latency for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_389" acronym="DDRSS_PHY_389" offset="0x4614" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_LAT_ADJ_START_1" width="4" begin="19" end="16" resetval="0x0" description="Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_RDDQS_SLV_DLY_START_1" width="10" begin="9" end="0" resetval="0x0" description="Initial read DQS gate slave delay setting during gate training for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_390" acronym="DDRSS_PHY_390" offset="0x4618" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PASS_1" width="1" begin="24" end="24" resetval="0x0" description="Indicates if No-topology training found a passing result for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WRLAT_START_1" width="4" begin="19" end="16" resetval="0x0" description="Initial value for phy_write_path_lat_add for No-topology training and early threshold for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_START_1" width="11" begin="10" end="0" resetval="0x0" description="Initial DQ/DM slave delay setting during write data leveling for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_391" acronym="DDRSS_PHY_391" offset="0x461C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_1" width="10" begin="9" end="0" resetval="0x0" description="Read leveling starting value for the DQS/DQ slave delay settings for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_392" acronym="DDRSS_PHY_392" offset="0x4620" width="32" description="">
    <bitfield id="PHY_DATA_DC_DQ2_CLK_ADJUST_1" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ1_CLK_ADJUST_1" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ0_CLK_ADJUST_1" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQS_CLK_ADJUST_1" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_393" acronym="DDRSS_PHY_393" offset="0x4624" width="32" description="">
    <bitfield id="PHY_DATA_DC_DQ6_CLK_ADJUST_1" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ5_CLK_ADJUST_1" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ4_CLK_ADJUST_1" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ3_CLK_ADJUST_1" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_394" acronym="DDRSS_PHY_394" offset="0x4628" width="32" description="">
    <bitfield id="PHY_DSLICE_PAD_BOOSTPN_SETTING_1" width="16" begin="31" end="16" resetval="0x0" description="Setting for boost P/N of pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DM_CLK_ADJUST_1" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ7_CLK_ADJUST_1" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_395" acronym="DDRSS_PHY_395" offset="0x462C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_FFE_1" width="2" begin="17" end="16" resetval="0x0" description="TX_FFE setting for DQS pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_FFE_1" width="2" begin="9" end="8" resetval="0x0" description="TX_FFE setting for DQ/DM pad for slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DSLICE_PAD_RX_CTLE_SETTING_1" width="6" begin="5" end="0" resetval="0x0" description="Setting for RX ctle P/N of pad for slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_512" acronym="DDRSS_PHY_512" offset="0x4800" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IO_PAD_DELAY_TIMING_BYPASS_2" width="4" begin="19" end="16" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing on bypass mode for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WR_BYPASS_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Write data clock bypass mode slave delay setting for slice 2.} PADDING_BEFORE" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_513" acronym="DDRSS_PHY_513" offset="0x4804" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRITE_PATH_LAT_ADD_BYPASS_2" width="3" begin="18" end="16" resetval="0x0" description="Number of cycles on bypass mode to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_2" width="10" begin="9" end="0" resetval="0x0" description="Write DQS bypass mode slave delay setting for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_514" acronym="DDRSS_PHY_514" offset="0x4808" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_BYPASS_OVERRIDE_2" width="1" begin="24" end="24" resetval="0x0" description="Bypass mode override setting for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_BYPASS_TWO_CYC_PREAMBLE_2" width="2" begin="17" end="16" resetval="0x0" description="Two_cycle_preamble for bypass mode for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Read DQS bypass mode slave delay setting for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_515" acronym="DDRSS_PHY_515" offset="0x480C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ3_SHIFT_2" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ2_SHIFT_2" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ1_SHIFT_2" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ0_SHIFT_2" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_516" acronym="DDRSS_PHY_516" offset="0x4810" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ7_SHIFT_2" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ6_SHIFT_2" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ5_SHIFT_2" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ4_SHIFT_2" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_517" acronym="DDRSS_PHY_517" offset="0x4814" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_MULTICAST_EN_2" width="1" begin="24" end="24" resetval="0x1" description="When set, a register write will update parameters for all ranks at the same time in slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_RANK_CS_MAP_2" width="2" begin="17" end="16" resetval="0x0" description="Per-rank CS map for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQS_SHIFT_2" width="4" begin="11" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDM_SHIFT_2" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_518" acronym="DDRSS_PHY_518" offset="0x4818" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_2" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_DLY_2" width="5" begin="20" end="16" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_IE_DLY_2" width="2" begin="9" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_INDEX_2" width="1" begin="0" end="0" resetval="0x0" description="For per-rank training, indicates which rank's paramters are read/written for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_519" acronym="DDRSS_PHY_519" offset="0x481C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_OE_DLY_2" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for extended OE generation for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_WRPATH_GATE_DISABLE_2" width="2" begin="17" end="16" resetval="0x0" description="For LPDDR4 boot frequency, write path clock gating disable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_2" width="4" begin="11" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RPTR_UPDATE_2" width="4" begin="3" end="0" resetval="0x0" description="For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to releasing data from the entry FIFO for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_520" acronym="DDRSS_PHY_520" offset="0x4820" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPBK_DFX_TIMEOUT_EN_2" width="1" begin="24" end="24" resetval="0x0" description="Loopback read only test timeout mechanism enable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPBK_CONTROL_2" width="9" begin="16" end="8" resetval="0x0" description="Loopback control bits for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_LPBK_EN_2" width="2" begin="1" end="0" resetval="0x0" description="Loopback control en for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_521" acronym="DDRSS_PHY_521" offset="0x4824" width="32" description="">
    <bitfield id="PHY_AUTO_TIMING_MARGIN_CONTROL_2" width="32" begin="31" end="0" resetval="0x0" description="Auto timing marging control bits for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_522" acronym="DDRSS_PHY_522" offset="0x4828" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_TIMING_MARGIN_OBS_2" width="28" begin="27" end="0" resetval="0x0" description="Observation register for the auto_timing_margin for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_523" acronym="DDRSS_PHY_523" offset="0x482C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MULTI_PATT_ENABLE_2" width="1" begin="24" end="24" resetval="0x0" description="Read Leveling Multi-pattern enable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PRBS_PATTERN_MASK_2" width="9" begin="16" end="8" resetval="0x0" description="PRBS7 mask signal for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PRBS_PATTERN_START_2" width="7" begin="6" end="0" resetval="0x1" description="PRBS7 start pattern for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_524" acronym="DDRSS_PHY_524" offset="0x4830" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_TRAIN_OBS_2" width="7" begin="22" end="16" resetval="0x0" description="Observation register for best vref value for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_STEPSIZE_2" width="6" begin="13" end="8" resetval="0x0" description="Data slice initial VREF training step size for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MULTI_PATT_RST_DISABLE_2" width="1" begin="0" end="0" resetval="0x0" description="Read Leveling read level windows disable reset for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_525" acronym="DDRSS_PHY_525" offset="0x4834" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_SNAP_OBS_REGS_2" width="1" begin="24" end="24" resetval="0x0" description="Initiates a snapshot of the internal observation registers for slice 2." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_ERROR_DELAY_SELECT_2" width="4" begin="19" end="16" resetval="0x0" description="Number of cycles to wait for the DQS gate to close before flagging an error for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Read DQS data clock bypass mode slave delay setting for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_526" acronym="DDRSS_PHY_526" offset="0x4838" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEM_CLASS_2" width="3" begin="26" end="24" resetval="0x0" description="Indicates the type of DRAM for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPDDR_2" width="1" begin="16" end="16" resetval="0x0" description="Adds a cycle of delay for the slice 2 to match the address slice." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_SMPL1_SLAVE_DELAY_2" width="9" begin="8" end="0" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate1 signal for on-the-fly read DQS training for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_527" acronym="DDRSS_PHY_527" offset="0x483C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ON_FLY_GATE_ADJUST_EN_2" width="2" begin="17" end="16" resetval="0x0" description="Control the on-the-fly gate adjustment for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_SMPL2_SLAVE_DELAY_2" width="9" begin="8" end="0" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate2 signal for on-the-fly read DQS training for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_528" acronym="DDRSS_PHY_528" offset="0x4840" width="32" description="">
    <bitfield id="PHY_GATE_TRACKING_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="Report the on-the-fly gate measurement result for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_529" acronym="DDRSS_PHY_529" offset="0x4844" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_PST_AMBLE_2" width="2" begin="9" end="8" resetval="0x0" description="Controls the read postamble extension for LPDDR4 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DFI40_POLARITY_2" width="1" begin="0" end="0" resetval="0x0" description="Indicates the dfi_wrdata_cs_n and dfi_rddata_cs_n is low active or high active for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_530" acronym="DDRSS_PHY_530" offset="0x4848" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT8_2" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 8 data for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_531" acronym="DDRSS_PHY_531" offset="0x484C" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT9_2" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 9 data for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_532" acronym="DDRSS_PHY_532" offset="0x4850" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT10_2" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 10 data for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_533" acronym="DDRSS_PHY_533" offset="0x4854" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT11_2" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 11 data for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_534" acronym="DDRSS_PHY_534" offset="0x4858" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT12_2" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 12 data for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_535" acronym="DDRSS_PHY_535" offset="0x485C" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT13_2" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 13 data for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_536" acronym="DDRSS_PHY_536" offset="0x4860" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT14_2" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 14 data for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_537" acronym="DDRSS_PHY_537" offset="0x4864" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT15_2" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 15 data for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_538" acronym="DDRSS_PHY_538" offset="0x4868" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ_ENC_OBS_SELECT_2" width="3" begin="26" end="24" resetval="0x0" description="Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DLY_LOCK_OBS_SELECT_2" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_FIFO_PTR_RST_DISABLE_2" width="1" begin="8" end="8" resetval="0x0" description="Disables automatic reset of the read entry FIFO pointers for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLAVE_LOOP_CNT_UPDATE_2" width="3" begin="2" end="0" resetval="0x0" description="Reserved for future use for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_539" acronym="DDRSS_PHY_539" offset="0x486C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_PTR_OBS_SELECT_2" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_SHIFT_OBS_SELECT_2" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal write DQ/DQS automatic cycle/half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_ENC_OBS_SELECT_2" width="4" begin="11" end="8" resetval="0x0" description="Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ_ENC_OBS_SELECT_2" width="4" begin="3" end="0" resetval="0x0" description="Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_540" acronym="DDRSS_PHY_540" offset="0x4870" width="32" description="">
    <bitfield id="PHY_WRLVL_PER_START_2" width="8" begin="31" end="24" resetval="0x0" description="Observation register for write leveling status for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_ALGO_2" width="2" begin="17" end="16" resetval="0x0" description="Write leveling algorithm selection for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_LVL_DEBUG_CONT_2" width="1" begin="8" end="8" resetval="0x0" description="Allows the leveling state machine to advance (when in debug mode) for slice 2." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LVL_DEBUG_MODE_2" width="1" begin="0" end="0" resetval="0x0" description="Enables leveling debug mode for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_541" acronym="DDRSS_PHY_541" offset="0x4874" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_MASK_2" width="8" begin="23" end="16" resetval="0x0" description="For ECC slice, should set this register to do DQ bit mask for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_UPDT_WAIT_CNT_2" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_CAPTURE_CNT_2" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during write leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_542" acronym="DDRSS_PHY_542" offset="0x4878" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_UPDT_WAIT_CNT_2" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_CAPTURE_CNT_2" width="6" begin="21" end="16" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during gate training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_PER_START_2" width="10" begin="9" end="0" resetval="0x0" description="Value to be added to the current gate delay position as the staring point for periodic gate training for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_543" acronym="DDRSS_PHY_543" offset="0x487C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_OBS_SELECT_2" width="5" begin="28" end="24" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_OP_MODE_2" width="2" begin="17" end="16" resetval="0x0" description="Read leveling algorithm select for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_UPDT_WAIT_CNT_2" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_CAPTURE_CNT_2" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during read leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_544" acronym="DDRSS_PHY_544" offset="0x4880" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_BURST_CNT_2" width="6" begin="29" end="24" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_CLK_JITTER_TOLERANCE_2" width="8" begin="23" end="16" resetval="0x0" description="Defines the minimum gap requirment for the LE and TE window for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DATA_MASK_2" width="8" begin="15" end="8" resetval="0x0" description="Per-bit mask for read leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_PERIODIC_OBS_SELECT_2" width="8" begin="7" end="0" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during periodic read leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_545" acronym="DDRSS_PHY_545" offset="0x4884" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_UPDT_WAIT_CNT_2" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_2" width="11" begin="18" end="8" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_PATT_2" width="3" begin="2" end="0" resetval="0x0" description="Defines the training patterns to be used during the write data leveling sequence for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_546" acronym="DDRSS_PHY_546" offset="0x4888" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_WDQLVL_CLR_PREV_RESULTS_2" width="1" begin="16" end="16" resetval="0x0" description="Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 2." range="" rwaccess="W"/>
    <bitfield id="PHY_WDQLVL_PERIODIC_OBS_SELECT_2" width="8" begin="15" end="8" resetval="0x0" description="Select value to map specific information during or post periodic write data leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_OBS_SELECT_2" width="4" begin="3" end="0" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_547" acronym="DDRSS_PHY_547" offset="0x488C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DATADM_MASK_2" width="9" begin="8" end="0" resetval="0x0" description="Per-bit mask for write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_548" acronym="DDRSS_PHY_548" offset="0x4890" width="32" description="">
    <bitfield id="PHY_USER_PATT0_2" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_549" acronym="DDRSS_PHY_549" offset="0x4894" width="32" description="">
    <bitfield id="PHY_USER_PATT1_2" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_550" acronym="DDRSS_PHY_550" offset="0x4898" width="32" description="">
    <bitfield id="PHY_USER_PATT2_2" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_551" acronym="DDRSS_PHY_551" offset="0x489C" width="32" description="">
    <bitfield id="PHY_USER_PATT3_2" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_552" acronym="DDRSS_PHY_552" offset="0x48A0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_MULT_TRAIN_2" width="1" begin="16" end="16" resetval="0x0" description="Control for single pass only No-Topology training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_USER_PATT4_2" width="16" begin="15" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_553" acronym="DDRSS_PHY_553" offset="0x48A4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_2" width="10" begin="25" end="16" resetval="0x0" description="Threshold Criteria of period threshold after No-Topology training is completed for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_EARLY_THRESHOLD_2" width="10" begin="9" end="0" resetval="0x0" description="Threshold Criteria of early threshold after No-Topology training is completed for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_554" acronym="DDRSS_PHY_554" offset="0x48A8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_MAX_2" width="10" begin="25" end="16" resetval="0x0" description="Maximum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_MIN_2" width="10" begin="9" end="0" resetval="0x0" description="Minimum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_555" acronym="DDRSS_PHY_555" offset="0x48AC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_PTR_OBS_2" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing read entry FIFO pointers for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_MANUAL_CLEAR_2" width="6" begin="13" end="8" resetval="0x0" description="Manual reset/clear of internal logic for slice 2." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CALVL_VREF_DRIVING_SLICE_2" width="1" begin="0" end="0" resetval="0x0" description="Indicates if slice 2 is used to drive the VREF value to the device during CA training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_556" acronym="DDRSS_PHY_556" offset="0x48B0" width="32" description="">
    <bitfield id="PHY_LPBK_RESULT_OBS_2" width="32" begin="31" end="0" resetval="0x00100000" description="Observation register containing loopback status/results for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_557" acronym="DDRSS_PHY_557" offset="0x48B4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_MASTER_DLY_LOCK_OBS_2" width="11" begin="26" end="16" resetval="0x0" description="Observation register containing master delay results for slice 2." range="" rwaccess="R"/>
    <bitfield id="PHY_LPBK_ERROR_COUNT_OBS_2" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_558" acronym="DDRSS_PHY_558" offset="0x48B8" width="32" description="">
    <bitfield id="PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_2" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing read DQS DQ rising edge adder slave delay encoded value for slice 2." range="" rwaccess="R"/>
    <bitfield id="PHY_MEAS_DLY_STEP_VALUE_2" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing fraction of the cycle in 1 delay element, numerator with demominator of 512, for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_2" width="7" begin="14" end="8" resetval="0x0" description="Observation register containing read DQS base slave delay encoded value for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQ_SLV_DLY_ENC_OBS_2" width="7" begin="6" end="0" resetval="0x0" description="Observation register containing read DQ slave delay encoded values for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_559" acronym="DDRSS_PHY_559" offset="0x48BC" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_2" width="7" begin="30" end="24" resetval="0x0" description="Observation register containing write DQS base slave delay encoded value for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_2" width="11" begin="18" end="8" resetval="0x0" description="Observation register containing read DQS gate slave delay encoded value for slice 2." range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_2" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing read DQS DQ falling edge adder slave delay encoded value for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_560" acronym="DDRSS_PHY_560" offset="0x48C0" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WR_SHIFT_OBS_2" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for slice 2." range="" rwaccess="R"/>
    <bitfield id="PHY_WR_ADDER_SLV_DLY_ENC_OBS_2" width="8" begin="15" end="8" resetval="0x0" description="Observation register containing write adder slave delay encoded value for slice 2." range="" rwaccess="R"/>
    <bitfield id="PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_2" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing write DQ base slave delay encoded value for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_561" acronym="DDRSS_PHY_561" offset="0x48C4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_HARD1_DELAY_OBS_2" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing write leveling first hard 1 DQS slave delay for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_HARD0_DELAY_OBS_2" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing write leveling last hard 0 DQS slave delay for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_562" acronym="DDRSS_PHY_562" offset="0x48C8" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_STATUS_OBS_2" width="17" begin="16" end="0" resetval="0x0" description="Observation register containing write leveling status for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_563" acronym="DDRSS_PHY_563" offset="0x48CC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_2" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing gate sample2 slave delay encoded values for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_2" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing gate sample1 slave delay encoded values for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_564" acronym="DDRSS_PHY_564" offset="0x48D0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_HARD0_DELAY_OBS_2" width="14" begin="29" end="16" resetval="0x0" description="Observation register containing gate training first hard 0 DQS slave delay for slice 2." range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_ERROR_OBS_2" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing write leveling error status for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_565" acronym="DDRSS_PHY_565" offset="0x48D4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_HARD1_DELAY_OBS_2" width="14" begin="13" end="0" resetval="0x0" description="Observation register containing gate training last hard 1 DQS slave delay for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_566" acronym="DDRSS_PHY_566" offset="0x48D8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_STATUS_OBS_2" width="18" begin="17" end="0" resetval="0x0" description="Observation register containing gate training status for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_567" acronym="DDRSS_PHY_567" offset="0x48DC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_2" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing read leveling data window trailing edge slave delay setting for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_2" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing read leveling data window leading edge slave delay setting for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_568" acronym="DDRSS_PHY_568" offset="0x48E0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_2" width="2" begin="1" end="0" resetval="0x0" description="Observation register containing read leveling number of windows found for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_569" acronym="DDRSS_PHY_569" offset="0x48E4" width="32" description="">
    <bitfield id="PHY_RDLVL_STATUS_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing read leveling status for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_570" acronym="DDRSS_PHY_570" offset="0x48E8" width="32" description="">
    <bitfield id="PHY_RDLVL_PERIODIC_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic read leveling status for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_571" acronym="DDRSS_PHY_571" offset="0x48EC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WDQLVL_DQDM_TE_DLY_OBS_2" width="11" begin="26" end="16" resetval="0x7FF" description="Observation register containing write data leveling data window trailing edge slave delay setting for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WDQLVL_DQDM_LE_DLY_OBS_2" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing write data leveling data window leading edge slave delay setting for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_572" acronym="DDRSS_PHY_572" offset="0x48F0" width="32" description="">
    <bitfield id="PHY_WDQLVL_STATUS_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing write data leveling status for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_573" acronym="DDRSS_PHY_573" offset="0x48F4" width="32" description="">
    <bitfield id="PHY_WDQLVL_PERIODIC_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic write data leveling status for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_574" acronym="DDRSS_PHY_574" offset="0x48F8" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_MODE_2" width="31" begin="30" end="0" resetval="0x0" description="DDL mode for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_575" acronym="DDRSS_PHY_575" offset="0x48FC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_MASK_2" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_576" acronym="DDRSS_PHY_576" offset="0x4900" width="32" description="">
    <bitfield id="PHY_DDL_TEST_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_577" acronym="DDRSS_PHY_577" offset="0x4904" width="32" description="">
    <bitfield id="PHY_DDL_TEST_MSTR_DLY_OBS_2" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation delays for slice 2 master DDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_578" acronym="DDRSS_PHY_578" offset="0x4908" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_OVERRIDE_2" width="1" begin="24" end="24" resetval="0x0" description="Manual setting of RX Calibration enable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_RX_CAL_START_2" width="1" begin="16" end="16" resetval="0x0" description="Manual RX Calibration start for slice 2." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_WDQS_OE_EXTEND_2" width="1" begin="8" end="8" resetval="0x0" description="LPDDR4 write preamble extension enable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_TRACK_UPD_THRESHOLD_2" width="8" begin="7" end="0" resetval="0x0" description="Specify threshold value for PHY init update tracking for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_579" acronym="DDRSS_PHY_579" offset="0x490C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ0_2" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ0 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLICE_RXCAL_SHUTOFF_FDBK_OE_2" width="1" begin="8" end="8" resetval="0x0" description="Data slice power reduction disable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_SAMPLE_WAIT_2" width="8" begin="7" end="0" resetval="0x0" description="RX Calibration state machine wait count for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_580" acronym="DDRSS_PHY_580" offset="0x4910" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ2_2" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ2 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ1_2" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ1 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_581" acronym="DDRSS_PHY_581" offset="0x4914" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ4_2" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ4 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ3_2" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ3 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_582" acronym="DDRSS_PHY_582" offset="0x4918" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ6_2" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ6 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ5_2" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ5 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_583" acronym="DDRSS_PHY_583" offset="0x491C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ7_2" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ7 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_584" acronym="DDRSS_PHY_584" offset="0x4920" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DM_2" width="18" begin="17" end="0" resetval="0x0" description="RX Calibration codes for DM for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_585" acronym="DDRSS_PHY_585" offset="0x4924" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_FDBK_2" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for FDBK for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQS_2" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQS for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_586" acronym="DDRSS_PHY_586" offset="0x4928" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RX_CAL_LOCK_OBS_2" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration lock results for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RX_CAL_OBS_2" width="11" begin="10" end="0" resetval="0x0" description="RX Calibration results for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_587" acronym="DDRSS_PHY_587" offset="0x492C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_COMP_VAL_2" width="1" begin="24" end="24" resetval="0x0" description="Expected C value from RX pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DIFF_ADJUST_2" width="7" begin="22" end="16" resetval="0x0" description="Fine adjustment for Single-Ended RX pad of RX CAL V2 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_SE_ADJUST_2" width="7" begin="14" end="8" resetval="0x0" description="Fine adjustment for Single-Ended RX pad of RX CAL V2 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DISABLE_2" width="1" begin="0" end="0" resetval="0x1" description="RX CAL disable signal for slice 2, set 1 to bypass the rx calibration" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_588" acronym="DDRSS_PHY_588" offset="0x4930" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_BIAS_EN_2" width="11" begin="26" end="16" resetval="0x0" description="Controls RX_BIAS_EN pin for each pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_INDEX_MASK_2" width="12" begin="11" end="0" resetval="0x0" description="RX offset calibration mask of all RX pad for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_589" acronym="DDRSS_PHY_589" offset="0x4934" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WEIGHT_2" width="2" begin="25" end="24" resetval="0x0" description="Determines weight of average calculating for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_TIMEOUT_2" width="8" begin="23" end="16" resetval="0x0" description="Determines timeout number of iteration for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_SAMPLE_WAIT_2" width="8" begin="15" end="8" resetval="0x0" description="Determines number of cycles to wait for each sample for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_STATIC_TOG_DISABLE_2" width="5" begin="4" end="0" resetval="0x0" description="Control to disable toggle during static activity for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_590" acronym="DDRSS_PHY_590" offset="0x4938" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_DIRECT_2" width="1" begin="24" end="24" resetval="0x0" description="Adjust direction for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_THRSHLD_2" width="8" begin="23" end="16" resetval="0x0" description="Duty cycle adjust threshold around the mid-point for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_SAMPLE_CNT_2" width="8" begin="15" end="8" resetval="0x0" description="Duty cycle adjust sample count for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_START_2" width="6" begin="5" end="0" resetval="0x0" description="Duty cycle adjust starting value for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_591" acronym="DDRSS_PHY_591" offset="0x493C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FDBK_PWR_CTRL_2" width="3" begin="26" end="24" resetval="0x0" description="Shutoff gate feedback IO to reduce power for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_SW_RANK_2" width="2" begin="17" end="16" resetval="0x1" description="Rank selection for software based duty cycle correction for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_START_2" width="1" begin="8" end="8" resetval="0x0" description="Manual trigger for DCC for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_POLARITY_2" width="1" begin="0" end="0" resetval="0x0" description="Calibration polarity for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_592" acronym="DDRSS_PHY_592" offset="0x4940" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLICE_PWR_RDC_DISABLE_2" width="1" begin="24" end="24" resetval="0x0" description="Data slice power reduction disable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DCC_RXCAL_CTRL_GATE_DISABLE_2" width="1" begin="16" end="16" resetval="0x0" description="Data slice DCC and RX_CAL block power reduction disable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDPATH_GATE_DISABLE_2" width="1" begin="8" end="8" resetval="0x0" description="Data slice read path power reduction disable for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLV_DLY_CTRL_GATE_DISABLE_2" width="1" begin="0" end="0" resetval="0x0" description="Data slice slv_dly_control block power reduction disable for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_593" acronym="DDRSS_PHY_593" offset="0x4944" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_FSM_ERROR_INFO_2" width="14" begin="29" end="16" resetval="0x0" description="Data slice level FSM Error Info for slice 2." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_REGIF_2" width="11" begin="10" end="0" resetval="0x0" description="Inject parity error to register interface signals for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_594" acronym="DDRSS_PHY_594" offset="0x4948" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_DS_FSM_ERROR_INFO_WOCLR_2" width="14" begin="29" end="16" resetval="0x0" description="Data slice level FSM Error Info for slice 2." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_FSM_ERROR_INFO_MASK_2" width="14" begin="13" end="0" resetval="0x0" description="Data slice level FSM Error Info Mask for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_595" acronym="DDRSS_PHY_595" offset="0x494C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_DS_TRAIN_CALIB_ERROR_INFO_WOCLR_2" width="5" begin="20" end="16" resetval="0x0" description="Data slice level training/calibration Error Info for slice 2." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_TRAIN_CALIB_ERROR_INFO_MASK_2" width="5" begin="12" end="8" resetval="0x0" description="Data slice level training/calibration Error Info Mask for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_TRAIN_CALIB_ERROR_INFO_2" width="5" begin="4" end="0" resetval="0x0" description="Data slice level training/calibration Error Info for slice 2." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_596" acronym="DDRSS_PHY_596" offset="0x4950" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_ENABLE_2" width="3" begin="26" end="24" resetval="0x0" description="Operation type tsel enables for DQS signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_SELECT_2" width="16" begin="23" end="8" resetval="0x0" description="Operation type tsel select values for DQ/DM signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_ENABLE_2" width="3" begin="2" end="0" resetval="0x0" description="Operation type tsel enables for DQ/DM signals for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_597" acronym="DDRSS_PHY_597" offset="0x4954" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_START_POINT_2" width="7" begin="30" end="24" resetval="0x0" description="Data slice initial VREF training start value for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TWO_CYC_PREAMBLE_2" width="2" begin="17" end="16" resetval="0x0" description="2 cycle preamble support for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_SELECT_2" width="16" begin="15" end="0" resetval="0x0" description="Operation type tsel select values for DQS signals for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_598" acronym="DDRSS_PHY_598" offset="0x4958" width="32" description="">
    <bitfield id="PHY_NTP_WDQ_STEP_SIZE_2" width="8" begin="31" end="24" resetval="0x0" description="Step size of WR DQ slave delay during No-Topology training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_TRAIN_EN_2" width="1" begin="16" end="16" resetval="0x0" description="Enable for No-Topology training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_TRAINING_CTRL_2" width="2" begin="9" end="8" resetval="0x0" description="Data slice vref training enable control for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_STOP_POINT_2" width="7" begin="6" end="0" resetval="0x0" description="Data slice initial VREF training stop value for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_599" acronym="DDRSS_PHY_599" offset="0x495C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_STOP_2" width="11" begin="26" end="16" resetval="0x0" description="End of WR DQ slave delay in No-Topology training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_START_2" width="11" begin="10" end="0" resetval="0x0" description="Starting WR DQ slave delay in No-Topology training for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_600" acronym="DDRSS_PHY_600" offset="0x4960" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WDQLVL_DVW_MIN_EN_2" width="1" begin="24" end="24" resetval="0x0" description="SW override to enable use of PHY_WDQLVL_DVW_MIN for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DVW_MIN_2" width="10" begin="17" end="8" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_BIT_EN_2" width="8" begin="7" end="0" resetval="0x0" description="Enable Bit for WR DQ during No-Topology training for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_601" acronym="DDRSS_PHY_601" offset="0x4964" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_0_2" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_TX_DCD_2" width="5" begin="20" end="16" resetval="0x0" description="Controls TX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FAST_LVL_EN_2" width="4" begin="11" end="8" resetval="0x0" description="Enable for fast multi-pattern window search for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_PER_START_OFFSET_2" width="6" begin="5" end="0" resetval="0x0" description="Peridic training start point offset for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_602" acronym="DDRSS_PHY_602" offset="0x4968" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_4_2" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_3_2" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_2_2" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_1_2" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_603" acronym="DDRSS_PHY_603" offset="0x496C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DM_RX_DCD_2" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for dm pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_7_2" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_6_2" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_5_2" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_604" acronym="DDRSS_PHY_604" offset="0x4970" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DSLICE_IO_CFG_2" width="6" begin="21" end="16" resetval="0x0" description="Controls PCLK/PARK pin for pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_FDBK_RX_DCD_2" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for fdbk pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DQS_RX_DCD_2" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for dqs pad for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_605" acronym="DDRSS_PHY_605" offset="0x4974" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ1_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Read DQ1 slave delay setting for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ0_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Read DQ0 slave delay setting for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_606" acronym="DDRSS_PHY_606" offset="0x4978" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ3_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Read DQ3 slave delay setting for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ2_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Read DQ2 slave delay setting for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_607" acronym="DDRSS_PHY_607" offset="0x497C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ5_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Read DQ5 slave delay setting for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ4_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Read DQ4 slave delay setting for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_608" acronym="DDRSS_PHY_608" offset="0x4980" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ7_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Read DQ7 slave delay setting for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ6_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Read DQ6 slave delay setting for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_609" acronym="DDRSS_PHY_609" offset="0x4984" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_CLK_SEL_2" width="3" begin="18" end="16" resetval="0x0" description="Determines DCC CAL clock for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDM_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Read DM/DBI slave delay setting for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_610" acronym="DDRSS_PHY_610" offset="0x4988" width="32" description="">
    <bitfield id="PHY_DQS_OE_TIMING_2" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS output enable signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_WR_TIMING_2" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQ/DM write based termination enable and select signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_RD_TIMING_2" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM read based termination enable and select signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OE_TIMING_2" width="8" begin="7" end="0" resetval="0x0" description="Start/end timing values for DQ/DM output enable signals for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_611" acronym="DDRSS_PHY_611" offset="0x498C" width="32" description="">
    <bitfield id="PHY_DQS_TSEL_WR_TIMING_2" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS write based termination enable and select signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_OE_RD_TIMING_2" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS read based OE extension for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_RD_TIMING_2" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQS read based termination enable and select signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IO_PAD_DELAY_TIMING_2" width="4" begin="3" end="0" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_612" acronym="DDRSS_PHY_612" offset="0x4990" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_VREF_CTRL_DQ_2" width="12" begin="27" end="16" resetval="0x0" description="Pad VREF control settings for DQ slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_SETTING_TIME_2" width="16" begin="15" end="0" resetval="0x0" description="Number of cycles for vref settle after setting is changed for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_613" acronym="DDRSS_PHY_613" offset="0x4994" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_IE_DLY_2" width="2" begin="25" end="24" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_IE_TIMING_2" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS input enable signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_IE_TIMING_2" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM input enable signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_EN_2" width="1" begin="0" end="0" resetval="0x0" description="Enables the per-rank training and read/write timing capabilities for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_614" acronym="DDRSS_PHY_614" offset="0x4998" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_OE_DLY_2" width="5" begin="28" end="24" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for LP4 OE extension generation for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_TSEL_DLY_2" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DBI_MODE_2" width="1" begin="8" end="8" resetval="0x0" description="DBI mode for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IE_MODE_2" width="2" begin="1" end="0" resetval="0x0" description="Input enable mode bits for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_615" acronym="DDRSS_PHY_615" offset="0x499C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_STEP_2" width="6" begin="29" end="24" resetval="0x0" description="Incremental step size for master delay line locking algorithm for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_START_2" width="11" begin="18" end="8" resetval="0x0" description="Start value for master delay line locking algorithm for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_MASTER_MODE_2" width="4" begin="3" end="0" resetval="0x0" description="Master delay line override settings for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_616" acronym="DDRSS_PHY_616" offset="0x49A0" width="32" description="">
    <bitfield id="PHY_WRLVL_DLY_STEP_2" width="8" begin="31" end="24" resetval="0x0" description="DQS slave delay step size during write leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RPTR_UPDATE_2" width="4" begin="19" end="16" resetval="0x0" description="Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_HALF_MEASURE_2" width="8" begin="15" end="8" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle in the data slice master for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_WAIT_2" width="8" begin="7" end="0" resetval="0x0" description="Wait cycles for master delay line locking algorithm for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_617" acronym="DDRSS_PHY_617" offset="0x49A4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_RESP_WAIT_CNT_2" width="5" begin="28" end="24" resetval="0x0" description="Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_DLY_STEP_2" width="4" begin="19" end="16" resetval="0x0" description="DQS slave delay step size during gate training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_RESP_WAIT_CNT_2" width="6" begin="13" end="8" resetval="0x0" description="Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DLY_FINE_STEP_2" width="4" begin="3" end="0" resetval="0x0" description="DQS slave delay fine step size during write leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_618" acronym="DDRSS_PHY_618" offset="0x49A8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_FINAL_STEP_2" width="10" begin="25" end="16" resetval="0x0" description="Final backup step delay used in gate training algorithm for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_BACK_STEP_2" width="10" begin="9" end="0" resetval="0x0" description="Interim backup step delay used in gate training algorithm for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_619" acronym="DDRSS_PHY_619" offset="0x49AC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DLY_STEP_2" width="4" begin="27" end="24" resetval="0x0" description="DQS slave delay step size during read leveling for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOGGLE_PRE_SUPPORT_2" width="1" begin="16" end="16" resetval="0x0" description="Support the toggle read preamble for LPDDR4 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_QTR_DLY_STEP_2" width="4" begin="11" end="8" resetval="0x0" description="Defines the step granularity for the logic to use once an edge is found for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DLY_STEP_2" width="8" begin="7" end="0" resetval="0x0" description="DQ slave delay step size during write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_620" acronym="DDRSS_PHY_620" offset="0x49B0" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MAX_EDGE_2" width="10" begin="9" end="0" resetval="0x0" description="The maximun rdlvl slave delay search window for read eye training for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_621" acronym="DDRSS_PHY_621" offset="0x49B4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_PER_START_OFFSET_2" width="6" begin="29" end="24" resetval="0x0" description="Peridic training start point offset for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_RDLVL_DVW_MIN_EN_2" width="1" begin="16" end="16" resetval="0x0" description="SW override to enable use of PHY_RDLVL_DVW_MIN for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DVW_MIN_2" width="10" begin="9" end="0" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_622" acronym="DDRSS_PHY_622" offset="0x49B8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_INIT_DISABLE_2" width="2" begin="17" end="16" resetval="0x3" description="Disable duty cycle adjust at initialization for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRPATH_GATE_TIMING_2" width="3" begin="10" end="8" resetval="0x0" description="Write path clock gating timing for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRPATH_GATE_DISABLE_2" width="2" begin="1" end="0" resetval="0x0" description="Write path clock gating disable for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_623" acronym="DDRSS_PHY_623" offset="0x49BC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ_INIT_SLV_DELAY_2" width="11" begin="26" end="16" resetval="0x0" description="Initial value of write DQ slave delay for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQS_INIT_SLV_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Initial value of write DQS slave delay for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_624" acronym="DDRSS_PHY_624" offset="0x49C0" width="32" description="">
    <bitfield id="PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_2" width="8" begin="31" end="24" resetval="0x0" description="Clock measurement cell threshold offset for differential signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DM_CLK_SE_THRSHLD_2" width="8" begin="23" end="16" resetval="0x0" description="Clock measurement cell threshold offset for single ended signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WDQLVL_ENABLE_2" width="1" begin="8" end="8" resetval="0x0" description="Enable duty cycle adjust during write DQ training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WRLVL_ENABLE_2" width="1" begin="0" end="0" resetval="0x0" description="Enable duty cycle adjust during write leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_625" acronym="DDRSS_PHY_625" offset="0x49C4" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_DLY_2" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is early for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEAS_DLY_STEP_ENABLE_2" width="6" begin="13" end="8" resetval="0x0" description="Data slice training step definition using phy_meas_dly_step_value for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQ_OSC_DELTA_2" width="7" begin="6" end="0" resetval="0x0" description="Slave delay offset that applies to a 1 bit change of dfi_wdq_osc_code for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_626" acronym="DDRSS_PHY_626" offset="0x49C8" width="32" description="">
    <bitfield id="PHY_DQ_DM_SWIZZLE0_2" width="32" begin="31" end="0" resetval="0x0" description="DQ/DM bit swizzling 0 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_627" acronym="DDRSS_PHY_627" offset="0x49CC" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_DM_SWIZZLE1_2" width="4" begin="3" end="0" resetval="0x0" description="DQ/DM bit swizzling 1 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_628" acronym="DDRSS_PHY_628" offset="0x49D0" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ1_SLAVE_DELAY_2" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ1 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ0_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ0 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_629" acronym="DDRSS_PHY_629" offset="0x49D4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ3_SLAVE_DELAY_2" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ3 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ2_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ2 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_630" acronym="DDRSS_PHY_630" offset="0x49D8" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ5_SLAVE_DELAY_2" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ5 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ4_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ4 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_631" acronym="DDRSS_PHY_631" offset="0x49DC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ7_SLAVE_DELAY_2" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ7 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ6_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ6 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_632" acronym="DDRSS_PHY_632" offset="0x49E0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Write clock slave delay setting for DQS for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDM_SLAVE_DELAY_2" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DM for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_633" acronym="DDRSS_PHY_633" offset="0x49E4" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_2" width="10" begin="17" end="8" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ0 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_THRESHOLD_ADJUST_2" width="2" begin="1" end="0" resetval="0x0" description="Write level threshold adjust value based on those thresholds for DQS for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_634" acronym="DDRSS_PHY_634" offset="0x49E8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ1 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ0 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_635" acronym="DDRSS_PHY_635" offset="0x49EC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ2 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ1 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_636" acronym="DDRSS_PHY_636" offset="0x49F0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ3 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ2 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_637" acronym="DDRSS_PHY_637" offset="0x49F4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ4 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ3 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_638" acronym="DDRSS_PHY_638" offset="0x49F8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ5 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ4 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_639" acronym="DDRSS_PHY_639" offset="0x49FC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ6 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ5 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_640" acronym="DDRSS_PHY_640" offset="0x4A00" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ7 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ6 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_641" acronym="DDRSS_PHY_641" offset="0x4A04" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DM_RISE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DM for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ7 for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_642" acronym="DDRSS_PHY_642" offset="0x4A08" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_GATE_SLAVE_DELAY_2" width="10" begin="25" end="16" resetval="0x0" description="Read DQS slave delay setting for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DM_FALL_SLAVE_DELAY_2" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DM for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_643" acronym="DDRSS_PHY_643" offset="0x4A0C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DELAY_EARLY_THRESHOLD_2" width="10" begin="25" end="16" resetval="0x0" description="Write level delay threshold above which will be considered in previous cycle for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRITE_PATH_LAT_ADD_2" width="3" begin="10" end="8" resetval="0x0" description="Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_LATENCY_ADJUST_2" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_644" acronym="DDRSS_PHY_644" offset="0x4A10" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_EARLY_FORCE_ZERO_2" width="1" begin="16" end="16" resetval="0x0" description="Force the final write level delay value (that meets the early threshold) to 0 for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DELAY_PERIOD_THRESHOLD_2" width="10" begin="9" end="0" resetval="0x0" description="Write level delay threshold below which will add a cycle of write path latency for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_645" acronym="DDRSS_PHY_645" offset="0x4A14" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_LAT_ADJ_START_2" width="4" begin="19" end="16" resetval="0x0" description="Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_RDDQS_SLV_DLY_START_2" width="10" begin="9" end="0" resetval="0x0" description="Initial read DQS gate slave delay setting during gate training for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_646" acronym="DDRSS_PHY_646" offset="0x4A18" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PASS_2" width="1" begin="24" end="24" resetval="0x0" description="Indicates if No-topology training found a passing result for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WRLAT_START_2" width="4" begin="19" end="16" resetval="0x0" description="Initial value for phy_write_path_lat_add for No-topology training and early threshold for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_START_2" width="11" begin="10" end="0" resetval="0x0" description="Initial DQ/DM slave delay setting during write data leveling for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_647" acronym="DDRSS_PHY_647" offset="0x4A1C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_2" width="10" begin="9" end="0" resetval="0x0" description="Read leveling starting value for the DQS/DQ slave delay settings for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_648" acronym="DDRSS_PHY_648" offset="0x4A20" width="32" description="">
    <bitfield id="PHY_DATA_DC_DQ2_CLK_ADJUST_2" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ1_CLK_ADJUST_2" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ0_CLK_ADJUST_2" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQS_CLK_ADJUST_2" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_649" acronym="DDRSS_PHY_649" offset="0x4A24" width="32" description="">
    <bitfield id="PHY_DATA_DC_DQ6_CLK_ADJUST_2" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ5_CLK_ADJUST_2" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ4_CLK_ADJUST_2" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ3_CLK_ADJUST_2" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_650" acronym="DDRSS_PHY_650" offset="0x4A28" width="32" description="">
    <bitfield id="PHY_DSLICE_PAD_BOOSTPN_SETTING_2" width="16" begin="31" end="16" resetval="0x0" description="Setting for boost P/N of pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DM_CLK_ADJUST_2" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ7_CLK_ADJUST_2" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_651" acronym="DDRSS_PHY_651" offset="0x4A2C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_FFE_2" width="2" begin="17" end="16" resetval="0x0" description="TX_FFE setting for DQS pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_FFE_2" width="2" begin="9" end="8" resetval="0x0" description="TX_FFE setting for DQ/DM pad for slice 2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DSLICE_PAD_RX_CTLE_SETTING_2" width="6" begin="5" end="0" resetval="0x0" description="Setting for RX ctle P/N of pad for slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_768" acronym="DDRSS_PHY_768" offset="0x4C00" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IO_PAD_DELAY_TIMING_BYPASS_3" width="4" begin="19" end="16" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing on bypass mode for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WR_BYPASS_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Write data clock bypass mode slave delay setting for slice 3.} PADDING_BEFORE" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_769" acronym="DDRSS_PHY_769" offset="0x4C04" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRITE_PATH_LAT_ADD_BYPASS_3" width="3" begin="18" end="16" resetval="0x0" description="Number of cycles on bypass mode to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_BYPASS_3" width="10" begin="9" end="0" resetval="0x0" description="Write DQS bypass mode slave delay setting for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_770" acronym="DDRSS_PHY_770" offset="0x4C08" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_BYPASS_OVERRIDE_3" width="1" begin="24" end="24" resetval="0x0" description="Bypass mode override setting for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_BYPASS_TWO_CYC_PREAMBLE_3" width="2" begin="17" end="16" resetval="0x0" description="Two_cycle_preamble for bypass mode for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_GATE_BYPASS_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Read DQS bypass mode slave delay setting for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_771" acronym="DDRSS_PHY_771" offset="0x4C0C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ3_SHIFT_3" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ3 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ2_SHIFT_3" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ2 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ1_SHIFT_3" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ1 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ0_SHIFT_3" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ0 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_772" acronym="DDRSS_PHY_772" offset="0x4C10" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ7_SHIFT_3" width="6" begin="29" end="24" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ7 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ6_SHIFT_3" width="6" begin="21" end="16" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ6 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ5_SHIFT_3" width="6" begin="13" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ5 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQ4_SHIFT_3" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQ4 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_773" acronym="DDRSS_PHY_773" offset="0x4C14" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_MULTICAST_EN_3" width="1" begin="24" end="24" resetval="0x1" description="When set, a register write will update parameters for all ranks at the same time in slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_RANK_CS_MAP_3" width="2" begin="17" end="16" resetval="0x0" description="Per-rank CS map for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDQS_SHIFT_3" width="4" begin="11" end="8" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DQS for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WRDM_SHIFT_3" width="6" begin="5" end="0" resetval="0x0" description="Manual override of automatic half_cycle_shift/cycle_shift for write DM for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_774" acronym="DDRSS_PHY_774" offset="0x4C18" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_TSEL_DLY_3" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_DLY_3" width="5" begin="20" end="16" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is early for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_IE_DLY_3" width="2" begin="9" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_INDEX_3" width="1" begin="0" end="0" resetval="0x0" description="For per-rank training, indicates which rank's paramters are read/written for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_775" acronym="DDRSS_PHY_775" offset="0x4C1C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDATA_EN_OE_DLY_3" width="5" begin="28" end="24" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles that the dfi_rddata_en signal is earlier than necessary for extended OE generation for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_WRPATH_GATE_DISABLE_3" width="2" begin="17" end="16" resetval="0x0" description="For LPDDR4 boot frequency, write path clock gating disable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RDDQS_LATENCY_ADJUST_3" width="4" begin="11" end="8" resetval="0x0" description="For LPDDR4 boot frequency, the number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_RPTR_UPDATE_3" width="4" begin="3" end="0" resetval="0x0" description="For LPDDR4 boot frequency, the offset in cycles from the dfi_rddata_en signal to releasing data from the entry FIFO for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_776" acronym="DDRSS_PHY_776" offset="0x4C20" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPBK_DFX_TIMEOUT_EN_3" width="1" begin="24" end="24" resetval="0x0" description="Loopback read only test timeout mechanism enable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPBK_CONTROL_3" width="9" begin="16" end="8" resetval="0x0" description="Loopback control bits for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CTRL_LPBK_EN_3" width="2" begin="1" end="0" resetval="0x0" description="Loopback control en for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_777" acronym="DDRSS_PHY_777" offset="0x4C24" width="32" description="">
    <bitfield id="PHY_AUTO_TIMING_MARGIN_CONTROL_3" width="32" begin="31" end="0" resetval="0x0" description="Auto timing marging control bits for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_778" acronym="DDRSS_PHY_778" offset="0x4C28" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_AUTO_TIMING_MARGIN_OBS_3" width="28" begin="27" end="0" resetval="0x0" description="Observation register for the auto_timing_margin for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_779" acronym="DDRSS_PHY_779" offset="0x4C2C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MULTI_PATT_ENABLE_3" width="1" begin="24" end="24" resetval="0x0" description="Read Leveling Multi-pattern enable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PRBS_PATTERN_MASK_3" width="9" begin="16" end="8" resetval="0x0" description="PRBS7 mask signal for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PRBS_PATTERN_START_3" width="7" begin="6" end="0" resetval="0x1" description="PRBS7 start pattern for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_780" acronym="DDRSS_PHY_780" offset="0x4C30" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_TRAIN_OBS_3" width="7" begin="22" end="16" resetval="0x0" description="Observation register for best vref value for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_STEPSIZE_3" width="6" begin="13" end="8" resetval="0x0" description="Data slice initial VREF training step size for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MULTI_PATT_RST_DISABLE_3" width="1" begin="0" end="0" resetval="0x0" description="Read Leveling read level windows disable reset for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_781" acronym="DDRSS_PHY_781" offset="0x4C34" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_SNAP_OBS_REGS_3" width="1" begin="24" end="24" resetval="0x0" description="Initiates a snapshot of the internal observation registers for slice 3." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_ERROR_DELAY_SELECT_3" width="4" begin="19" end="16" resetval="0x0" description="Number of cycles to wait for the DQS gate to close before flagging an error for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ_BYPASS_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Read DQS data clock bypass mode slave delay setting for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_782" acronym="DDRSS_PHY_782" offset="0x4C38" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEM_CLASS_3" width="3" begin="26" end="24" resetval="0x0" description="Indicates the type of DRAM for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPDDR_3" width="1" begin="16" end="16" resetval="0x0" description="Adds a cycle of delay for the slice 3 to match the address slice." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_SMPL1_SLAVE_DELAY_3" width="9" begin="8" end="0" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate1 signal for on-the-fly read DQS training for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_783" acronym="DDRSS_PHY_783" offset="0x4C3C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ON_FLY_GATE_ADJUST_EN_3" width="2" begin="17" end="16" resetval="0x0" description="Control the on-the-fly gate adjustment for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GATE_SMPL2_SLAVE_DELAY_3" width="9" begin="8" end="0" resetval="0x0" description="Number of cycles to delay the read DQS gate signal to generate gate2 signal for on-the-fly read DQS training for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_784" acronym="DDRSS_PHY_784" offset="0x4C40" width="32" description="">
    <bitfield id="PHY_GATE_TRACKING_OBS_3" width="32" begin="31" end="0" resetval="0x0" description="Report the on-the-fly gate measurement result for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_785" acronym="DDRSS_PHY_785" offset="0x4C44" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_PST_AMBLE_3" width="2" begin="9" end="8" resetval="0x0" description="Controls the read postamble extension for LPDDR4 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DFI40_POLARITY_3" width="1" begin="0" end="0" resetval="0x0" description="Indicates the dfi_wrdata_cs_n and dfi_rddata_cs_n is low active or high active for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_786" acronym="DDRSS_PHY_786" offset="0x4C48" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT8_3" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 8 data for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_787" acronym="DDRSS_PHY_787" offset="0x4C4C" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT9_3" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 9 data for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_788" acronym="DDRSS_PHY_788" offset="0x4C50" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT10_3" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 10 data for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_789" acronym="DDRSS_PHY_789" offset="0x4C54" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT11_3" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 11 data for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_790" acronym="DDRSS_PHY_790" offset="0x4C58" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT12_3" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 12 data for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_791" acronym="DDRSS_PHY_791" offset="0x4C5C" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT13_3" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 13 data for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_792" acronym="DDRSS_PHY_792" offset="0x4C60" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT14_3" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 14 data for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_793" acronym="DDRSS_PHY_793" offset="0x4C64" width="32" description="">
    <bitfield id="PHY_RDLVL_PATT15_3" width="32" begin="31" end="0" resetval="0x0" description="Read leveling pattern 15 data for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_794" acronym="DDRSS_PHY_794" offset="0x4C68" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ_ENC_OBS_SELECT_3" width="3" begin="26" end="24" resetval="0x0" description="Select value to map the internal read DQ slave delay encoded settings to the accessible read DQ encoded slave delay observation register for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DLY_LOCK_OBS_SELECT_3" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_FIFO_PTR_RST_DISABLE_3" width="1" begin="8" end="8" resetval="0x0" description="Disables automatic reset of the read entry FIFO pointers for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLAVE_LOOP_CNT_UPDATE_3" width="3" begin="2" end="0" resetval="0x0" description="Reserved for future use for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_795" acronym="DDRSS_PHY_795" offset="0x4C6C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_PTR_OBS_SELECT_3" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal read entry FIFO read/write pointers to the accessible read entry FIFO pointer observation register for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_SHIFT_OBS_SELECT_3" width="4" begin="19" end="16" resetval="0x0" description="Select value to map the internal write DQ/DQS automatic cycle/half_cycle shift settings to the accessible write DQ/DQS shift observation register for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WR_ENC_OBS_SELECT_3" width="4" begin="11" end="8" resetval="0x0" description="Select value to map the internal write DQ slave delay encoded settings to the accessible write DQ encoded slave delay observation register for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ_ENC_OBS_SELECT_3" width="4" begin="3" end="0" resetval="0x0" description="Select value to map the internal read DQS DQ rise/fall slave delay encoded settings to the accessible read DQS DQ rise/fall encoded slave delay observation registers for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_796" acronym="DDRSS_PHY_796" offset="0x4C70" width="32" description="">
    <bitfield id="PHY_WRLVL_PER_START_3" width="8" begin="31" end="24" resetval="0x0" description="Observation register for write leveling status for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_ALGO_3" width="2" begin="17" end="16" resetval="0x0" description="Write leveling algorithm selection for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_LVL_DEBUG_CONT_3" width="1" begin="8" end="8" resetval="0x0" description="Allows the leveling state machine to advance (when in debug mode) for slice 3." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LVL_DEBUG_MODE_3" width="1" begin="0" end="0" resetval="0x0" description="Enables leveling debug mode for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_797" acronym="DDRSS_PHY_797" offset="0x4C74" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_MASK_3" width="8" begin="23" end="16" resetval="0x0" description="For ECC slice, should set this register to do DQ bit mask for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_UPDT_WAIT_CNT_3" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during write leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_CAPTURE_CNT_3" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during write leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_798" acronym="DDRSS_PHY_798" offset="0x4C78" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_UPDT_WAIT_CNT_3" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles + 4 to wait after changing DQS slave delay setting during gate training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_CAPTURE_CNT_3" width="6" begin="21" end="16" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during gate training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_PER_START_3" width="10" begin="9" end="0" resetval="0x0" description="Value to be added to the current gate delay position as the staring point for periodic gate training for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_799" acronym="DDRSS_PHY_799" offset="0x4C7C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_OBS_SELECT_3" width="5" begin="28" end="24" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during read leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_OP_MODE_3" width="2" begin="17" end="16" resetval="0x0" description="Read leveling algorithm select for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_UPDT_WAIT_CNT_3" width="4" begin="11" end="8" resetval="0x0" description="Number of cycles to wait after changing DQS slave delay setting during read leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_CAPTURE_CNT_3" width="6" begin="5" end="0" resetval="0x0" description="Number of samples to take at each DQS slave delay setting during read leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_800" acronym="DDRSS_PHY_800" offset="0x4C80" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_BURST_CNT_3" width="6" begin="29" end="24" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_CLK_JITTER_TOLERANCE_3" width="8" begin="23" end="16" resetval="0x0" description="Defines the minimum gap requirment for the LE and TE window for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DATA_MASK_3" width="8" begin="15" end="8" resetval="0x0" description="Per-bit mask for read leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_PERIODIC_OBS_SELECT_3" width="8" begin="7" end="0" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during periodic read leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_801" acronym="DDRSS_PHY_801" offset="0x4C84" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_UPDT_WAIT_CNT_3" width="4" begin="27" end="24" resetval="0x0" description="Number of cycles to wait after changing the DQ slave delay setting during write data leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_JUMP_OFFSET_3" width="11" begin="18" end="8" resetval="0x0" description="Defines the write/read burst length in bytes during the write data leveling sequence for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_PATT_3" width="3" begin="2" end="0" resetval="0x0" description="Defines the training patterns to be used during the write data leveling sequence for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_802" acronym="DDRSS_PHY_802" offset="0x4C88" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_WDQLVL_CLR_PREV_RESULTS_3" width="1" begin="16" end="16" resetval="0x0" description="Clears the previous result value to allow a clean slate comparison for future write DQ leveling results for slice 3." range="" rwaccess="W"/>
    <bitfield id="PHY_WDQLVL_PERIODIC_OBS_SELECT_3" width="8" begin="15" end="8" resetval="0x0" description="Select value to map specific information during or post periodic write data leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_OBS_SELECT_3" width="4" begin="3" end="0" resetval="0x0" description="Select value to map an individual DQ data window leading/trailing edge to the leading/trailing edge observation registers during write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_803" acronym="DDRSS_PHY_803" offset="0x4C8C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DATADM_MASK_3" width="9" begin="8" end="0" resetval="0x0" description="Per-bit mask for write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_804" acronym="DDRSS_PHY_804" offset="0x4C90" width="32" description="">
    <bitfield id="PHY_USER_PATT0_3" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_805" acronym="DDRSS_PHY_805" offset="0x4C94" width="32" description="">
    <bitfield id="PHY_USER_PATT1_3" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_806" acronym="DDRSS_PHY_806" offset="0x4C98" width="32" description="">
    <bitfield id="PHY_USER_PATT2_3" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_807" acronym="DDRSS_PHY_807" offset="0x4C9C" width="32" description="">
    <bitfield id="PHY_USER_PATT3_3" width="32" begin="31" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_808" acronym="DDRSS_PHY_808" offset="0x4CA0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_MULT_TRAIN_3" width="1" begin="16" end="16" resetval="0x0" description="Control for single pass only No-Topology training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_USER_PATT4_3" width="16" begin="15" end="0" resetval="0x0" description="User-defined pattern to be used during write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_809" acronym="DDRSS_PHY_809" offset="0x4CA4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_3" width="10" begin="25" end="16" resetval="0x0" description="Threshold Criteria of period threshold after No-Topology training is completed for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_EARLY_THRESHOLD_3" width="10" begin="9" end="0" resetval="0x0" description="Threshold Criteria of early threshold after No-Topology training is completed for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_810" acronym="DDRSS_PHY_810" offset="0x4CA8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_MAX_3" width="10" begin="25" end="16" resetval="0x0" description="Maximum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PERIOD_THRESHOLD_MIN_3" width="10" begin="9" end="0" resetval="0x0" description="Minimum Threshold that phy_clk_wrdqs_slave_delay could cross boundary, to set period threshold/early threshold after No-Topology training is completed for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_811" acronym="DDRSS_PHY_811" offset="0x4CAC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FIFO_PTR_OBS_3" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing read entry FIFO pointers for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_MANUAL_CLEAR_3" width="6" begin="13" end="8" resetval="0x0" description="Manual reset/clear of internal logic for slice 3." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CALVL_VREF_DRIVING_SLICE_3" width="1" begin="0" end="0" resetval="0x0" description="Indicates if slice 3 is used to drive the VREF value to the device during CA training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_812" acronym="DDRSS_PHY_812" offset="0x4CB0" width="32" description="">
    <bitfield id="PHY_LPBK_RESULT_OBS_3" width="32" begin="31" end="0" resetval="0x00100000" description="Observation register containing loopback status/results for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_813" acronym="DDRSS_PHY_813" offset="0x4CB4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_MASTER_DLY_LOCK_OBS_3" width="11" begin="26" end="16" resetval="0x0" description="Observation register containing master delay results for slice 3." range="" rwaccess="R"/>
    <bitfield id="PHY_LPBK_ERROR_COUNT_OBS_3" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_814" acronym="DDRSS_PHY_814" offset="0x4CB8" width="32" description="">
    <bitfield id="PHY_RDDQS_DQ_RISE_ADDER_SLV_DLY_ENC_OBS_3" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing read DQS DQ rising edge adder slave delay encoded value for slice 3." range="" rwaccess="R"/>
    <bitfield id="PHY_MEAS_DLY_STEP_VALUE_3" width="8" begin="23" end="16" resetval="0x0" description="Observation register containing fraction of the cycle in 1 delay element, numerator with demominator of 512, for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_BASE_SLV_DLY_ENC_OBS_3" width="7" begin="14" end="8" resetval="0x0" description="Observation register containing read DQS base slave delay encoded value for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQ_SLV_DLY_ENC_OBS_3" width="7" begin="6" end="0" resetval="0x0" description="Observation register containing read DQ slave delay encoded values for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_815" acronym="DDRSS_PHY_815" offset="0x4CBC" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRDQS_BASE_SLV_DLY_ENC_OBS_3" width="7" begin="30" end="24" resetval="0x0" description="Observation register containing write DQS base slave delay encoded value for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_GATE_SLV_DLY_ENC_OBS_3" width="11" begin="18" end="8" resetval="0x0" description="Observation register containing read DQS gate slave delay encoded value for slice 3." range="" rwaccess="R"/>
    <bitfield id="PHY_RDDQS_DQ_FALL_ADDER_SLV_DLY_ENC_OBS_3" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing read DQS DQ falling edge adder slave delay encoded value for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_816" acronym="DDRSS_PHY_816" offset="0x4CC0" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WR_SHIFT_OBS_3" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for slice 3." range="" rwaccess="R"/>
    <bitfield id="PHY_WR_ADDER_SLV_DLY_ENC_OBS_3" width="8" begin="15" end="8" resetval="0x0" description="Observation register containing write adder slave delay encoded value for slice 3." range="" rwaccess="R"/>
    <bitfield id="PHY_WRDQ_BASE_SLV_DLY_ENC_OBS_3" width="8" begin="7" end="0" resetval="0x0" description="Observation register containing write DQ base slave delay encoded value for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_817" acronym="DDRSS_PHY_817" offset="0x4CC4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_HARD1_DELAY_OBS_3" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing write leveling first hard 1 DQS slave delay for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_HARD0_DELAY_OBS_3" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing write leveling last hard 0 DQS slave delay for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_818" acronym="DDRSS_PHY_818" offset="0x4CC8" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_STATUS_OBS_3" width="17" begin="16" end="0" resetval="0x0" description="Observation register containing write leveling status for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_819" acronym="DDRSS_PHY_819" offset="0x4CCC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GATE_SMPL2_SLV_DLY_ENC_OBS_3" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing gate sample2 slave delay encoded values for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GATE_SMPL1_SLV_DLY_ENC_OBS_3" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing gate sample1 slave delay encoded values for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_820" acronym="DDRSS_PHY_820" offset="0x4CD0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_HARD0_DELAY_OBS_3" width="14" begin="29" end="16" resetval="0x0" description="Observation register containing gate training first hard 0 DQS slave delay for slice 3." range="" rwaccess="R"/>
    <bitfield id="PHY_WRLVL_ERROR_OBS_3" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing write leveling error status for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_821" acronym="DDRSS_PHY_821" offset="0x4CD4" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_HARD1_DELAY_OBS_3" width="14" begin="13" end="0" resetval="0x0" description="Observation register containing gate training last hard 1 DQS slave delay for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_822" acronym="DDRSS_PHY_822" offset="0x4CD8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GTLVL_STATUS_OBS_3" width="18" begin="17" end="0" resetval="0x0" description="Observation register containing gate training status for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_823" acronym="DDRSS_PHY_823" offset="0x4CDC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_TE_DLY_OBS_3" width="10" begin="25" end="16" resetval="0x0" description="Observation register containing read leveling data window trailing edge slave delay setting for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_LE_DLY_OBS_3" width="10" begin="9" end="0" resetval="0x0" description="Observation register containing read leveling data window leading edge slave delay setting for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_824" acronym="DDRSS_PHY_824" offset="0x4CE0" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_NUM_WINDOWS_OBS_3" width="2" begin="1" end="0" resetval="0x0" description="Observation register containing read leveling number of windows found for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_825" acronym="DDRSS_PHY_825" offset="0x4CE4" width="32" description="">
    <bitfield id="PHY_RDLVL_STATUS_OBS_3" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing read leveling status for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_826" acronym="DDRSS_PHY_826" offset="0x4CE8" width="32" description="">
    <bitfield id="PHY_RDLVL_PERIODIC_OBS_3" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic read leveling status for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_827" acronym="DDRSS_PHY_827" offset="0x4CEC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WDQLVL_DQDM_TE_DLY_OBS_3" width="11" begin="26" end="16" resetval="0x7FF" description="Observation register containing write data leveling data window trailing edge slave delay setting for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_WDQLVL_DQDM_LE_DLY_OBS_3" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing write data leveling data window leading edge slave delay setting for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_828" acronym="DDRSS_PHY_828" offset="0x4CF0" width="32" description="">
    <bitfield id="PHY_WDQLVL_STATUS_OBS_3" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing write data leveling status for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_829" acronym="DDRSS_PHY_829" offset="0x4CF4" width="32" description="">
    <bitfield id="PHY_WDQLVL_PERIODIC_OBS_3" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing periodic write data leveling status for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_830" acronym="DDRSS_PHY_830" offset="0x4CF8" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_MODE_3" width="31" begin="30" end="0" resetval="0x0" description="DDL mode for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_831" acronym="DDRSS_PHY_831" offset="0x4CFC" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_MASK_3" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_832" acronym="DDRSS_PHY_832" offset="0x4D00" width="32" description="">
    <bitfield id="PHY_DDL_TEST_OBS_3" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_833" acronym="DDRSS_PHY_833" offset="0x4D04" width="32" description="">
    <bitfield id="PHY_DDL_TEST_MSTR_DLY_OBS_3" width="32" begin="31" end="0" resetval="0x0" description="DDL test observation delays for slice 3 master DDL." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_834" acronym="DDRSS_PHY_834" offset="0x4D08" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_OVERRIDE_3" width="1" begin="24" end="24" resetval="0x0" description="Manual setting of RX Calibration enable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_RX_CAL_START_3" width="1" begin="16" end="16" resetval="0x0" description="Manual RX Calibration start for slice 3." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_WDQS_OE_EXTEND_3" width="1" begin="8" end="8" resetval="0x0" description="LPDDR4 write preamble extension enable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_TRACK_UPD_THRESHOLD_3" width="8" begin="7" end="0" resetval="0x0" description="Specify threshold value for PHY init update tracking for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_835" acronym="DDRSS_PHY_835" offset="0x4D0C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ0_3" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ0 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLICE_RXCAL_SHUTOFF_FDBK_OE_3" width="1" begin="8" end="8" resetval="0x0" description="Data slice power reduction disable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_SAMPLE_WAIT_3" width="8" begin="7" end="0" resetval="0x0" description="RX Calibration state machine wait count for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_836" acronym="DDRSS_PHY_836" offset="0x4D10" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ2_3" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ2 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ1_3" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ1 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_837" acronym="DDRSS_PHY_837" offset="0x4D14" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ4_3" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ4 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ3_3" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ3 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_838" acronym="DDRSS_PHY_838" offset="0x4D18" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ6_3" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for DQ6 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ5_3" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ5 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_839" acronym="DDRSS_PHY_839" offset="0x4D1C" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQ7_3" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQ7 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_840" acronym="DDRSS_PHY_840" offset="0x4D20" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DM_3" width="18" begin="17" end="0" resetval="0x0" description="RX Calibration codes for DM for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_841" acronym="DDRSS_PHY_841" offset="0x4D24" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_FDBK_3" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration codes for FDBK for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DQS_3" width="9" begin="8" end="0" resetval="0x0" description="RX Calibration codes for DQS for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_842" acronym="DDRSS_PHY_842" offset="0x4D28" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RX_CAL_LOCK_OBS_3" width="9" begin="24" end="16" resetval="0x0" description="RX Calibration lock results for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_RX_CAL_OBS_3" width="11" begin="10" end="0" resetval="0x0" description="RX Calibration results for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_843" acronym="DDRSS_PHY_843" offset="0x4D2C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_COMP_VAL_3" width="1" begin="24" end="24" resetval="0x0" description="Expected C value from RX pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DIFF_ADJUST_3" width="7" begin="22" end="16" resetval="0x0" description="Fine adjustment for Single-Ended RX pad of RX CAL V2 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_SE_ADJUST_3" width="7" begin="14" end="8" resetval="0x0" description="Fine adjustment for Single-Ended RX pad of RX CAL V2 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_DISABLE_3" width="1" begin="0" end="0" resetval="0x1" description="RX CAL disable signal for slice 3, set 1 to bypass the rx calibration" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_844" acronym="DDRSS_PHY_844" offset="0x4D30" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_BIAS_EN_3" width="11" begin="26" end="16" resetval="0x0" description="Controls RX_BIAS_EN pin for each pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RX_CAL_INDEX_MASK_3" width="12" begin="11" end="0" resetval="0x0" description="RX offset calibration mask of all RX pad for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_845" acronym="DDRSS_PHY_845" offset="0x4D34" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WEIGHT_3" width="2" begin="25" end="24" resetval="0x0" description="Determines weight of average calculating for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_TIMEOUT_3" width="8" begin="23" end="16" resetval="0x0" description="Determines timeout number of iteration for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_SAMPLE_WAIT_3" width="8" begin="15" end="8" resetval="0x0" description="Determines number of cycles to wait for each sample for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_STATIC_TOG_DISABLE_3" width="5" begin="4" end="0" resetval="0x0" description="Control to disable toggle during static activity for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_846" acronym="DDRSS_PHY_846" offset="0x4D38" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_DIRECT_3" width="1" begin="24" end="24" resetval="0x0" description="Adjust direction for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_THRSHLD_3" width="8" begin="23" end="16" resetval="0x0" description="Duty cycle adjust threshold around the mid-point for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_SAMPLE_CNT_3" width="8" begin="15" end="8" resetval="0x0" description="Duty cycle adjust sample count for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_ADJUST_START_3" width="6" begin="5" end="0" resetval="0x0" description="Duty cycle adjust starting value for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_847" acronym="DDRSS_PHY_847" offset="0x4D3C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FDBK_PWR_CTRL_3" width="3" begin="26" end="24" resetval="0x0" description="Shutoff gate feedback IO to reduce power for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_SW_RANK_3" width="2" begin="17" end="16" resetval="0x1" description="Rank selection for software based duty cycle correction for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_START_3" width="1" begin="8" end="8" resetval="0x0" description="Manual trigger for DCC for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_POLARITY_3" width="1" begin="0" end="0" resetval="0x0" description="Calibration polarity for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_848" acronym="DDRSS_PHY_848" offset="0x4D40" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLICE_PWR_RDC_DISABLE_3" width="1" begin="24" end="24" resetval="0x0" description="Data slice power reduction disable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DCC_RXCAL_CTRL_GATE_DISABLE_3" width="1" begin="16" end="16" resetval="0x0" description="Data slice DCC and RX_CAL block power reduction disable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDPATH_GATE_DISABLE_3" width="1" begin="8" end="8" resetval="0x0" description="Data slice read path power reduction disable for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SLV_DLY_CTRL_GATE_DISABLE_3" width="1" begin="0" end="0" resetval="0x0" description="Data slice slv_dly_control block power reduction disable for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_849" acronym="DDRSS_PHY_849" offset="0x4D44" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_FSM_ERROR_INFO_3" width="14" begin="29" end="16" resetval="0x0" description="Data slice level FSM Error Info for slice 3." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_REGIF_3" width="11" begin="10" end="0" resetval="0x0" description="Inject parity error to register interface signals for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_850" acronym="DDRSS_PHY_850" offset="0x4D48" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_DS_FSM_ERROR_INFO_WOCLR_3" width="14" begin="29" end="16" resetval="0x0" description="Data slice level FSM Error Info for slice 3." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_FSM_ERROR_INFO_MASK_3" width="14" begin="13" end="0" resetval="0x0" description="Data slice level FSM Error Info Mask for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_851" acronym="DDRSS_PHY_851" offset="0x4D4C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_DS_TRAIN_CALIB_ERROR_INFO_WOCLR_3" width="5" begin="20" end="16" resetval="0x0" description="Data slice level training/calibration Error Info for slice 3." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_TRAIN_CALIB_ERROR_INFO_MASK_3" width="5" begin="12" end="8" resetval="0x0" description="Data slice level training/calibration Error Info Mask for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_TRAIN_CALIB_ERROR_INFO_3" width="5" begin="4" end="0" resetval="0x0" description="Data slice level training/calibration Error Info for slice 3." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_852" acronym="DDRSS_PHY_852" offset="0x4D50" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_ENABLE_3" width="3" begin="26" end="24" resetval="0x0" description="Operation type tsel enables for DQS signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_SELECT_3" width="16" begin="23" end="8" resetval="0x0" description="Operation type tsel select values for DQ/DM signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_ENABLE_3" width="3" begin="2" end="0" resetval="0x0" description="Operation type tsel enables for DQ/DM signals for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_853" acronym="DDRSS_PHY_853" offset="0x4D54" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_START_POINT_3" width="7" begin="30" end="24" resetval="0x0" description="Data slice initial VREF training start value for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TWO_CYC_PREAMBLE_3" width="2" begin="17" end="16" resetval="0x0" description="2 cycle preamble support for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_SELECT_3" width="16" begin="15" end="0" resetval="0x0" description="Operation type tsel select values for DQS signals for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_854" acronym="DDRSS_PHY_854" offset="0x4D58" width="32" description="">
    <bitfield id="PHY_NTP_WDQ_STEP_SIZE_3" width="8" begin="31" end="24" resetval="0x0" description="Step size of WR DQ slave delay during No-Topology training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_TRAIN_EN_3" width="1" begin="16" end="16" resetval="0x0" description="Enable for No-Topology training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_TRAINING_CTRL_3" width="2" begin="9" end="8" resetval="0x0" description="Data slice vref training enable control for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_INITIAL_STOP_POINT_3" width="7" begin="6" end="0" resetval="0x0" description="Data slice initial VREF training stop value for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_855" acronym="DDRSS_PHY_855" offset="0x4D5C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_STOP_3" width="11" begin="26" end="16" resetval="0x0" description="End of WR DQ slave delay in No-Topology training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_START_3" width="11" begin="10" end="0" resetval="0x0" description="Starting WR DQ slave delay in No-Topology training for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_856" acronym="DDRSS_PHY_856" offset="0x4D60" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_WDQLVL_DVW_MIN_EN_3" width="1" begin="24" end="24" resetval="0x0" description="SW override to enable use of PHY_WDQLVL_DVW_MIN for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DVW_MIN_3" width="10" begin="17" end="8" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WDQ_BIT_EN_3" width="8" begin="7" end="0" resetval="0x0" description="Enable Bit for WR DQ during No-Topology training for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_857" acronym="DDRSS_PHY_857" offset="0x4D64" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_0_3" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_TX_DCD_3" width="5" begin="20" end="16" resetval="0x0" description="Controls TX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FAST_LVL_EN_3" width="4" begin="11" end="8" resetval="0x0" description="Enable for fast multi-pattern window search for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_PER_START_OFFSET_3" width="6" begin="5" end="0" resetval="0x0" description="Peridic training start point offset for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_858" acronym="DDRSS_PHY_858" offset="0x4D68" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_4_3" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_3_3" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_2_3" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_1_3" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_859" acronym="DDRSS_PHY_859" offset="0x4D6C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DM_RX_DCD_3" width="5" begin="28" end="24" resetval="0x0" description="Controls RX_DCD pin for dm pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_7_3" width="5" begin="20" end="16" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_6_3" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RX_DCD_5_3" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for each pad for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_860" acronym="DDRSS_PHY_860" offset="0x4D70" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DSLICE_IO_CFG_3" width="6" begin="21" end="16" resetval="0x0" description="Controls PCLK/PARK pin for pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_FDBK_RX_DCD_3" width="5" begin="12" end="8" resetval="0x0" description="Controls RX_DCD pin for fdbk pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DQS_RX_DCD_3" width="5" begin="4" end="0" resetval="0x0" description="Controls RX_DCD pin for dqs pad for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_861" acronym="DDRSS_PHY_861" offset="0x4D74" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ1_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Read DQ1 slave delay setting for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ0_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Read DQ0 slave delay setting for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_862" acronym="DDRSS_PHY_862" offset="0x4D78" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ3_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Read DQ3 slave delay setting for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ2_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Read DQ2 slave delay setting for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_863" acronym="DDRSS_PHY_863" offset="0x4D7C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ5_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Read DQ5 slave delay setting for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ4_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Read DQ4 slave delay setting for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_864" acronym="DDRSS_PHY_864" offset="0x4D80" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ7_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Read DQ7 slave delay setting for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQ6_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Read DQ6 slave delay setting for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_865" acronym="DDRSS_PHY_865" offset="0x4D84" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_CAL_CLK_SEL_3" width="3" begin="18" end="16" resetval="0x0" description="Determines DCC CAL clock for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDM_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Read DM/DBI slave delay setting for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_866" acronym="DDRSS_PHY_866" offset="0x4D88" width="32" description="">
    <bitfield id="PHY_DQS_OE_TIMING_3" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS output enable signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_WR_TIMING_3" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQ/DM write based termination enable and select signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_TSEL_RD_TIMING_3" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM read based termination enable and select signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_OE_TIMING_3" width="8" begin="7" end="0" resetval="0x0" description="Start/end timing values for DQ/DM output enable signals for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_867" acronym="DDRSS_PHY_867" offset="0x4D8C" width="32" description="">
    <bitfield id="PHY_DQS_TSEL_WR_TIMING_3" width="8" begin="31" end="24" resetval="0x0" description="Start/end timing values for DQS write based termination enable and select signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_OE_RD_TIMING_3" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS read based OE extension for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_TSEL_RD_TIMING_3" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQS read based termination enable and select signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IO_PAD_DELAY_TIMING_3" width="4" begin="3" end="0" resetval="0x0" description="Feedback pad's OPAD and IPAD delay timing for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_868" acronym="DDRSS_PHY_868" offset="0x4D90" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_VREF_CTRL_DQ_3" width="12" begin="27" end="16" resetval="0x0" description="Pad VREF control settings for DQ slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_VREF_SETTING_TIME_3" width="16" begin="15" end="0" resetval="0x0" description="Number of cycles for vref settle after setting is changed for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_869" acronym="DDRSS_PHY_869" offset="0x4D94" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_IE_DLY_3" width="2" begin="25" end="24" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for input enable generation for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_IE_TIMING_3" width="8" begin="23" end="16" resetval="0x0" description="Start/end timing values for DQS input enable signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_IE_TIMING_3" width="8" begin="15" end="8" resetval="0x0" description="Start/end timing values for DQ/DM input enable signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PER_CS_TRAINING_EN_3" width="1" begin="0" end="0" resetval="0x0" description="Enables the per-rank training and read/write timing capabilities for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_870" acronym="DDRSS_PHY_870" offset="0x4D98" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_OE_DLY_3" width="5" begin="28" end="24" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for LP4 OE extension generation for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_TSEL_DLY_3" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is earlier than necessary for TSEL enable generation for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DBI_MODE_3" width="1" begin="8" end="8" resetval="0x0" description="DBI mode for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_IE_MODE_3" width="2" begin="1" end="0" resetval="0x0" description="Input enable mode bits for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_871" acronym="DDRSS_PHY_871" offset="0x4D9C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_STEP_3" width="6" begin="29" end="24" resetval="0x0" description="Incremental step size for master delay line locking algorithm for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_START_3" width="11" begin="18" end="8" resetval="0x0" description="Start value for master delay line locking algorithm for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_MASTER_MODE_3" width="4" begin="3" end="0" resetval="0x0" description="Master delay line override settings for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_872" acronym="DDRSS_PHY_872" offset="0x4DA0" width="32" description="">
    <bitfield id="PHY_WRLVL_DLY_STEP_3" width="8" begin="31" end="24" resetval="0x0" description="DQS slave delay step size during write leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RPTR_UPDATE_3" width="4" begin="19" end="16" resetval="0x0" description="Offset in cycles from the dfi_rddata_en signal to release data from the entry FIFO for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_HALF_MEASURE_3" width="8" begin="15" end="8" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle in the data slice master for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_MASTER_DELAY_WAIT_3" width="8" begin="7" end="0" resetval="0x0" description="Wait cycles for master delay line locking algorithm for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_873" acronym="DDRSS_PHY_873" offset="0x4DA4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_RESP_WAIT_CNT_3" width="5" begin="28" end="24" resetval="0x0" description="Number of cycles + 4 to wait between dfi_rddata_en and the sampling of the DQS during gate training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_DLY_STEP_3" width="4" begin="19" end="16" resetval="0x0" description="DQS slave delay step size during gate training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_RESP_WAIT_CNT_3" width="6" begin="13" end="8" resetval="0x0" description="Number of cycles to wait between dfi_wrlvl_strobe and the sampling of the DQs during write leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DLY_FINE_STEP_3" width="4" begin="3" end="0" resetval="0x0" description="DQS slave delay fine step size during write leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_874" acronym="DDRSS_PHY_874" offset="0x4DA8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_FINAL_STEP_3" width="10" begin="25" end="16" resetval="0x0" description="Final backup step delay used in gate training algorithm for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_BACK_STEP_3" width="10" begin="9" end="0" resetval="0x0" description="Interim backup step delay used in gate training algorithm for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_875" acronym="DDRSS_PHY_875" offset="0x4DAC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DLY_STEP_3" width="4" begin="27" end="24" resetval="0x0" description="DQS slave delay step size during read leveling for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOGGLE_PRE_SUPPORT_3" width="1" begin="16" end="16" resetval="0x0" description="Support the toggle read preamble for LPDDR4 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_QTR_DLY_STEP_3" width="4" begin="11" end="8" resetval="0x0" description="Defines the step granularity for the logic to use once an edge is found for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DLY_STEP_3" width="8" begin="7" end="0" resetval="0x0" description="DQ slave delay step size during write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_876" acronym="DDRSS_PHY_876" offset="0x4DB0" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_MAX_EDGE_3" width="10" begin="9" end="0" resetval="0x0" description="The maximun rdlvl slave delay search window for read eye training for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_877" acronym="DDRSS_PHY_877" offset="0x4DB4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_PER_START_OFFSET_3" width="6" begin="29" end="24" resetval="0x0" description="Peridic training start point offset for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_RDLVL_DVW_MIN_EN_3" width="1" begin="16" end="16" resetval="0x0" description="SW override to enable use of PHY_RDLVL_DVW_MIN for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_DVW_MIN_3" width="10" begin="9" end="0" resetval="0x0" description="Minimum data valid window across DQs and ranks for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_878" acronym="DDRSS_PHY_878" offset="0x4DB8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_INIT_DISABLE_3" width="2" begin="17" end="16" resetval="0x3" description="Disable duty cycle adjust at initialization for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRPATH_GATE_TIMING_3" width="3" begin="10" end="8" resetval="0x0" description="Write path clock gating timing for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRPATH_GATE_DISABLE_3" width="2" begin="1" end="0" resetval="0x0" description="Write path clock gating disable for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_879" acronym="DDRSS_PHY_879" offset="0x4DBC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ_INIT_SLV_DELAY_3" width="11" begin="26" end="16" resetval="0x0" description="Initial value of write DQ slave delay for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQS_INIT_SLV_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Initial value of write DQS slave delay for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_880" acronym="DDRSS_PHY_880" offset="0x4DC0" width="32" description="">
    <bitfield id="PHY_DATA_DC_DM_CLK_DIFF_THRSHLD_3" width="8" begin="31" end="24" resetval="0x0" description="Clock measurement cell threshold offset for differential signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DM_CLK_SE_THRSHLD_3" width="8" begin="23" end="16" resetval="0x0" description="Clock measurement cell threshold offset for single ended signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WDQLVL_ENABLE_3" width="1" begin="8" end="8" resetval="0x0" description="Enable duty cycle adjust during write DQ training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_WRLVL_ENABLE_3" width="1" begin="0" end="0" resetval="0x0" description="Enable duty cycle adjust during write leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_881" acronym="DDRSS_PHY_881" offset="0x4DC4" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_EN_DLY_3" width="5" begin="20" end="16" resetval="0x0" description="Number of cycles that the dfi_rddata_en signal is early for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEAS_DLY_STEP_ENABLE_3" width="6" begin="13" end="8" resetval="0x0" description="Data slice training step definition using phy_meas_dly_step_value for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQ_OSC_DELTA_3" width="7" begin="6" end="0" resetval="0x0" description="Slave delay offset that applies to a 1 bit change of dfi_wdq_osc_code for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_882" acronym="DDRSS_PHY_882" offset="0x4DC8" width="32" description="">
    <bitfield id="PHY_DQ_DM_SWIZZLE0_3" width="32" begin="31" end="0" resetval="0x0" description="DQ/DM bit swizzling 0 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_883" acronym="DDRSS_PHY_883" offset="0x4DCC" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_DM_SWIZZLE1_3" width="4" begin="3" end="0" resetval="0x0" description="DQ/DM bit swizzling 1 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_884" acronym="DDRSS_PHY_884" offset="0x4DD0" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ1_SLAVE_DELAY_3" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ1 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ0_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ0 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_885" acronym="DDRSS_PHY_885" offset="0x4DD4" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ3_SLAVE_DELAY_3" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ3 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ2_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ2 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_886" acronym="DDRSS_PHY_886" offset="0x4DD8" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ5_SLAVE_DELAY_3" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ5 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ4_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ4 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_887" acronym="DDRSS_PHY_887" offset="0x4DDC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ7_SLAVE_DELAY_3" width="11" begin="26" end="16" resetval="0x0" description="Write clock slave delay setting for DQ7 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQ6_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DQ6 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_888" acronym="DDRSS_PHY_888" offset="0x4DE0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDQS_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Write clock slave delay setting for DQS for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_WRDM_SLAVE_DELAY_3" width="11" begin="10" end="0" resetval="0x0" description="Write clock slave delay setting for DM for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_889" acronym="DDRSS_PHY_889" offset="0x4DE4" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ0_RISE_SLAVE_DELAY_3" width="10" begin="17" end="8" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ0 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_THRESHOLD_ADJUST_3" width="2" begin="1" end="0" resetval="0x0" description="Write level threshold adjust value based on those thresholds for DQS for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_890" acronym="DDRSS_PHY_890" offset="0x4DE8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ1_RISE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ1 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ0_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ0 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_891" acronym="DDRSS_PHY_891" offset="0x4DEC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ2_RISE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ2 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ1_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ1 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_892" acronym="DDRSS_PHY_892" offset="0x4DF0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ3_RISE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ3 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ2_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ2 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_893" acronym="DDRSS_PHY_893" offset="0x4DF4" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ4_RISE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ4 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ3_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ3 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_894" acronym="DDRSS_PHY_894" offset="0x4DF8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ5_RISE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ5 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ4_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ4 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_895" acronym="DDRSS_PHY_895" offset="0x4DFC" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ6_RISE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ6 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ5_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ5 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_896" acronym="DDRSS_PHY_896" offset="0x4E00" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ7_RISE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DQ7 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ6_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ6 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_897" acronym="DDRSS_PHY_897" offset="0x4E04" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DM_RISE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Rising edge read DQS slave delay setting for DM for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DQ7_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DQ7 for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_898" acronym="DDRSS_PHY_898" offset="0x4E08" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_GATE_SLAVE_DELAY_3" width="10" begin="25" end="16" resetval="0x0" description="Read DQS slave delay setting for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_DM_FALL_SLAVE_DELAY_3" width="10" begin="9" end="0" resetval="0x0" description="Falling edge read DQS slave delay setting for DM for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_899" acronym="DDRSS_PHY_899" offset="0x4E0C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DELAY_EARLY_THRESHOLD_3" width="10" begin="25" end="16" resetval="0x0" description="Write level delay threshold above which will be considered in previous cycle for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRITE_PATH_LAT_ADD_3" width="3" begin="10" end="8" resetval="0x0" description="Number of cycles to delay the incoming dfi_wrdata_en/dfi_wrdata signals for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDQS_LATENCY_ADJUST_3" width="4" begin="3" end="0" resetval="0x0" description="Number of cycles to delay the incoming dfi_rddata_en for read DQS gate generation for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_900" acronym="DDRSS_PHY_900" offset="0x4E10" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_EARLY_FORCE_ZERO_3" width="1" begin="16" end="16" resetval="0x0" description="Force the final write level delay value (that meets the early threshold) to 0 for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WRLVL_DELAY_PERIOD_THRESHOLD_3" width="10" begin="9" end="0" resetval="0x0" description="Write level delay threshold below which will add a cycle of write path latency for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_901" acronym="DDRSS_PHY_901" offset="0x4E14" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_LAT_ADJ_START_3" width="4" begin="19" end="16" resetval="0x0" description="Initial read DQS gate cycle delay from dfi_rddata_en during gate training for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GTLVL_RDDQS_SLV_DLY_START_3" width="10" begin="9" end="0" resetval="0x0" description="Initial read DQS gate slave delay setting during gate training for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_902" acronym="DDRSS_PHY_902" offset="0x4E18" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_PASS_3" width="1" begin="24" end="24" resetval="0x0" description="Indicates if No-topology training found a passing result for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_NTP_WRLAT_START_3" width="4" begin="19" end="16" resetval="0x0" description="Initial value for phy_write_path_lat_add for No-topology training and early threshold for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_WDQLVL_DQDM_SLV_DLY_START_3" width="11" begin="10" end="0" resetval="0x0" description="Initial DQ/DM slave delay setting during write data leveling for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_903" acronym="DDRSS_PHY_903" offset="0x4E1C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_RDLVL_RDDQS_DQ_SLV_DLY_START_3" width="10" begin="9" end="0" resetval="0x0" description="Read leveling starting value for the DQS/DQ slave delay settings for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_904" acronym="DDRSS_PHY_904" offset="0x4E20" width="32" description="">
    <bitfield id="PHY_DATA_DC_DQ2_CLK_ADJUST_3" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ1_CLK_ADJUST_3" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ0_CLK_ADJUST_3" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQS_CLK_ADJUST_3" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_905" acronym="DDRSS_PHY_905" offset="0x4E24" width="32" description="">
    <bitfield id="PHY_DATA_DC_DQ6_CLK_ADJUST_3" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ5_CLK_ADJUST_3" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ4_CLK_ADJUST_3" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ3_CLK_ADJUST_3" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_906" acronym="DDRSS_PHY_906" offset="0x4E28" width="32" description="">
    <bitfield id="PHY_DSLICE_PAD_BOOSTPN_SETTING_3" width="16" begin="31" end="16" resetval="0x0" description="Setting for boost P/N of pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DM_CLK_ADJUST_3" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_DC_DQ7_CLK_ADJUST_3" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_907" acronym="DDRSS_PHY_907" offset="0x4E2C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQS_FFE_3" width="2" begin="17" end="16" resetval="0x0" description="TX_FFE setting for DQS pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DQ_FFE_3" width="2" begin="9" end="8" resetval="0x0" description="TX_FFE setting for DQ/DM pad for slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DSLICE_PAD_RX_CTLE_SETTING_3" width="6" begin="5" end="0" resetval="0x0" description="Setting for RX ctle P/N of pad for slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1024" acronym="DDRSS_PHY_1024" offset="0x5000" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_ADR_MANUAL_CLEAR_0" width="3" begin="26" end="24" resetval="0x0" description="Manual reset/clear of internal logic for address slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CLK_BYPASS_OVERRIDE_0" width="1" begin="16" end="16" resetval="0x0" description="Bypass mode override setting for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CLK_WR_BYPASS_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Command/Address clock bypass mode slave delay setting for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1025" acronym="DDRSS_PHY_1025" offset="0x5004" width="32" description="">
    <bitfield id="PHY_ADR_LPBK_RESULT_OBS_0" width="32" begin="31" end="0" resetval="0x1000" description="Observation register containing loopback status/results for address slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1026" acronym="DDRSS_PHY_1026" offset="0x5008" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_MASTER_DLY_LOCK_OBS_SELECT_0" width="4" begin="27" end="24" resetval="0x0" description="Select value to map the internal master delay observation registers to the accessible master delay observation register for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_MEAS_DLY_STEP_VALUE_0" width="8" begin="23" end="16" resetval="0x0" description="Contains the fraction of a cycle in 1 delay element numerator with demominator of 512, for address slice 0." range="" rwaccess="R"/>
    <bitfield id="PHY_ADR_LPBK_ERROR_COUNT_OBS_0" width="16" begin="15" end="0" resetval="0x0" description="Observation register containing total number of loopback error data for address slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1027" acronym="DDRSS_PHY_1027" offset="0x500C" width="32" description="">
    <bitfield id="PHY_ADR_ADDER_SLV_DLY_ENC_OBS_0" width="8" begin="31" end="24" resetval="0x0" description="Observation register containing addr slave delay for address slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_ADR_BASE_SLV_DLY_ENC_OBS_0" width="7" begin="22" end="16" resetval="0x0" description="Observation register containing base slave delay for address slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_ADR_MASTER_DLY_LOCK_OBS_0" width="11" begin="10" end="0" resetval="0x0" description="Observation register containing master delay results for address slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1028" acronym="DDRSS_PHY_1028" offset="0x5010" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_TSEL_ENABLE_0" width="1" begin="24" end="24" resetval="0x0" description="Enables tsel_en for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_ADR_SNAP_OBS_REGS_0" width="1" begin="16" end="16" resetval="0x0" description="Initiates a snapshot of the internal observation registers for address slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SLV_DLY_ENC_OBS_SELECT_0" width="3" begin="10" end="8" resetval="0x0" description="Select value to map the addr bits delay observation registers to the accessible delay observation register for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SLAVE_LOOP_CNT_UPDATE_0" width="3" begin="2" end="0" resetval="0x0" description="Reserved for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1029" acronym="DDRSS_PHY_1029" offset="0x5014" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_PWR_RDC_DISABLE_0" width="1" begin="24" end="24" resetval="0x0" description="Power reduction disable for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_PRBS_PATTERN_MASK_0" width="5" begin="20" end="16" resetval="0x0" description="PRBS7 mask signal for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_PRBS_PATTERN_START_0" width="7" begin="14" end="8" resetval="0x1" description="PRBS7 start pattern for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_LPBK_CONTROL_0" width="7" begin="6" end="0" resetval="0x0" description="Loopback control bits for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1030" acronym="DDRSS_PHY_1030" offset="0x5018" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_IE_MODE_0" width="1" begin="24" end="24" resetval="0x0" description="Input enable control for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_WRADDR_SHIFT_OBS_0" width="3" begin="18" end="16" resetval="0x0" description="Observation register containing automatic half cycle and cycle shift values for address slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_TYPE_0" width="2" begin="9" end="8" resetval="0x0" description="DRAM type for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SLV_DLY_CTRL_GATE_DISABLE_0" width="1" begin="0" end="0" resetval="0x0" description="Power reduction slv_dly_control block gate disable for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1031" acronym="DDRSS_PHY_1031" offset="0x501C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DDL_MODE_0" width="27" begin="26" end="0" resetval="0x0" description="DDL mode for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1032" acronym="DDRSS_PHY_1032" offset="0x5020" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DDL_MASK_0" width="6" begin="5" end="0" resetval="0x0" description="DDL mask for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1033" acronym="DDRSS_PHY_1033" offset="0x5024" width="32" description="">
    <bitfield id="PHY_ADR_DDL_TEST_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing DDL test bits for address slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1034" acronym="DDRSS_PHY_1034" offset="0x5028" width="32" description="">
    <bitfield id="PHY_ADR_DDL_TEST_MSTR_DLY_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register containing master DDL bits for address slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1035" acronym="DDRSS_PHY_1035" offset="0x502C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_COARSE_DLY_0" width="11" begin="26" end="16" resetval="0x0" description="Coarse CA training DDL increment value for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_START_0" width="11" begin="10" end="0" resetval="0x0" description="CA training DDL start value for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1036" acronym="DDRSS_PHY_1036" offset="0x5030" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_QTR_0" width="11" begin="10" end="0" resetval="0x0" description="CA training DDL quarter cycle delay value for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1037" acronym="DDRSS_PHY_1037" offset="0x5034" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_SWIZZLE0_0" width="24" begin="23" end="0" resetval="0x0" description="CA training RD DQ bit swizzle map 0 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1038" acronym="DDRSS_PHY_1038" offset="0x5038" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_RANK_CTRL_0" width="2" begin="25" end="24" resetval="0x0" description="CA training rank aggregation control bits for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_SWIZZLE1_0" width="24" begin="23" end="0" resetval="0x0" description="CA training RD DQ bit swizzle map 1 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1039" acronym="DDRSS_PHY_1039" offset="0x503C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_PERIODIC_START_OFFSET_0" width="9" begin="24" end="16" resetval="0x0" description="Relative offset to start periodic CALVL from previous result" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_RESP_WAIT_CNT_0" width="4" begin="11" end="8" resetval="0x0" description="Number of samples to wait before sampling response during CA training for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_NUM_PATTERNS_0" width="2" begin="1" end="0" resetval="0x0" description="Number of patterns to use during CA training for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1040" acronym="DDRSS_PHY_1040" offset="0x5040" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_OBS_SELECT_0" width="3" begin="26" end="24" resetval="0x0" description="CA bit lane to observe result from OBS0 during CA training for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_ADR_CALVL_ERROR_CLR_0" width="1" begin="16" end="16" resetval="0x0" description="Clears the CA training state machine error status for address slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_ADR_CALVL_DEBUG_CONT_0" width="1" begin="8" end="8" resetval="0x0" description="Allows the CA training state machine to advance (when in debug mode) for address slice 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_DEBUG_MODE_0" width="1" begin="0" end="0" resetval="0x0" description="Enables CA training debug mode for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1041" acronym="DDRSS_PHY_1041" offset="0x5044" width="32" description="">
    <bitfield id="PHY_ADR_CALVL_CH0_OBS0_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register for CA training for channel 0 slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1042" acronym="DDRSS_PHY_1042" offset="0x5048" width="32" description="">
    <bitfield id="PHY_ADR_CALVL_CH1_OBS0_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register for CA training for channel 1 slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1043" acronym="DDRSS_PHY_1043" offset="0x504C" width="32" description="">
    <bitfield id="PHY_ADR_CALVL_OBS1_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register contains general CA training bits for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1044" acronym="DDRSS_PHY_1044" offset="0x5050" width="32" description="">
    <bitfield id="PHY_ADR_CALVL_OBS2_0" width="32" begin="31" end="0" resetval="0x0" description="Observation register contains periodic CA training bits for slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1045" acronym="DDRSS_PHY_1045" offset="0x5054" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_FG_0_0" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 0 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1046" acronym="DDRSS_PHY_1046" offset="0x5058" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_BG_0_0" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 0 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1047" acronym="DDRSS_PHY_1047" offset="0x505C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_FG_1_0" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 1 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1048" acronym="DDRSS_PHY_1048" offset="0x5060" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_BG_1_0" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 1 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1049" acronym="DDRSS_PHY_1049" offset="0x5064" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_FG_2_0" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 2 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1050" acronym="DDRSS_PHY_1050" offset="0x5068" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_BG_2_0" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 2 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1051" acronym="DDRSS_PHY_1051" offset="0x506C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_FG_3_0" width="20" begin="19" end="0" resetval="0x0" description="CA training foreground pattern 3 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1052" acronym="DDRSS_PHY_1052" offset="0x5070" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_BG_3_0" width="20" begin="19" end="0" resetval="0x0" description="CA training background pattern 3 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1053" acronym="DDRSS_PHY_1053" offset="0x5074" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_ADDR_SEL_0" width="24" begin="23" end="0" resetval="0x0" description="Selects which DFI address pins connect to which CA pins for LPDDR3/4 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1054" acronym="DDRSS_PHY_1054" offset="0x5078" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SEG_MASK_0" width="6" begin="29" end="24" resetval="0x0" description="Segment mask bit for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_BIT_MASK_0" width="6" begin="21" end="16" resetval="0x0" description="Mask bit for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_LP4_BOOT_SLV_DELAY_0" width="10" begin="9" end="0" resetval="0x0" description="Address slave delay setting during the LPDDR4 boot frequency operation for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1055" acronym="DDRSS_PHY_1055" offset="0x507C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SW_TXIO_CTRL_0" width="6" begin="29" end="24" resetval="0x0" description="Controls address pad output enable for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_STATIC_TOG_DISABLE_0" width="4" begin="19" end="16" resetval="0x0" description="Toggle control during static activity for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CSLVL_TRAIN_MASK_0" width="6" begin="13" end="8" resetval="0x0" description="Mask bit for CS training participation for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_TRAIN_MASK_0" width="6" begin="5" end="0" resetval="0x0" description="Mask bit for CA training participation for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1056" acronym="DDRSS_PHY_1056" offset="0x5080" width="32" description="">
    <bitfield id="PHY_ADR_DC_ADR2_CLK_ADJUST_0" width="8" begin="31" end="24" resetval="0x20" description="Adjust value of Clock Duty Cycle Adjuster lane 2 for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADR1_CLK_ADJUST_0" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Clock Duty Cycle Adjuster lane 1 for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADR0_CLK_ADJUST_0" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Clock Duty Cycle Adjuster lane 0 for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_INIT_DISABLE_0" width="2" begin="1" end="0" resetval="0x3" description="Duty Cycle Corrector disable at initialization for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1057" acronym="DDRSS_PHY_1057" offset="0x5084" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DCC_RXCAL_CTRL_GATE_DISABLE_0" width="1" begin="24" end="24" resetval="0x0" description="DCC and RX_CAL clk gate disable for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADR5_CLK_ADJUST_0" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Clock Duty Cycle Adjuster lane 5 for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADR4_CLK_ADJUST_0" width="8" begin="15" end="8" resetval="0x20" description="Adjust value of Clock Duty Cycle Adjuster lane 4 for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADR3_CLK_ADJUST_0" width="8" begin="7" end="0" resetval="0x20" description="Adjust value of Clock Duty Cycle Adjuster lane 3 for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1058" acronym="DDRSS_PHY_1058" offset="0x5088" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADJUST_START_0" width="6" begin="29" end="24" resetval="0x0" description="DCC calibration starting value for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_WEIGHT_0" width="2" begin="17" end="16" resetval="0x0" description="DCC weighting factor base value for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_CAL_TIMEOUT_0" width="8" begin="15" end="8" resetval="0x0" description="DCC number of iterations to wait before timeout for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_CAL_SAMPLE_WAIT_0" width="8" begin="7" end="0" resetval="0x0" description="DCC cycles to wait after calibration change before sampling results for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1059" acronym="DDRSS_PHY_1059" offset="0x508C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_CAL_POLARITY_0" width="1" begin="24" end="24" resetval="0x0" description="DCC calibration polarity for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADJUST_DIRECT_0" width="1" begin="16" end="16" resetval="0x0" description="DCC adjust direction for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADJUST_THRSHLD_0" width="8" begin="15" end="8" resetval="0x0" description="DCC adjust threshold around the mid-point for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_ADJUST_SAMPLE_CNT_0" width="8" begin="7" end="0" resetval="0x0" description="DCC number of samples to take for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1060" acronym="DDRSS_PHY_1060" offset="0x5090" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_REGIF_ADR_0" width="11" begin="26" end="16" resetval="0x0" description="Inject parity error to register interface signals for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SW_TXPWR_CTRL_0" width="6" begin="13" end="8" resetval="0x0" description="Disable address output enables in deep sleep mode for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_CAL_START_0" width="1" begin="0" end="0" resetval="0x0" description="DCC Manual trigger for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1061" acronym="DDRSS_PHY_1061" offset="0x5094" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AS_FSM_ERROR_INFO_MASK_0" width="9" begin="24" end="16" resetval="0x0" description="FSM Error Info Mask for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AS_FSM_ERROR_INFO_0" width="9" begin="8" end="0" resetval="0x0" description="FSM Error Info for address slice 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1062" acronym="DDRSS_PHY_1062" offset="0x5098" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AS_TRAIN_CALIB_ERROR_INFO_MASK_0" width="1" begin="24" end="24" resetval="0x0" description="Training/Calibration Error Info Mask for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AS_TRAIN_CALIB_ERROR_INFO_0" width="1" begin="16" end="16" resetval="0x0" description="Training/Calibration Error Info for address slice 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_AS_FSM_ERROR_INFO_WOCLR_0" width="9" begin="8" end="0" resetval="0x0" description="FSM Error Info clear for address slice 0." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1063" acronym="DDRSS_PHY_1063" offset="0x509C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="SC_PHY_AS_TRAIN_CALIB_ERROR_INFO_WOCLR_0" width="1" begin="0" end="0" resetval="0x0" description="Training/Calibration Error Info clear for address slice 0." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1064" acronym="DDRSS_PHY_1064" offset="0x50A0" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ADR_IO_CFG_0" width="11" begin="26" end="16" resetval="0x0" description="Controls I/O pads for address pad for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_CAL_CLK_SEL_0" width="3" begin="10" end="8" resetval="0x0" description="DCC CAL clock for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_TSEL_SELECT_0" width="8" begin="7" end="0" resetval="0x0" description="Tsel select values for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1065" acronym="DDRSS_PHY_1065" offset="0x50A4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR1_SW_WRADDR_SHIFT_0" width="5" begin="28" end="24" resetval="0x0" description="Manual override of CA bit 1 of automatic half_cycle_shift/cycle_shift for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR0_CLK_WR_SLAVE_DELAY_0" width="11" begin="18" end="8" resetval="0x0" description="CA bit 0 slave delay setting for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR0_SW_WRADDR_SHIFT_0" width="5" begin="4" end="0" resetval="0x0" description="Manual override of CA bit 0 of automatic half_cycle_shift/cycle_shift for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1066" acronym="DDRSS_PHY_1066" offset="0x50A8" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR2_SW_WRADDR_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 2 of automatic half_cycle_shift/cycle_shift for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR1_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 1 slave delay setting for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1067" acronym="DDRSS_PHY_1067" offset="0x50AC" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR3_SW_WRADDR_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 3 of automatic half_cycle_shift/cycle_shift for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR2_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 2 slave delay setting for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1068" acronym="DDRSS_PHY_1068" offset="0x50B0" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR4_SW_WRADDR_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 4 of automatic half_cycle_shift/cycle_shift for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR3_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 3 slave delay setting for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1069" acronym="DDRSS_PHY_1069" offset="0x50B4" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR5_SW_WRADDR_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Manual override of CA bit 5 of automatic half_cycle_shift/cycle_shift for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR4_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 4 slave delay setting for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1070" acronym="DDRSS_PHY_1070" offset="0x50B8" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SW_MASTER_MODE_0" width="4" begin="19" end="16" resetval="0x0" description="Master delay line override settings for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR5_CLK_WR_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="CA bit 5 slave delay setting for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1071" acronym="DDRSS_PHY_1071" offset="0x50BC" width="32" description="">
    <bitfield id="PHY_ADR_MASTER_DELAY_WAIT_0" width="8" begin="31" end="24" resetval="0x0" description="Wait cycles for master delay line locking algorithm for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_MASTER_DELAY_STEP_0" width="6" begin="21" end="16" resetval="0x0" description="Incremental step size for master delay line locking algorithm for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_MASTER_DELAY_START_0" width="11" begin="10" end="0" resetval="0x0" description="Start value for master delay line locking algorithm for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1072" acronym="DDRSS_PHY_1072" offset="0x50C0" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SW_CALVL_DVW_MIN_EN_0" width="1" begin="24" end="24" resetval="0x0" description="Enables the software override data valid window size during CA training for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_SW_CALVL_DVW_MIN_0" width="10" begin="17" end="8" resetval="0x0" description="Sets the software override data valid window size during CA training for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_MASTER_DELAY_HALF_MEASURE_0" width="8" begin="7" end="0" resetval="0x0" description="Defines the number of delay line elements to be considered in determing whether to lock to a half clock cycle for the master in address slice 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1073" acronym="DDRSS_PHY_1073" offset="0x50C4" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_DLY_STEP_0" width="4" begin="3" end="0" resetval="0x0" description="Sets the delay step size plus 1 during CA training for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1074" acronym="DDRSS_PHY_1074" offset="0x50C8" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_INIT_SLV_DELAY_0" width="10" begin="25" end="16" resetval="0x0" description="DCC initialization value of write ADDR slave delay for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_MEAS_DLY_STEP_ENABLE_0" width="1" begin="8" end="8" resetval="0x0" description="Enables delay parameter setting using phy_adr_meas_dly_step_value for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_CALVL_CAPTURE_CNT_0" width="4" begin="3" end="0" resetval="0x0" description="Number of samples to take at each ADDR slave delay setting during CA training for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1075" acronym="DDRSS_PHY_1075" offset="0x50CC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_DM_CLK_THRSHLD_0" width="8" begin="15" end="8" resetval="0x0" description="DCC clock measurement cell threshold offset for address slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADR_DC_CALVL_ENABLE_0" width="1" begin="0" end="0" resetval="0x0" description="DCC enable duty cycle adjust during CA leveling for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1280" acronym="DDRSS_PHY_1280" offset="0x5400" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FREQ_SEL" width="2" begin="1" end="0" resetval="0x0" description="Specifies which copy of the frequency-dependent timing parameters will be used by the PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1281" acronym="DDRSS_PHY_1281" offset="0x5404" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP0_SHIFT_0" width="5" begin="28" end="24" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FREQ_SEL_INDEX" width="2" begin="17" end="16" resetval="0x0" description="Selects which frequency set to update when PHY_FREQ_SEL_MULTICAST_EN is not set." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FREQ_SEL_MULTICAST_EN" width="1" begin="8" end="8" resetval="0x1" description="When set, a register write will update parameters for all frequency sets simultaneously." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FREQ_SEL_FROM_REGIF" width="1" begin="0" end="0" resetval="0x0" description="Indicates which source is used to select the frequency copy." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1282" acronym="DDRSS_PHY_1282" offset="0x5408" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP0_SHIFT_1" width="5" begin="28" end="24" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP3_SHIFT_0" width="5" begin="20" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP2_SHIFT_0" width="5" begin="12" end="8" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP1_SHIFT_0" width="5" begin="4" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1283" acronym="DDRSS_PHY_1283" offset="0x540C" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP3_SHIFT_1" width="5" begin="20" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP2_SHIFT_1" width="5" begin="12" end="8" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP1_SHIFT_1" width="5" begin="4" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1284" acronym="DDRSS_PHY_1284" offset="0x5410" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP_BYPASS_OVERRIDE" width="1" begin="24" end="24" resetval="0x0" description="Address/control group slice bypass mode override setting." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_GRP_BYPASS_SHIFT" width="5" begin="20" end="16" resetval="0x0" description="Address/control group slice bypass mode shift settings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP_BYPASS_SLAVE_DELAY" width="11" begin="10" end="0" resetval="0x0" description="Address/control group slice bypass mode slave delay setting." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1285" acronym="DDRSS_PHY_1285" offset="0x5414" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_START" width="11" begin="26" end="16" resetval="0x0" description="Defines the CS training DDL start value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MANUAL_UPDATE_PHYUPD_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Manual update selection of all slave delay line settings." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_MANUAL_UPDATE" width="1" begin="0" end="0" resetval="0x0" description="Manual update of all slave delay line settings." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1286" acronym="DDRSS_PHY_1286" offset="0x5418" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_CSLVL_DEBUG_CONT" width="1" begin="24" end="24" resetval="0x0" description="Allows the CS training state machine to advance (when in debug mode)." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_DEBUG_MODE" width="1" begin="16" end="16" resetval="0x0" description="Enables CS training debug mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_COARSE_DLY" width="11" begin="10" end="0" resetval="0x0" description="Defines the CS training DDL coarse cycle delay value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1287" acronym="DDRSS_PHY_1287" offset="0x541C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="SC_PHY_CSLVL_ERROR_CLR" width="1" begin="0" end="0" resetval="0x0" description="Clears the CS training state machine error status." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1288" acronym="DDRSS_PHY_1288" offset="0x5420" width="32" description="">
    <bitfield id="PHY_CSLVL_OBS0" width="32" begin="31" end="0" resetval="0x06800000" description="Observation register for CS training delay values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1289" acronym="DDRSS_PHY_1289" offset="0x5424" width="32" description="">
    <bitfield id="PHY_CSLVL_OBS1" width="32" begin="31" end="0" resetval="0x0" description="Observation register for CS training algorithm status." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1290" acronym="DDRSS_PHY_1290" offset="0x5428" width="32" description="">
    <bitfield id="PHY_CSLVL_OBS2" width="32" begin="31" end="0" resetval="0x0" description="Observation register for periodic CS training delay values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1291" acronym="DDRSS_PHY_1291" offset="0x542C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_DISABLE" width="1" begin="24" end="24" resetval="0x0" description="Controls the handling of the DFI frequency." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_PERIODIC_START_OFFSET" width="9" begin="16" end="8" resetval="0x0" description="Defines the relative offset from previous LE and TE to start periodic CSLVL with." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="CS training enable." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1292" acronym="DDRSS_PHY_1292" offset="0x5430" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_QTR" width="11" begin="18" end="8" resetval="0x0" description="Defines the CS training DDL 1/4 cycle delay value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_CS_MAP" width="4" begin="3" end="0" resetval="0x0" description="CS training map." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1293" acronym="DDRSS_PHY_1293" offset="0x5434" width="32" description="">
    <bitfield id="PHY_CALVL_CS_MAP" width="8" begin="31" end="24" resetval="0x0" description="Defines the slice numbers associated with each CS during CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_COARSE_CAPTURE_CNT" width="4" begin="19" end="16" resetval="0x0" description="Defines the number of samples to take at each GRP slave delay setting during CS training coarse CA training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_COARSE_CHK" width="11" begin="10" end="0" resetval="0x0" description="Defines the CS training coarse CA training DDL 1/16th cycle delay value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1294" acronym="DDRSS_PHY_1294" offset="0x5438" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_LPDDR" width="1" begin="24" end="24" resetval="0x0" description="Adds a cycle of delay for the address/control slices to match the address slice." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DFI_PHYUPD_TYPE" width="2" begin="17" end="16" resetval="0x0" description="Defines the value of the dfi_phyupd_type output signal to MC." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_SNAP_OBS_REGS" width="1" begin="8" end="8" resetval="0x0" description="Initiates a snapshot of the internal observation registers for the address/control block." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_SLAVE_LOOP_CNT_UPDATE" width="3" begin="2" end="0" resetval="0x0" description="Reserved for the address/control master." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1295" acronym="DDRSS_PHY_1295" offset="0x543C" width="32" description="">
    <bitfield id="PHY_CLK_DC_CAL_TIMEOUT" width="8" begin="31" end="24" resetval="0x0" description="Duty cycle correction maximum iteration count." range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_CAL_SAMPLE_WAIT" width="8" begin="23" end="16" resetval="0x0" description="Number of cal clock cycles to wait for a sample to be taken." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPDDR3_CS" width="1" begin="8" end="8" resetval="0x1" description="Alters reset state polarity for LPDDR chip selects." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_ACTIVE" width="1" begin="0" end="0" resetval="0x0" description="Indicates an LPDDR4 device is connected to the PHY." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1296" acronym="DDRSS_PHY_1296" offset="0x5440" width="32" description="">
    <bitfield id="PHY_CLK_DC_ADJUST_SAMPLE_CNT" width="8" begin="31" end="24" resetval="0x0" description="Duty cycle correction algorithm sample count per adjustment setting." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_ADJUST_START" width="6" begin="21" end="16" resetval="0x0" description="Duty cycle correction algorithm adjustment starting value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_FREQ_CHG_ADJ" width="1" begin="8" end="8" resetval="0x0" description="Duty cycle correction during frequency change control." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_WEIGHT" width="2" begin="1" end="0" resetval="0x0" description="Duty cycle correction weighting factor base value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1297" acronym="DDRSS_PHY_1297" offset="0x5444" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_CAL_START" width="1" begin="24" end="24" resetval="0x0" description="Duty cycle correction calibration manual start." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_CAL_POLARITY" width="1" begin="16" end="16" resetval="0x0" description="Duty cycle correction algorithm measurement polarity." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_ADJUST_DIRECT" width="1" begin="8" end="8" resetval="0x0" description="Duty cycle correction algorithm adjustment direction." range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_ADJUST_THRSHLD" width="8" begin="7" end="0" resetval="0x0" description="Duty cycle correction algorithm threshold delta comparison." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1298" acronym="DDRSS_PHY_1298" offset="0x5448" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_TXIO_CTRL_1" width="4" begin="27" end="24" resetval="0x0" description="This register is used to control if command pad (CS/RAS...) should be shutoff for TX mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_TXIO_CTRL_0" width="4" begin="19" end="16" resetval="0x0" description="This register is used to control if command pad (CS/RAS...) should be shutoff for TX mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CONTINUOUS_CLK_CAL_UPDATE" width="1" begin="8" end="8" resetval="0x0" description="Continuous update of all latest PVTP,PVTN and PVTR values to the CLK IO pads." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_UPDATE_CLK_CAL_VALUES" width="1" begin="0" end="0" resetval="0x0" description="Manual update of all latest PVTP,PVTN and PVTR values to the CLK IO pads." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1299" acronym="DDRSS_PHY_1299" offset="0x544C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEMCLK_SW_TXPWR_CTRL" width="1" begin="24" end="24" resetval="0x0" description="This register is used to control if clk pads should be shutoff for TX mode in deep sleep mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_SW_TXPWR_CTRL_1" width="4" begin="19" end="16" resetval="0x0" description="This register is used to control if address/command pad (address/CS/RAS...) should be shutoff for TX mode in deep sleep mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_SW_TXPWR_CTRL_0" width="4" begin="11" end="8" resetval="0x0" description="This register is used to control if address/command pad (address/CS/RAS...) should be shutoff for TX mode in deep sleep mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEMCLK_SW_TXIO_CTRL" width="1" begin="0" end="0" resetval="0x0" description="This register is used to control if clk pads should be shutoff for TX mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1300" acronym="DDRSS_PHY_1300" offset="0x5450" width="32" description="">
    <bitfield id="PHY_STATIC_TOG_CONTROL" width="16" begin="31" end="16" resetval="0x0" description="Clock divider to create toggle signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_BYTE_DISABLE_STATIC_TOG_DISABLE" width="1" begin="8" end="8" resetval="0x0" description="Control to disable the toggle signal for data slice during static activity when dfi_data_byte_disable is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOP_STATIC_TOG_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="Disables the generation of the toggle for static clock based paths in the PHY to prevent assymetric aging." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1301" acronym="DDRSS_PHY_1301" offset="0x5454" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_PLL_BYPASS" width="1" begin="16" end="16" resetval="0x0" description="PHY clock PLL bypass select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEMCLK_STATIC_TOG_DISABLE" width="1" begin="8" end="8" resetval="0x0" description="Control to disable toggle during static activity." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_STATIC_TOG_DISABLE" width="4" begin="3" end="0" resetval="0x0" description="Control to disable toggle during static activity." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1302" acronym="DDRSS_PHY_1302" offset="0x5458" width="32" description="">
    <bitfield id="PHY_CLK_SWITCH_OBS" width="32" begin="31" end="0" resetval="0x10082650" description="Observation register for Clock switch state machine READ-ONLY" range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1303" acronym="DDRSS_PHY_1303" offset="0x545C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_WAIT" width="16" begin="15" end="0" resetval="0x0" description="PHY clock PLL wait time after locking." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1304" acronym="DDRSS_PHY_1304" offset="0x5460" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_PLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="PHY clock PLL bypass select." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1305" acronym="DDRSS_PHY_1305" offset="0x5464" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CS_ACS_ALLOCATION_BIT1_0" width="4" begin="27" end="24" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CS_ACS_ALLOCATION_BIT0_0" width="4" begin="19" end="16" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SET_DFI_INPUT_1" width="4" begin="11" end="8" resetval="0x0" description="Used to indicate the default value of the adrctl slice bits." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SET_DFI_INPUT_0" width="4" begin="3" end="0" resetval="0x0" description="Used to indicate the default value of the adrctl slice bits." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1306" acronym="DDRSS_PHY_1306" offset="0x5468" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CS_ACS_ALLOCATION_BIT1_1" width="4" begin="27" end="24" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CS_ACS_ALLOCATION_BIT0_1" width="4" begin="19" end="16" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CS_ACS_ALLOCATION_BIT3_0" width="4" begin="11" end="8" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CS_ACS_ALLOCATION_BIT2_0" width="4" begin="3" end="0" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1307" acronym="DDRSS_PHY_1307" offset="0x546C" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_INIT_DISABLE" width="1" begin="24" end="24" resetval="0x1" description="Disable duty cycle adjust at initialization." range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_ADJUST_0" width="8" begin="23" end="16" resetval="0x20" description="Adjust value of Duty Cycle Adjuster for clock slice 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CS_ACS_ALLOCATION_BIT3_1" width="4" begin="11" end="8" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CS_ACS_ALLOCATION_BIT2_1" width="4" begin="3" end="0" resetval="0x0" description="The map for which chip select is associated with each bit in the adrctl slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1308" acronym="DDRSS_PHY_1308" offset="0x5470" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_PLL_CTRL" width="13" begin="20" end="8" resetval="0x0" description="PHY deskew PLL controls for LPDDR4 boot frequency." range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_DM_THRSHLD" width="8" begin="7" end="0" resetval="0x0" description="Data measurement cell threshold offset." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1309" acronym="DDRSS_PHY_1309" offset="0x5474" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_USE_PLL_DSKEWCALLOCK" width="1" begin="16" end="16" resetval="0x0" description="Use DSKEWCALLOCK or not." range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CTRL_OVERRIDE" width="16" begin="15" end="0" resetval="0x0" description="Individual PHY clock PLL control overrides." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1310" acronym="DDRSS_PHY_1310" offset="0x5478" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_PLL_SPO_CAL_SNAP_OBS" width="2" begin="25" end="24" resetval="0x0" description="Register command to take a snapshot of PLL output." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_SPO_CAL_CTRL" width="19" begin="18" end="0" resetval="0x0" description="PLL SPO Cal controls." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1311" acronym="DDRSS_PHY_1311" offset="0x547C" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_PLL_CAL_CLK_MEAS" width="2" begin="17" end="16" resetval="0x0" description="Register command to initiate cal_clklout clock frequency measurement." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CAL_CLK_MEAS_CYCLES" width="10" begin="9" end="0" resetval="0x0" description="Measurement cycles of cal_clkout clock." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1312" acronym="DDRSS_PHY_1312" offset="0x5480" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_OBS_0" width="16" begin="15" end="0" resetval="0x0" description="PHY TOP level clock PLL_0 observe values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1313" acronym="DDRSS_PHY_1313" offset="0x5484" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_SPO_CAL_OBS_0" width="17" begin="16" end="0" resetval="0x0" description="PHY TOP level PLL_0 SPO Cal observe values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1314" acronym="DDRSS_PHY_1314" offset="0x5488" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_CAL_CLK_MEAS_OBS_0" width="18" begin="17" end="0" resetval="0x0" description="PHY TOP level PLL_0 cal_clkout measurement observe values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1315" acronym="DDRSS_PHY_1315" offset="0x548C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_OBS_1" width="16" begin="15" end="0" resetval="0x0" description="PHY TOP level clock PLL_1 observe values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1316" acronym="DDRSS_PHY_1316" offset="0x5490" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_SPO_CAL_OBS_1" width="17" begin="16" end="0" resetval="0x0" description="PHY TOP level PLL_1 SPO Cal observe values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1317" acronym="DDRSS_PHY_1317" offset="0x5494" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_LOW_FREQ_SEL" width="1" begin="24" end="24" resetval="0x0" description="Control the PLL domain enter/exit from the negative clock edge for LPDDR4 boot frequency." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CAL_CLK_MEAS_OBS_1" width="18" begin="17" end="0" resetval="0x0" description="PHY TOP level PLL_1 cal_clkout measurement observe values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1318" acronym="DDRSS_PHY_1318" offset="0x5498" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LS_IDLE_EN" width="1" begin="16" end="16" resetval="0x0" description="Indicates the Reduced Idle Power State is enabled in low power mode." range="" rwaccess="RW"/>
    <bitfield id="PHY_LP_WAKEUP" width="8" begin="15" end="8" resetval="0x0" description="Specifies the number of cycles the PHY takes to wakeup in low power mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TCKSRE_WAIT" width="4" begin="3" end="0" resetval="0x0" description="Specifies the number of cycles the PHY should wait before turning off the PLL for a deep sleep or DFS event." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1319" acronym="DDRSS_PHY_1319" offset="0x549C" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TDFI_PHY_WRDELAY" width="1" begin="16" end="16" resetval="0x0" description="DFI timing parameter TDFI_PHY_WRDELAY." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP_CTRLUPD_CNTR_CFG" width="10" begin="9" end="0" resetval="0x0" description="Specifies the number of cycles the PHY takes from light sleep req deassert to ack deassert in low power mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1320" acronym="DDRSS_PHY_1320" offset="0x54A0" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_FDBK_TERM" width="18" begin="17" end="0" resetval="0x4410" description="Controls term settings for gate feedback pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1321" acronym="DDRSS_PHY_1321" offset="0x54A4" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DATA_TERM" width="17" begin="16" end="0" resetval="0x4410" description="Controls term settings for data pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1322" acronym="DDRSS_PHY_1322" offset="0x54A8" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DQS_TERM" width="17" begin="16" end="0" resetval="0x4410" description="Controls term settings for dqs pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1323" acronym="DDRSS_PHY_1323" offset="0x54AC" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ADDR_TERM" width="18" begin="17" end="0" resetval="0x4410" description="Controls term settings for the address/control pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1324" acronym="DDRSS_PHY_1324" offset="0x54B0" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CLK_TERM" width="18" begin="17" end="0" resetval="0x4410" description="Controls term settings for clock pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1325" acronym="DDRSS_PHY_1325" offset="0x54B4" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CKE_TERM" width="18" begin="17" end="0" resetval="0x4410" description="Controls term settings for cke pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1326" acronym="DDRSS_PHY_1326" offset="0x54B8" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RST_TERM" width="18" begin="17" end="0" resetval="0x4410" description="Controls term settings for reset_n pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1327" acronym="DDRSS_PHY_1327" offset="0x54BC" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CS_TERM" width="18" begin="17" end="0" resetval="0x4410" description="Controls term settings for cs pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1328" acronym="DDRSS_PHY_1328" offset="0x54C0" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ODT_TERM" width="18" begin="17" end="0" resetval="0x4410" description="Controls term settings for odt pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1329" acronym="DDRSS_PHY_1329" offset="0x54C4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_LP3_RX_CAL" width="13" begin="28" end="16" resetval="0x0" description="PHY CKE/RESET_N RX calibration controls." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_RX_CAL" width="10" begin="9" end="0" resetval="0x0" description="PHY address/control RX calibration controls." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1330" acronym="DDRSS_PHY_1330" offset="0x54C8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_START_0" width="1" begin="24" end="24" resetval="0x0" description="Manual start for the pad calibration state machine for block 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_CLEAR_0" width="1" begin="16" end="16" resetval="0x0" description="Clear the pad calibration state machine and results for block 0." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_MODE_0" width="13" begin="12" end="0" resetval="0x0" description="Pad calibration mode bits for block 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1331" acronym="DDRSS_PHY_1331" offset="0x54CC" width="32" description="">
    <bitfield id="PHY_CAL_INTERVAL_COUNT_0" width="32" begin="31" end="0" resetval="0x0" description="Pad calibration interval counter compare value for block 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1332" acronym="DDRSS_PHY_1332" offset="0x54D0" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP4_BOOT_CAL_CLK_SELECT_0" width="3" begin="10" end="8" resetval="0x0" description="Pad calibration pad clock frequency select setting for LPDDR4 boot frequency for block 0." range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_SAMPLE_WAIT_0" width="8" begin="7" end="0" resetval="0x0" description="Pad calibration state machine wait count in pad clock cycles for block 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1333" acronym="DDRSS_PHY_1333" offset="0x54D4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_CAL_RESULT_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration results observation values for block 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1334" acronym="DDRSS_PHY_1334" offset="0x54D8" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_CAL_RESULT2_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration results (CKE/RESET_N) observation values for block 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1335" acronym="DDRSS_PHY_1335" offset="0x54DC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_CAL_RESULT4_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration pass1 shadow results observation values for block 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1336" acronym="DDRSS_PHY_1336" offset="0x54E0" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_CAL_RESULT5_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration pass2 shadow results observation values for block 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1337" acronym="DDRSS_PHY_1337" offset="0x54E4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_CAL_RESULT6_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration internal results observation delta values for block 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1338" acronym="DDRSS_PHY_1338" offset="0x54E8" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_CPTR_CNT_0" width="7" begin="30" end="24" resetval="0x0" description="defines sample capture number in pad calibration process" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RESULT7_OBS_0" width="24" begin="23" end="0" resetval="0x0" description="Pad calibration internal results observation delta values for block 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1339" acronym="DDRSS_PHY_1339" offset="0x54EC" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_DBG_CFG_0" width="1" begin="24" end="24" resetval="0x0" description="defines debug configuration in pad calibration process" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RCV_FINE_ADJ_0" width="8" begin="23" end="16" resetval="0x0" description="defines adjustment for RCV code in pad calibration process" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_PD_FINE_ADJ_0" width="8" begin="15" end="8" resetval="0x0" description="defines adjustment for PD code in pad calibration process" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_PU_FINE_ADJ_0" width="8" begin="7" end="0" resetval="0x0" description="defines adjustment for PU code in pad calibration process" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1340" acronym="DDRSS_PHY_1340" offset="0x54F0" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="SC_PHY_PAD_DBG_CONT_0" width="1" begin="0" end="0" resetval="0x0" description="Allows the pad calibration state machine to advance (when in debug mode) for slice 0." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1341" acronym="DDRSS_PHY_1341" offset="0x54F4" width="32" description="">
    <bitfield id="PHY_CAL_RESULT3_OBS_0" width="32" begin="31" end="0" resetval="0x0" description="Pad calibration results first/last0/1 observation values for block 0." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1342" acronym="DDRSS_PHY_1342" offset="0x54F8" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_SLOPE_ADJ_0" width="20" begin="27" end="8" resetval="0x00041020" description="defines slope configure in pad calibration process" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_PVT_MAP_0" width="7" begin="6" end="0" resetval="0x0" description="defines slope configure in pad calibration process" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1343" acronym="DDRSS_PHY_1343" offset="0x54FC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_SLOPE_ADJ_PASS2_0" width="20" begin="19" end="0" resetval="0x00041020" description="defines slope configure for pass2 in pad calibration process" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1344" acronym="DDRSS_PHY_1344" offset="0x5500" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_TWO_PASS_CFG_0" width="25" begin="24" end="0" resetval="0x00C98C98" description="defines cal_en configure in pad calibration process" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1345" acronym="DDRSS_PHY_1345" offset="0x5504" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS1_PU_MAX_DELTA_0" width="6" begin="29" end="24" resetval="0x3F" description="Pad calibration pass1 pu results won't update if out of max delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_SW_CAL_CFG_0" width="23" begin="22" end="0" resetval="0x0" description="defines firmware based pad calibration process" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1346" acronym="DDRSS_PHY_1346" offset="0x5508" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS2_PD_MAX_DELTA_0" width="6" begin="29" end="24" resetval="0x3F" description="Pad calibration pass2 pd results won't update if out of max delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS2_PU_MAX_DELTA_0" width="6" begin="21" end="16" resetval="0x3F" description="Pad calibration pass2 pu results won't update if out of max delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS1_RX_MAX_DELTA_0" width="5" begin="12" end="8" resetval="0x1F" description="Pad calibration pass1 rx results won't update if out of max delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS1_PD_MAX_DELTA_0" width="6" begin="5" end="0" resetval="0x3F" description="Pad calibration pass1 pd results won't update if out of max delta range ." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1347" acronym="DDRSS_PHY_1347" offset="0x550C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS1_RX_MIN_DELTA_0" width="5" begin="28" end="24" resetval="0x0" description="Pad calibration pass1 rx results won't update if out of min delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS1_PD_MIN_DELTA_0" width="6" begin="21" end="16" resetval="0x0" description="Pad calibration pass1 pd results won't update if out of min delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS1_PU_MIN_DELTA_0" width="6" begin="13" end="8" resetval="0x0" description="Pad calibration pass1 pu results won't update if out of min delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS2_RX_MAX_DELTA_0" width="5" begin="4" end="0" resetval="0x1F" description="Pad calibration pass2 rx results won't update if out of max delta range ." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1348" acronym="DDRSS_PHY_1348" offset="0x5510" width="32" description="">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS2_RX_MIN_DELTA_0" width="5" begin="20" end="16" resetval="0x0" description="Pad calibration pass2 rx results won't update if out of min delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS2_PD_MIN_DELTA_0" width="6" begin="13" end="8" resetval="0x0" description="Pad calibration pass2 pd results won't update if out of min delta range ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_RANGE_PASS2_PU_MIN_DELTA_0" width="6" begin="5" end="0" resetval="0x0" description="Pad calibration pass2 pu results won't update if out of min delta range ." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1349" acronym="DDRSS_PHY_1349" offset="0x5514" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_REGIF_AC" width="11" begin="26" end="16" resetval="0x0" description="Inject parity error to register interface signals for ac slice." range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ATB_CTRL" width="16" begin="15" end="0" resetval="0x0" description="Pad ATB control settings." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1350" acronym="DDRSS_PHY_1350" offset="0x5518" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_LPBK_ENABLE" width="2" begin="25" end="24" resetval="0x0" description="Loopback enable for the address/control slices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_LPBK_OBS_SELECT" width="1" begin="16" end="16" resetval="0x0" description="Select value to map an individual loopback address/control slice observation register to the global observation register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_LPBK_ERR_CLEAR" width="1" begin="8" end="8" resetval="0x0" description="Address/control loopback error clear." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_MANUAL_UPDATE" width="1" begin="0" end="0" resetval="0x0" description="Address/control manual update of slave delay lines." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1351" acronym="DDRSS_PHY_1351" offset="0x551C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_PRBS_PATTERN_MASK" width="4" begin="27" end="24" resetval="0x0" description="PRBS7 mask signal for address/control slice." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_PRBS_PATTERN_START" width="7" begin="22" end="16" resetval="0x1" description="PRBS7 start pattern for address/control slice." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_LPBK_CONTROL" width="9" begin="8" end="0" resetval="0x0" description="Address/control slice loopback control setting." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1352" acronym="DDRSS_PHY_1352" offset="0x5520" width="32" description="">
    <bitfield id="PHY_AC_LPBK_RESULT_OBS" width="32" begin="31" end="0" resetval="0x0" description="Observation register for the loopback address/control slices." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1353" acronym="DDRSS_PHY_1353" offset="0x5524" width="32" description="">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_CLK_LPBK_CONTROL" width="6" begin="21" end="16" resetval="0x0" description="Mem clk block loopback control setting." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_CLK_LPBK_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Loopback enable for mem clk blocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_CLK_LPBK_OBS_SELECT" width="1" begin="0" end="0" resetval="0x0" description="Select value to map an individual loopback mem clk block observation register to the global observation register." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1354" acronym="DDRSS_PHY_1354" offset="0x5528" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOP_PWR_RDC_DISABLE" width="1" begin="24" end="24" resetval="0x0" description="top param power reduction disable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_PWR_RDC_DISABLE" width="1" begin="16" end="16" resetval="0x0" description="ac slice power reduction disable." range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_CLK_LPBK_RESULT_OBS" width="16" begin="15" end="0" resetval="0x0" description="Observation register for loopback mem clk blocks." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1355" acronym="DDRSS_PHY_1355" offset="0x552C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_SLV_DLY_CTRL_GATE_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="ac slice slv_dly_control block power reduction disable." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1356" acronym="DDRSS_PHY_1356" offset="0x5530" width="32" description="">
    <bitfield id="PHY_DATA_BYTE_ORDER_SEL" width="32" begin="31" end="0" resetval="0x0" description="Used to define the data slice's byte swap for CA bits 7:0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1357" acronym="DDRSS_PHY_1357" offset="0x5534" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_MSTR_DLY_ENC_SEL_0" width="2" begin="25" end="24" resetval="0x0" description="Select adrctl_mstr_dly_enc for the address/control slice 0 ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CALVL_DEVICE_MAP" width="5" begin="20" end="16" resetval="0x0" description="Define which device's DQ feedback data bits should be used during CA training" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LPDDR4_CONNECT" width="1" begin="8" end="8" resetval="0x0" description="PHY is connected to LPDDR4 devices" range="" rwaccess="RW"/>
    <bitfield id="PHY_DATA_BYTE_ORDER_SEL_HIGH" width="8" begin="7" end="0" resetval="0x0" description="Used to define the data slice's byte swap for CA bits" range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1358" acronym="DDRSS_PHY_1358" offset="0x5538" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_MSTR_DLY_ENC_SEL_1" width="2" begin="1" end="0" resetval="0x0" description="Select adrctl_mstr_dly_enc for the address/control slice 1 ." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1359" acronym="DDRSS_PHY_1359" offset="0x553C" width="32" description="">
    <bitfield id="PHY_DDL_AC_ENABLE" width="32" begin="31" end="0" resetval="0x0" description="PHY Address/Control DDL BIST mode enable." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1360" acronym="DDRSS_PHY_1360" offset="0x5540" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_AC_MODE" width="26" begin="25" end="0" resetval="0x0" description="PHY Address/Control DDL BIST mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1361" acronym="DDRSS_PHY_1361" offset="0x5544" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ERR_MASK_EN" width="3" begin="26" end="24" resetval="0x0" description="PHY ERROR information report mask enable." range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_TRACK_UPD_THRESHOLD_AC" width="8" begin="23" end="16" resetval="0x0" description="Specify threshold value for PHY init update tracking for AC slice." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_INIT_UPDATE_CONFIG" width="3" begin="10" end="8" resetval="0x0" description="PHY init update function configuration." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DDL_AC_MASK" width="6" begin="5" end="0" resetval="0x0" description="PHY Address/Control DDL BIST mask." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1362" acronym="DDRSS_PHY_1362" offset="0x5548" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ERR_STATUS" width="3" begin="2" end="0" resetval="0x0" description="PHY ERROR information." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1363" acronym="DDRSS_PHY_1363" offset="0x554C" width="32" description="">
    <bitfield id="PHY_DS0_DQS_ERR_COUNTER" width="32" begin="31" end="0" resetval="0x0" description="PHY DATA SLICE 0 DQS ERROR counter." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1364" acronym="DDRSS_PHY_1364" offset="0x5550" width="32" description="">
    <bitfield id="PHY_DS1_DQS_ERR_COUNTER" width="32" begin="31" end="0" resetval="0x0" description="PHY DATA SLICE 1 DQS ERROR counter." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1365" acronym="DDRSS_PHY_1365" offset="0x5554" width="32" description="">
    <bitfield id="PHY_DS2_DQS_ERR_COUNTER" width="32" begin="31" end="0" resetval="0x0" description="PHY DATA SLICE 2 DQS ERROR counter." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1366" acronym="DDRSS_PHY_1366" offset="0x5558" width="32" description="">
    <bitfield id="PHY_DS3_DQS_ERR_COUNTER" width="32" begin="31" end="0" resetval="0x0" description="PHY DATA SLICE 3 DQS ERROR counter." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1367" acronym="DDRSS_PHY_1367" offset="0x555C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DS_INIT_COMPLETE_OBS" width="4" begin="27" end="24" resetval="0x0" description="Observation register for dfi_init_complete for data slice." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_INIT_COMPLETE_OBS" width="10" begin="17" end="8" resetval="0x0" description="Observation register for dfi_init_complete for adr and ac slice." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_DLL_RST_EN" width="2" begin="1" end="0" resetval="0x2" description="PHY DDL reset software interface enable." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1368" acronym="DDRSS_PHY_1368" offset="0x5560" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP_SHIFT_OBS_SELECT" width="3" begin="26" end="24" resetval="0x0" description="Select value to map an individual address/control group slice automatic cycle/half_cycle shift settings to the observation register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP_SLV_DLY_ENC_OBS_SELECT" width="4" begin="19" end="16" resetval="0x0" description="Select value to map an individual address/control group slice slave delay to the encoded value observation register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_AC_DCC_RXCAL_CTRL_GATE_DISABLE" width="1" begin="8" end="8" resetval="0x0" description="Memory clock bit slice DCC block power reduction disable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_UPDATE_MASK" width="1" begin="0" end="0" resetval="0x0" description="Control to disable the generation of dfi_phyupd_req and use of dfi_ctrlupd_req." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1369" acronym="DDRSS_PHY_1369" offset="0x5564" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GRP_SHIFT_OBS" width="3" begin="18" end="16" resetval="0x0" description="Observation register for the address/control group automatic half cycle and cycle shift values." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PHY_GRP_SLV_DLY_ENC_OBS" width="11" begin="10" end="0" resetval="0x0" description="Observation register for all address/control group slice slave delay encoded values." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1370" acronym="DDRSS_PHY_1370" offset="0x5568" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_LOCK_DEASSERT_MASK" width="3" begin="26" end="24" resetval="0x0" description="PLL Lock de-assert Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_REGIF_PS" width="11" begin="18" end="8" resetval="0x0" description="Injects parity error to register interface signals in param_split." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_INJECTION_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enable parity error injection." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1371" acronym="DDRSS_PHY_1371" offset="0x556C" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_PARITY_ERROR_INFO_WOCLR" width="7" begin="22" end="16" resetval="0x0" description="Parity Error Info." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_INFO_MASK" width="7" begin="14" end="8" resetval="0x0" description="Parity Error Info Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PARITY_ERROR_INFO" width="7" begin="6" end="0" resetval="0x0" description="Parity Error Info." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1372" acronym="DDRSS_PHY_1372" offset="0x5570" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TIMEOUT_ERROR_INFO_MASK" width="14" begin="29" end="16" resetval="0x0" description="Timeout Error Info Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TIMEOUT_ERROR_INFO" width="14" begin="13" end="0" resetval="0x0" description="Timeout Error Info." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1373" acronym="DDRSS_PHY_1373" offset="0x5574" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_FREQUENCY_ERROR_MASK" width="6" begin="29" end="24" resetval="0x0" description="PLL Frequency Error Info Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_FREQUENCY_ERROR" width="4" begin="19" end="16" resetval="0x0" description="PLL Frequency Error Info." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_TIMEOUT_ERROR_INFO_WOCLR" width="14" begin="13" end="0" resetval="0x0" description="Timeout Error Info." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1374" acronym="DDRSS_PHY_1374" offset="0x5578" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_DSKEWCALOUT_MIN" width="12" begin="19" end="8" resetval="0x0" description="PLL DSKEWCALOUT threshold min value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_PLL_FREQUENCY_ERROR_WOCLR" width="6" begin="5" end="0" resetval="0x0" description="PLL_Frequency Error Info." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1375" acronym="DDRSS_PHY_1375" offset="0x557C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_DSKEWCALOUT_ERROR_INFO_MASK" width="2" begin="25" end="24" resetval="0x0" description="PLL DSKEWCALOUT threshold Error Info Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_DSKEWCALOUT_ERROR_INFO" width="2" begin="17" end="16" resetval="0x0" description="PLL DSKEWCALOUT threshold Error Info." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_DSKEWCALOUT_MAX" width="12" begin="11" end="0" resetval="0x0" description="PLL DSKEWCALOUT threshold max value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1376" acronym="DDRSS_PHY_1376" offset="0x5580" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOP_FSM_ERROR_INFO" width="9" begin="16" end="8" resetval="0x0" description="Top level FSM Error Info." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_PLL_DSKEWCALOUT_ERROR_INFO_WOCLR" width="2" begin="1" end="0" resetval="0x0" description="PLL DSKEWCALOUT threshold Error Info." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1377" acronym="DDRSS_PHY_1377" offset="0x5584" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_TOP_FSM_ERROR_INFO_WOCLR" width="9" begin="24" end="16" resetval="0x0" description="Top level FSM Error Info." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOP_FSM_ERROR_INFO_MASK" width="9" begin="8" end="0" resetval="0x0" description="Top level FSM Error Info Mask." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1378" acronym="DDRSS_PHY_1378" offset="0x5588" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FSM_TRANSIENT_ERROR_INFO_MASK" width="10" begin="25" end="16" resetval="0x0" description="Accumulated Top level FSM Error Info Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_FSM_TRANSIENT_ERROR_INFO" width="10" begin="9" end="0" resetval="0x0" description="Accumulated Top level FSM Error Info." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1379" acronym="DDRSS_PHY_1379" offset="0x558C" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOP_TRAIN_CALIB_ERROR_INFO_MASK" width="2" begin="25" end="24" resetval="0x0" description="Training/Calibration Error Info Mask for TOP." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TOP_TRAIN_CALIB_ERROR_INFO" width="2" begin="17" end="16" resetval="0x0" description="Training/Calibration Error Info for TOP." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_FSM_TRANSIENT_ERROR_INFO_WOCLR" width="10" begin="9" end="0" resetval="0x0" description="Accumulated Top level FSM Error Info." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1380" acronym="DDRSS_PHY_1380" offset="0x5590" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_TRAIN_CALIB_ERROR_INFO_WOCLR" width="7" begin="30" end="24" resetval="0x0" description="Training/Calibration Error Info." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TRAIN_CALIB_ERROR_INFO_MASK" width="7" begin="22" end="16" resetval="0x0" description="Training/Calibration Error Info Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TRAIN_CALIB_ERROR_INFO" width="7" begin="14" end="8" resetval="0x0" description="Training/Calibration Error Info." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_TOP_TRAIN_CALIB_ERROR_INFO_WOCLR" width="2" begin="1" end="0" resetval="0x0" description="Training/Calibration Error Info for TOP." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1381" acronym="DDRSS_PHY_1381" offset="0x5594" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GLOBAL_ERROR_INFO_MASK" width="6" begin="13" end="8" resetval="0x0" description="Global Error Info Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GLOBAL_ERROR_INFO" width="6" begin="5" end="0" resetval="0x0" description="Global Error Info." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1382" acronym="DDRSS_PHY_1382" offset="0x5598" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_TRAINING_TIMEOUT_VALUE" width="20" begin="19" end="0" resetval="0x0" description="Training timeout value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1383" acronym="DDRSS_PHY_1383" offset="0x559C" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_INIT_TIMEOUT_VALUE" width="20" begin="19" end="0" resetval="0x0" description="Init or DFS timeout value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1384" acronym="DDRSS_PHY_1384" offset="0x55A0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LP_TIMEOUT_VALUE" width="16" begin="15" end="0" resetval="0x0" description="DFI LP timeout value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1385" acronym="DDRSS_PHY_1385" offset="0x55A4" width="32" description="">
    <bitfield id="PHY_PHYUPD_TIMEOUT_VALUE" width="32" begin="31" end="0" resetval="0x0" description="DFI PHYUPD timeout value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1386" acronym="DDRSS_PHY_1386" offset="0x55A8" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_LOCK_0_MIN_VALUE" width="5" begin="28" end="24" resetval="0x0" description="PLL min timeout value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PHYMSTR_TIMEOUT_VALUE" width="20" begin="19" end="0" resetval="0x0" description="DFI PHYMSTR timeout value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1387" acronym="DDRSS_PHY_1387" offset="0x55AC" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_FREQUENCY_DELTA" width="4" begin="27" end="24" resetval="0x0" description="Acceptable PLL frequency delta." range="" rwaccess="RW"/>
    <bitfield id="PHY_RDDATA_VALID_TIMEOUT_VALUE" width="8" begin="23" end="16" resetval="0x0" description="RDDATA VALID timeout value." range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_LOCK_TIMEOUT_VALUE" width="16" begin="15" end="0" resetval="0x0" description="PLL max timeout value." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1388" acronym="DDRSS_PHY_1388" offset="0x55B0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_FSM_ERROR_INFO_0" width="14" begin="29" end="16" resetval="0x0" description="ADRCTL slice level FSM Error Info." range="" rwaccess="R"/>
    <bitfield id="PHY_PLL_FREQUENCY_COMPARE_INTERVAL" width="16" begin="15" end="0" resetval="0x0" description="PLL Frequency compare interval." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1389" acronym="DDRSS_PHY_1389" offset="0x55B4" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_ADRCTL_FSM_ERROR_INFO_WOCLR_0" width="14" begin="29" end="16" resetval="0x0" description="ADRCTL Slice level FSM Error Info." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_FSM_ERROR_INFO_MASK_0" width="14" begin="13" end="0" resetval="0x0" description="ADRCTL Slice level FSM Error Info Mask." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1390" acronym="DDRSS_PHY_1390" offset="0x55B8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_FSM_ERROR_INFO_MASK_1" width="14" begin="29" end="16" resetval="0x0" description="ADRCTL Slice level FSM Error Info Mask." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_ADRCTL_FSM_ERROR_INFO_1" width="14" begin="13" end="0" resetval="0x0" description="ADRCTL slice level FSM Error Info." range="" rwaccess="R"/>
  </register>
  <register id="DDRSS_PHY_1391" acronym="DDRSS_PHY_1391" offset="0x55BC" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEMCLK_FSM_ERROR_INFO_0" width="14" begin="29" end="16" resetval="0x0" description="MEMCLK slice level FSM Error Info." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_ADRCTL_FSM_ERROR_INFO_WOCLR_1" width="14" begin="13" end="0" resetval="0x0" description="ADRCTL Slice level FSM Error Info." range="" rwaccess="W"/>
  </register>
  <register id="DDRSS_PHY_1392" acronym="DDRSS_PHY_1392" offset="0x55C0" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SC_PHY_MEMCLK_FSM_ERROR_INFO_WOCLR_0" width="14" begin="29" end="16" resetval="0x0" description="MEMCLK Slice level FSM Error Info." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_MEMCLK_FSM_ERROR_INFO_MASK_0" width="14" begin="13" end="0" resetval="0x0" description="MEMCLK Slice level FSM Error Info Mask." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1393" acronym="DDRSS_PHY_1393" offset="0x55C4" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CAL_IO_CFG_0" width="18" begin="17" end="0" resetval="0x0" description="Pad calibration Controls PCLK/PARK pin and vref switch." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1394" acronym="DDRSS_PHY_1394" offset="0x55C8" width="32" description="">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ACS_IO_CFG" width="14" begin="13" end="0" resetval="0x0" description="Controls PCLK/PARK pin for acs pad." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1395" acronym="DDRSS_PHY_1395" offset="0x55CC" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_BYPASS" width="1" begin="0" end="0" resetval="0x0" description="PHY clock PLL bypass select." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1396" acronym="DDRSS_PHY_1396" offset="0x55D0" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LOW_FREQ_SEL" width="1" begin="16" end="16" resetval="0x0" description="Enables the PHY to enter/exit the PLL domain from the negative clock edge." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PLL_CTRL" width="13" begin="12" end="0" resetval="0x0" description="PHY clock PLL controls." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1397" acronym="DDRSS_PHY_1397" offset="0x55D4" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_DLY_STEP" width="4" begin="27" end="24" resetval="0x0" description="Sets the delay step size plus 1 during CS training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CSLVL_CAPTURE_CNT" width="4" begin="19" end="16" resetval="0x0" description="Defines the number of samples to take at each GRP slave delay setting during CS training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_VREF_CTRL_AC" width="12" begin="11" end="0" resetval="0x0" description="Pad VREF control settings for the address/control." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1398" acronym="DDRSS_PHY_1398" offset="0x55D8" width="32" description="">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_LVL_MEAS_DLY_STEP_ENABLE" width="1" begin="24" end="24" resetval="0x0" description="Enables the phy_adr_meas_dly_step_value to be used instead of the phy_cslvl_dly_step parameter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_CSLVL_DVW_MIN_EN" width="1" begin="16" end="16" resetval="0x0" description="Enables the software override data valid window size during CS training." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_SW_CSLVL_DVW_MIN" width="9" begin="8" end="0" resetval="0x0" description="Sets the software override data valid window size during CS training." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1399" acronym="DDRSS_PHY_1399" offset="0x55DC" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP1_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP0_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1400" acronym="DDRSS_PHY_1400" offset="0x55E0" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP3_SLAVE_DELAY_0" width="11" begin="26" end="16" resetval="0x0" description="Address slice slave delay setting for address slice 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP2_SLAVE_DELAY_0" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1401" acronym="DDRSS_PHY_1401" offset="0x55E4" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP0_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1402" acronym="DDRSS_PHY_1402" offset="0x55E8" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP1_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1403" acronym="DDRSS_PHY_1403" offset="0x55EC" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP2_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1404" acronym="DDRSS_PHY_1404" offset="0x55F0" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_GRP3_SLAVE_DELAY_1" width="11" begin="10" end="0" resetval="0x0" description="Address slice slave delay setting for address slice 3." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1405" acronym="DDRSS_PHY_1405" offset="0x55F4" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CLK_DC_CAL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Determines DCC CAL clock." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1406" acronym="DDRSS_PHY_1406" offset="0x55F8" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_FDBK_DRIVE" width="30" begin="29" end="0" resetval="0xFF" description="Controls drive settings for gate feedback pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1407" acronym="DDRSS_PHY_1407" offset="0x55FC" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_FDBK_DRIVE2" width="18" begin="17" end="0" resetval="0xFF" description="Controls drive settings (enslice/boost) for gate feedback pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1408" acronym="DDRSS_PHY_1408" offset="0x5600" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_DATA_DRIVE" width="31" begin="30" end="0" resetval="0x0" description="Controls drive settings for data pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1409" acronym="DDRSS_PHY_1409" offset="0x5604" width="32" description="">
    <bitfield id="PHY_PAD_DQS_DRIVE" width="32" begin="31" end="0" resetval="0x0" description="Controls drive settings for dqs pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1410" acronym="DDRSS_PHY_1410" offset="0x5608" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ADDR_DRIVE" width="30" begin="29" end="0" resetval="0xFF" description="Controls drive settings for the address/control pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1411" acronym="DDRSS_PHY_1411" offset="0x560C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ADDR_DRIVE2" width="27" begin="26" end="0" resetval="0x00FFFF00" description="Controls drive settings for the address/control pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1412" acronym="DDRSS_PHY_1412" offset="0x5610" width="32" description="">
    <bitfield id="PHY_PAD_CLK_DRIVE" width="32" begin="31" end="0" resetval="0xFF" description="Controls drive settings for clock pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1413" acronym="DDRSS_PHY_1413" offset="0x5614" width="32" description="">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CLK_DRIVE2" width="18" begin="17" end="0" resetval="0xFF" description="Controls drive settings for clock pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1414" acronym="DDRSS_PHY_1414" offset="0x5618" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CKE_DRIVE" width="30" begin="29" end="0" resetval="0xFF" description="Controls drive settings for cke pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1415" acronym="DDRSS_PHY_1415" offset="0x561C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CKE_DRIVE2" width="27" begin="26" end="0" resetval="0x01FFFF00" description="Controls drive settings for cke pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1416" acronym="DDRSS_PHY_1416" offset="0x5620" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RST_DRIVE" width="30" begin="29" end="0" resetval="0xFF" description="Controls drive settings for reset_n pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1417" acronym="DDRSS_PHY_1417" offset="0x5624" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_RST_DRIVE2" width="27" begin="26" end="0" resetval="0x01FFFF00" description="Controls drive settings for reset_n pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1418" acronym="DDRSS_PHY_1418" offset="0x5628" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CS_DRIVE" width="30" begin="29" end="0" resetval="0xFF" description="Controls drive settings for cs pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1419" acronym="DDRSS_PHY_1419" offset="0x562C" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_CS_DRIVE2" width="27" begin="26" end="0" resetval="0x01FFFF00" description="Controls drive settings for cs pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1420" acronym="DDRSS_PHY_1420" offset="0x5630" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ODT_DRIVE" width="30" begin="29" end="0" resetval="0xFF" description="Controls drive settings for odt pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1421" acronym="DDRSS_PHY_1421" offset="0x5634" width="32" description="">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_PAD_ODT_DRIVE2" width="27" begin="26" end="0" resetval="0x01FFFF00" description="Controls drive settings for odt pads." range="" rwaccess="RW"/>
  </register>
  <register id="DDRSS_PHY_1422" acronym="DDRSS_PHY_1422" offset="0x5638" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_SETTLING_PRD_0" width="7" begin="30" end="24" resetval="0x0" description="Number of clock cycles to extend dfi_phyupd_req after the ack is received for settling of final values" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_VREF_SWITCH_TIMER_0" width="16" begin="23" end="8" resetval="0x0" description="The settling time for a switch in VREF during IO pad calibration." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PHY_CAL_CLK_SELECT_0" width="3" begin="2" end="0" resetval="0x0" description="Pad calibration pad clock frequency select setting for block 0." range="" rwaccess="RW"/>
  </register>
</module>
