// Seed: 1407973146
module module_0 (
    input wand id_0,
    output tri0 id_1
    , id_23,
    output wire id_2,
    input wand id_3,
    input wor id_4,
    output supply0 id_5,
    output wand id_6,
    input tri1 id_7,
    input tri1 id_8,
    output wor id_9
    , id_24,
    input supply0 id_10,
    input supply0 id_11,
    output supply0 id_12,
    input wor id_13,
    input wand id_14,
    input wire id_15,
    input tri1 id_16,
    output wor id_17,
    output uwire id_18,
    output wor id_19,
    input wor id_20,
    output supply0 id_21
);
  assign id_19 = {id_0, id_8 == -1};
  logic id_25;
  assign id_9 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3
);
  assign id_3 = id_2 == 1;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_1,
      id_2,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3
  );
endmodule
