+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |                    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/isstate_reg/D|
|               clk_fpga_0 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |                    DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/iestate_reg/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D|
| clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |clk_out1_DDR_SCH_TEST_clk_wiz_0_1_1 |                 DDR_SCH_TEST_i/DDR_EDGE_DETECT_wrap_0/U0/DDR_EDGE_DETECT_i/DDR_EDGE_0/U0/timebuf_reg[6]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
