+====================+===================+=====================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                 |
+====================+===================+=====================================================================================================================================================================================================================+
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[17]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[17]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[13]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[13]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[14]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[9]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[15]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[9]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[10]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[5]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[11]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[18]/D                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[6]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[5]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[7]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[28]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[29]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[30]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[31]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[2]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[3]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[24]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[26]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[27]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[25]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[22]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[20]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[23]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[21]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[1]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[12]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[13]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[14]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[15]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[17]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[18]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[19]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[16]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[1]/D                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[30]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[31]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[28]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[29]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[4]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[5]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[7]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[6]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[8]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[9]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[10]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[11]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[17]/R                                                                                                                                   |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[18]/R                                                                                                                                   |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[19]/R                                                                                                                                   |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[16]/R                                                                                                                                   |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[22]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[23]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[20]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[21]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[24]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[25]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[26]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[27]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[14]/R                                                                                                                                   |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[13]/R                                                                                                                                   |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[15]/R                                                                                                                                   |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[12]/R                                                                                                                                   |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[16]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[17]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[18]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/I_pipeline_reg[19]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Integral_Stage_reg[16]/R                                                                                                                                       |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Integral_Stage_reg[17]/R                                                                                                                                       |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Integral_Stage_reg[18]/R                                                                                                                                       |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Integral_Stage_reg[19]/R                                                                                                                                       |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[3]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[0]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[2]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[1]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[2]/R                                                                                                                                    |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[3]/R                                                                                                                                    |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[1]/R                                                                                                                                    |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Accumulated_Output_reg[0]/R                                                                                                                                    |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[15]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[12]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[14]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[13]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[3]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[2]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[0]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/P_pipeline_reg[1]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[16]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[17]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[18]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[19]/R                                                                                                                                           |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[6]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[4]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[5]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/Sig_Buffer_reg[7]/R                                                                                                                                            |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/SignalOutput_reg[22]/CE                                                                                                                                        |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/SignalOutput_reg[23]/CE                                                                                                                                        |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/SignalOutput_reg[18]/CE                                                                                                                                        |
| adc_clk            | clk_fpga_0        | system_i/Squared_Phase_Locked_0/inst/Loop_Controller/SignalOutput_reg[0]/CE                                                                                                                                         |
| adc_clk            | adc_clk           | system_i/PS7/DMA_Engine/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[4]/D |
| adc_clk            | adc_clk           | system_i/PS7/DMA_Engine/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[5]/D        |
+--------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
