#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr  4 19:56:06 2022
# Process ID: 28760
# Current directory: C:/Users/Vlad/Desktop/Rom_luts
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32280 C:\Users\Vlad\Desktop\Rom_luts\Rom_luts.xpr
# Log file: C:/Users/Vlad/Desktop/Rom_luts/vivado.log
# Journal file: C:/Users/Vlad/Desktop/Rom_luts\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/Demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/Mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/add_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/and_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_block
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/of_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module of_compute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_and
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.sim/sim_1/behav/xsim'
"xelab -wto 1d5b7bef9c8142c8bc01739fdba5ed0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1d5b7bef9c8142c8bc01739fdba5ed0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'in3' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/TOP.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rom_add
Compiling module xil_defaultlib.of_compute
Compiling module xil_defaultlib.add_block
Compiling module xil_defaultlib.rom_and
Compiling module xil_defaultlib.and_block
Compiling module xil_defaultlib.Mux4
Compiling module xil_defaultlib.Demux4
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.sim/sim_1/behav/xsim/xsim.dir/TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Apr  4 20:01:25 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  4 20:01:25 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 50 ns : File "C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sim_1/new/TB.v" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1017.371 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.371 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: TOP
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1399.598 ; gain = 248.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'add_block' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/add_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_add' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_add.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_add.v:32]
INFO: [Synth 8-6155] done synthesizing module 'rom_add' (1#1) [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_add.v:23]
INFO: [Synth 8-6157] synthesizing module 'of_compute' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/of_compute.v:23]
INFO: [Synth 8-6155] done synthesizing module 'of_compute' (2#1) [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/of_compute.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add_block' (3#1) [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/add_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'and_block' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/and_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'rom_and' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_and.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_and.v:33]
INFO: [Synth 8-6155] done synthesizing module 'rom_and' (4#1) [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/rom_and.v:23]
INFO: [Synth 8-6155] done synthesizing module 'and_block' (5#1) [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/and_block.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/Mux4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux4' (6#1) [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/Mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Demux4' [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/Demux4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Demux4' (7#1) [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/Demux4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (8#1) [C:/Users/Vlad/Desktop/Rom_luts/Rom_luts.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.762 ; gain = 299.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.762 ; gain = 299.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1450.762 ; gain = 299.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1450.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1650.793 ; gain = 499.535
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 1650.793 ; gain = 633.422
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 20:06:12 2022...
