# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../Vsrc/alu_for_top.v" \
"../../../../../../Testbench/tb_alu_for_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
