
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/qwer/Desktop/work/ip_repo/tinyNPU_ParamSetter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/qwer/Desktop/work/ip_repo/tinyNPU_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 774.555 ; gain = 178.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/synth/design_1_blk_mem_gen_0_1.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/synth/design_1_blk_mem_gen_0_1.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_1' (9#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/synth/design_1_blk_mem_gen_0_1.vhd:80]
WARNING: [Synth 8-7023] instance 'FILTER_RAM' of module 'design_1_blk_mem_gen_0_1' has 16 connections declared, but only 14 given [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:235]
INFO: [Synth 8-638] synthesizing module 'design_1_IMAGE_RAM_CTRL_0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_IMAGE_RAM_CTRL_0/synth/design_1_IMAGE_RAM_CTRL_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_IMAGE_RAM_CTRL_0/synth/design_1_IMAGE_RAM_CTRL_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arready_reg_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8429]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rvalid_set_r_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8430]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rlast_set_r_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8431]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (10#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (11#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (12#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
INFO: [Synth 8-256] done synthesizing module 'design_1_IMAGE_RAM_CTRL_0' (13#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_IMAGE_RAM_CTRL_0/synth/design_1_IMAGE_RAM_CTRL_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (14#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:80]
WARNING: [Synth 8-7023] instance 'IMAGE_RAM' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:281]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (15#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_FILTER_RAM_0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_FILTER_RAM_0/synth/design_1_FILTER_RAM_0.vhd:80]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_FILTER_RAM_0/synth/design_1_FILTER_RAM_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_FILTER_RAM_0' (16#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_FILTER_RAM_0/synth/design_1_FILTER_RAM_0.vhd:80]
WARNING: [Synth 8-7023] instance 'RESULT_RAM' of module 'design_1_FILTER_RAM_0' has 16 connections declared, but only 13 given [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:327]
INFO: [Synth 8-638] synthesizing module 'design_1_FILTER_RAM_CTRL_0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_FILTER_RAM_CTRL_0/synth/design_1_FILTER_RAM_CTRL_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_FILTER_RAM_CTRL_0/synth/design_1_FILTER_RAM_CTRL_0.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'design_1_FILTER_RAM_CTRL_0' (17#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_FILTER_RAM_CTRL_0/synth/design_1_FILTER_RAM_CTRL_0.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_mem_intercon_1' [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:612]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1R706YB' [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:1471]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1R706YB' (18#1) [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:1471]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_3HM21E' [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:1617]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_3HM21E' (19#1) [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:1617]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1RU8VXS' [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:1763]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1RU8VXS' (20#1) [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:1763]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_2KOEHD' [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:1909]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_2KOEHD' (21#1) [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:1909]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_7HNO1D' [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:2055]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (22#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (23#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (24#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (25#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (26#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (27#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (27#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (28#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (29#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (30#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (30#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (30#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (31#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (32#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (32#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (32#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (32#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (33#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (34#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (35#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (35#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (35#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (35#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (35#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (35#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (35#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (35#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (36#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (37#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (38#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_7HNO1D' (39#1) [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:2055]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_1' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000100000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 128'b00000000000000000000000000001101000000000000000000000000000100000000000000000000000000000000110100000000000000000000000000001101 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000100000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000100000000000001111111111111000000000000000000000000000000000100001111000000111111111111111100000000000000000000000000000000010000100000000000011111111111110000000000000000000000000000000001000000000000000001111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 5 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 4'b0000 
	Parameter P_M_AXILITE_MASK bound to: 4'b0000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 4 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 256'b0000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100001111000000000000000000000000000000000000000000000000000000010000100000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 256'b0000000000000000000000000000000001000100000000000001111111111111000000000000000000000000000000000100001111000000111111111111111100000000000000000000000000000000010000100000000000011111111111110000000000000000000000000000000001000000000000000001111111111111 
	Parameter C_TARGET_QUAL bound to: 5'b01111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (40#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (41#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000100000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (41#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (41#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (41#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (42#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (43#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (44#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (45#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (45#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (46#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (46#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (46#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (46#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 5 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (46#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (47#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (48#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_1' (49#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_mem_intercon_1' (50#1) [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:612]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_1' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (51#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (52#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (53#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (54#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:327]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_1' (55#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:60]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_1' has 66 connections declared, but only 64 given [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:501]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_1' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/synth/design_1_rst_ps7_0_50M_1.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/synth/design_1_rst_ps7_0_50M_1.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (56#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (57#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (58#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (59#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (60#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (61#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_1' (62#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/synth/design_1_rst_ps7_0_50M_1.vhd:74]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_1_rst_ps7_0_50M_1' has 10 connections declared, but only 6 given [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:566]
INFO: [Synth 8-6157] synthesizing module 'design_1_tinyNPU_0_0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_tinyNPU_0_0/synth/design_1_tinyNPU_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'tinyNPU_v1_0' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/hdl/tinyNPU_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tinyNPU_v1_0_S00_AXI' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/hdl/tinyNPU_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/hdl/tinyNPU_v1_0_S00_AXI.v:258]
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/hdl/tinyNPU_v1_0_S00_AXI.v:431]
INFO: [Synth 8-6155] done synthesizing module 'tinyNPU_v1_0_S00_AXI' (63#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/hdl/tinyNPU_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'top_tinyNPU' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/top_tinyNPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'tinyNPU' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/tinyNPU.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MAX_SYS_PORT bound to: 3 - type: integer 
	Parameter V_PORT_WIDTH bound to: 3 - type: integer 
	Parameter H_PORT_WIDTH bound to: 3 - type: integer 
	Parameter MAX_DEPTH_IMAGE bound to: 32 - type: integer 
	Parameter MAX_DEPTH_FILTER bound to: 36 - type: integer 
	Parameter MAX_DEPTH_IMAGE_I2C bound to: 72 - type: integer 
	Parameter MAX_DEPTH_FILTER_F2R bound to: 36 - type: integer 
	Parameter MAX_IMAGE_SYS_HEIGHT bound to: 3 - type: integer 
	Parameter MAX_IMAGE_SYS_WIDTH bound to: 10 - type: integer 
	Parameter MAX_DEPTH_IMAGE_SLICE bound to: 30 - type: integer 
	Parameter MAX_FILTER_SYS_HEIGHT bound to: 9 - type: integer 
	Parameter MAX_FILTER_SYS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_DEPTH_FILTER_SLICE bound to: 18 - type: integer 
	Parameter MAX_IMAGE_SYS_DEPTH bound to: 30 - type: integer 
	Parameter MAX_IMAGE_SYS_CYCLE bound to: 12 - type: integer 
	Parameter MAX_FILTER_SYS_DEPTH bound to: 18 - type: integer 
	Parameter MAX_FILTER_SYS_CYCLE bound to: 10 - type: integer 
	Parameter BUF_WIDTH bound to: 3 - type: integer 
	Parameter BUF_HEIGHT bound to: 9 - type: integer 
	Parameter RAM_DEPTH bound to: 27 - type: integer 
	Parameter MODE_NOP bound to: 2'b00 
	Parameter MODE_POOL bound to: 2'b01 
	Parameter MODE_MVM bound to: 2'b10 
	Parameter MODE_CONV bound to: 2'b11 
	Parameter BUF_SEL_NONE bound to: 2'b00 
	Parameter BUF_SEL_PU bound to: 2'b01 
	Parameter BUF_SEL_POOL bound to: 2'b10 
	Parameter BUF_SEL_CTRL bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'npu_control' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/npu_control.v:3]
	Parameter MODE_NOP bound to: 2'b00 
	Parameter MODE_POOL bound to: 2'b01 
	Parameter MODE_MVM bound to: 2'b10 
	Parameter MODE_CONV bound to: 2'b11 
	Parameter BUF_SEL_NONE bound to: 2'b00 
	Parameter BUF_SEL_PU bound to: 2'b01 
	Parameter BUF_SEL_POOL bound to: 2'b10 
	Parameter BUF_SEL_CTRL bound to: 2'b11 
	Parameter IDLE bound to: 4'b0000 
	Parameter POOL_SETUP bound to: 4'b0001 
	Parameter MAC_SETUP bound to: 4'b0010 
	Parameter MAC bound to: 4'b0011 
	Parameter CHECK bound to: 4'b0100 
	Parameter LAST bound to: 4'b0101 
	Parameter POOL bound to: 4'b0110 
	Parameter DATA_OUT bound to: 4'b0111 
	Parameter DONE bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'npu_control' (64#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/npu_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'IM2COL_Block' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/IM2COL_Block.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MAX_SYS_PORT bound to: 3 - type: integer 
	Parameter MAX_DEPTH_IMAGE bound to: 32 - type: integer 
	Parameter MAX_DEPTH_OUTPUT bound to: 72 - type: integer 
	Parameter MAX_DEPTH_SLICE bound to: 30 - type: integer 
	Parameter MAX_SYS_HEIGHT bound to: 3 - type: integer 
	Parameter MAX_SYS_WIDTH bound to: 10 - type: integer 
	Parameter MAX_DEPTH_SYS bound to: 30 - type: integer 
	Parameter MAX_CYCLE bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'im2col_control' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col_control.v:3]
	Parameter MODE_NOP bound to: 2'b00 
	Parameter MODE_POOL bound to: 2'b01 
	Parameter MODE_MVM bound to: 2'b10 
	Parameter MODE_CONV bound to: 2'b11 
	Parameter IDLE bound to: 4'b0000 
	Parameter SET_PARAM bound to: 4'b0001 
	Parameter CONVERT bound to: 4'b0010 
	Parameter POOL bound to: 4'b0011 
	Parameter SYS bound to: 4'b0100 
	Parameter WAIT bound to: 4'b0101 
	Parameter READ bound to: 4'b0110 
	Parameter CHECK bound to: 4'b0111 
	Parameter DONE bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'im2col_control' (65#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'im2col' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MAX_SYS_PORT bound to: 3 - type: integer 
	Parameter MAX_DEPTH_IMAGE bound to: 32 - type: integer 
	Parameter MAX_DEPTH_OUTPUT bound to: 72 - type: integer 
	Parameter MAX_DEPTH_SLICE bound to: 30 - type: integer 
	Parameter MODE_NOP bound to: 2'b00 
	Parameter MODE_POOL bound to: 2'b01 
	Parameter MODE_MVM bound to: 2'b10 
	Parameter MODE_CONV bound to: 2'b11 
WARNING: [Synth 8-6014] Unused sequential element r_original_image_addr_z_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:451]
INFO: [Synth 8-6155] done synthesizing module 'im2col' (66#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:3]
INFO: [Synth 8-6157] synthesizing module 'im2systolic' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MAX_SYS_PORT bound to: 3 - type: integer 
	Parameter MAX_SYS_HEIGHT bound to: 3 - type: integer 
	Parameter MAX_SYS_WIDTH bound to: 10 - type: integer 
	Parameter MAX_DEPTH_SYS bound to: 30 - type: integer 
	Parameter MAX_CYCLE bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:184]
INFO: [Synth 8-6155] done synthesizing module 'im2systolic' (67#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IM2COL_Block' (68#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/IM2COL_Block.v:3]
INFO: [Synth 8-6157] synthesizing module 'F2R_Block' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/F2R_Block.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MAX_SYS_PORT bound to: 3 - type: integer 
	Parameter MAX_SYS_HEIGHT bound to: 9 - type: integer 
	Parameter MAX_SYS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_DEPTH_FILTER bound to: 36 - type: integer 
	Parameter MAX_DEPTH_SLICE bound to: 18 - type: integer 
	Parameter MAX_DEPTH_SYS bound to: 18 - type: integer 
	Parameter MAX_CYCLE bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'f2r_control' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/f2r_control.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter SET_PARAM bound to: 3'b001 
	Parameter CONVERT bound to: 3'b010 
	Parameter SYS bound to: 3'b011 
	Parameter WAIT bound to: 3'b100 
	Parameter READ bound to: 3'b101 
	Parameter CHECK bound to: 3'b110 
	Parameter DONE bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/f2r_control.v:91]
INFO: [Synth 8-6155] done synthesizing module 'f2r_control' (69#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/f2r_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'filter2row' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MAX_SYS_PORT bound to: 3 - type: integer 
	Parameter MAX_DEPTH_FILTER bound to: 36 - type: integer 
	Parameter MAX_DEPTH_SLICE bound to: 18 - type: integer 
	Parameter MODE_NOP bound to: 2'b00 
	Parameter MODE_POOL bound to: 2'b01 
	Parameter MODE_MVM bound to: 2'b10 
	Parameter MODE_CONV bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'filter2row' (70#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:3]
INFO: [Synth 8-6157] synthesizing module 'filter2systolic' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MAX_SYS_PORT bound to: 3 - type: integer 
	Parameter MAX_SYS_HEIGHT bound to: 9 - type: integer 
	Parameter MAX_SYS_WIDTH bound to: 2 - type: integer 
	Parameter MAX_DEPTH_SYS bound to: 18 - type: integer 
	Parameter MAX_CYCLE bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:184]
INFO: [Synth 8-6155] done synthesizing module 'filter2systolic' (71#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'F2R_Block' (72#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/F2R_Block.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'i_ram_to_f2r_data' does not match port width (8) of module 'F2R_Block' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/tinyNPU.v:289]
INFO: [Synth 8-6157] synthesizing module 'PU_Block' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/PU_Block.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter MAX_SYS_PORT bound to: 3 - type: integer 
	Parameter V_PORT_WIDTH bound to: 3 - type: integer 
	Parameter H_PORT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pu_control' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu_control.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter SET_PARAM bound to: 3'b001 
	Parameter WAIT bound to: 3'b010 
	Parameter MAC bound to: 3'b011 
	Parameter READ bound to: 3'b100 
	Parameter CHECK bound to: 3'b101 
	Parameter DONE bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'pu_control' (73#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'pu' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
	Parameter V_PORT_WIDTH bound to: 3 - type: integer 
	Parameter H_PORT_WIDTH bound to: 3 - type: integer 
	Parameter S_PORT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pe.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe' (74#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pu' (75#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PU_Block' (76#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/PU_Block.v:3]
INFO: [Synth 8-6157] synthesizing module 'POOL_Block' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/POOL_Block.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comparator' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/comparator.v:3]
	Parameter DATA_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'comparator' (77#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/comparator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'POOL_Block' (78#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/POOL_Block.v:3]
INFO: [Synth 8-6157] synthesizing module 'bram' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/bram.v:3]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 27 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'bram' (79#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/bram.v:3]
WARNING: [Synth 8-6014] Unused sequential element r_ram_to_i2c_valid_z_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/tinyNPU.v:167]
WARNING: [Synth 8-6014] Unused sequential element r_ram_to_f2r_valid_z_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/tinyNPU.v:168]
INFO: [Synth 8-6155] done synthesizing module 'tinyNPU' (80#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/tinyNPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram_rd' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/ram_rd.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_en_ram_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/ram_rd.v:28]
WARNING: [Synth 8-6014] Unused sequential element r_ram_valid_z_reg was removed.  [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/ram_rd.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_rd' (81#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/ram_rd.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram_wr' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/ram_wr.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_wr' (82#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/ram_wr.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_tinyNPU' (83#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/top_tinyNPU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tinyNPU_v1_0' (84#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/hdl/tinyNPU_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tinyNPU_0_0' (85#1) [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_tinyNPU_0_0/synth/design_1_tinyNPU_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (86#1) [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (87#1) [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design im2col_control has unconnected port i_ram_read_done
WARNING: [Synth 8-3331] design im2col_control has unconnected port i_i2s_set_param_done
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_output_layer
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[31]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[30]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[29]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[28]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[27]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[26]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[25]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[24]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[23]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[22]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[21]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[20]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[19]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[18]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[17]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[16]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[15]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[14]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[13]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[12]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[11]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[10]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[9]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_i2c_data[8]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[31]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[30]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[29]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[28]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[27]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[26]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[25]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[24]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[23]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[22]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[21]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[20]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[19]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[18]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[17]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[16]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[15]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[14]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[13]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[12]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[11]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[10]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[9]
WARNING: [Synth 8-3331] design tinyNPU has unconnected port i_ram_to_f2r_data[8]
WARNING: [Synth 8-3331] design tinyNPU_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design tinyNPU_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design tinyNPU_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design tinyNPU_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design tinyNPU_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design tinyNPU_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1083.383 ; gain = 486.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1083.383 ; gain = 486.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 1083.383 ; gain = 486.914
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_1/design_1_rst_ps7_0_50M_1.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_clk'. [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_clk]'. [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'i_n_reset'. [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/constrs_1/imports/NPU/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1083.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1083.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1083.570 ; gain = 487.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 1083.570 ; gain = 487.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M/U0. (constraint file  C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IMAGE_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FILTER_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RESULT_RAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IMAGE_RAM_CTRL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RESULT_RAM_CTRL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/tinyNPU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FILTER_RAM_CTRL. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1083.570 ; gain = 487.102
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_NO_RD_CMD_OPT.GEN_R.axi_rlast_int_reg' into 'GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:7279]
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' in module 'axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3574]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4471] merging register 'r_f2r_term_reg' into 'r_i2c_term_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/npu_control.v:95]
INFO: [Synth 8-4471] merging register 'r_pu_term_reg' into 'r_i2c_term_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/npu_control.v:96]
INFO: [Synth 8-4471] merging register 'r_pool_term_reg' into 'r_i2c_term_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/npu_control.v:97]
INFO: [Synth 8-4471] merging register 'r_pu_set_param_reg' into 'r_f2r_set_param_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/npu_control.v:91]
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'npu_control'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'im2col_control'
INFO: [Synth 8-4471] merging register 'r_slice_height_reg[7:0]' into 'r_systolic_height_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:62]
INFO: [Synth 8-4471] merging register 'r_f2s_set_param_reg' into 'r_f2r_set_param_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/f2r_control.v:81]
INFO: [Synth 8-4471] merging register 'r_f2s_enable_reg' into 'r_f2r_read_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/f2r_control.v:86]
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'f2r_control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:296]
INFO: [Synth 8-4471] merging register 'r_slice_width_reg[7:0]' into 'r_systolic_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:61]
INFO: [Synth 8-4471] merging register 'r_read_reg' into 'r_en_local_buffer_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu_control.v:72]
INFO: [Synth 8-4471] merging register 'r_wr_local_buffer_reg' into 'r_en_local_buffer_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu_control.v:75]
INFO: [Synth 8-4471] merging register 'r_wr_local_buffer_z_reg' into 'r_en_local_buffer_z_reg' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu_control.v:172]
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'pu_control'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu.v:225]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           100000 |                              011
                 rd_data |                           010000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
              POOL_SETUP |                             0001 |                             0001
                    POOL |                             0010 |                             0110
               MAC_SETUP |                             0011 |                             0010
                     MAC |                             0100 |                             0011
                   CHECK |                             0101 |                             0100
                    LAST |                             0110 |                             0101
                DATA_OUT |                             0111 |                             0111
                    DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'sequential' in module 'npu_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                             0000
               SET_PARAM |                        000000010 |                             0001
                 CONVERT |                        000000100 |                             0010
                     SYS |                        000001000 |                             0100
                    WAIT |                        000010000 |                             0101
                    READ |                        000100000 |                             0110
                   CHECK |                        001000000 |                             0111
                    POOL |                        010000000 |                             0011
                    DONE |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'im2col_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
               SET_PARAM |                         00000010 |                              001
                 CONVERT |                         00000100 |                              010
                     SYS |                         00001000 |                              011
                    WAIT |                         00010000 |                              100
                    READ |                         00100000 |                              101
                   CHECK |                         01000000 |                              110
                    DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'f2r_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
               SET_PARAM |                           000010 |                              001
                    WAIT |                           000100 |                              010
                     MAC |                           001000 |                              011
                    READ |                           010000 |                              100
                   CHECK |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'pu_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1083.570 ; gain = 487.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 22    
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 48    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 1     
	               47 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               32 Bit    Registers := 47    
	               24 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 260   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 183   
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 130   
	   8 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 17    
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 46    
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 14    
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 36    
	   3 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	   4 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 505   
	   3 Input      1 Bit        Muxes := 177   
	   9 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module axi_lite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module tinyNPU_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
Module npu_control 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   9 Input      1 Bit        Muxes := 22    
Module im2col_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 13    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 22    
Module im2col 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     72 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 8     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 16    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 107   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 128   
Module im2systolic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 39    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 46    
Module f2r_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 14    
Module filter2row 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 14    
+---Registers : 
	                8 Bit    Registers := 58    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 66    
	   3 Input      1 Bit        Muxes := 36    
Module filter2systolic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 28    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
Module pu_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 9     
Module pe 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module comparator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 108   
	   2 Input      1 Bit        Muxes := 108   
Module tinyNPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ram_rd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ram_wr 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-4471] merging register 'r_image_height_reg[7:0]' into 'r_image_height_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:140]
INFO: [Synth 8-4471] merging register 'r_image_width_reg[7:0]' into 'r_image_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:139]
INFO: [Synth 8-4471] merging register 'r_image_height_reg[7:0]' into 'r_image_height_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:140]
INFO: [Synth 8-4471] merging register 'r_image_width_reg[7:0]' into 'r_image_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:139]
INFO: [Synth 8-4471] merging register 'r_filter_width_reg[7:0]' into 'r_filter_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:142]
INFO: [Synth 8-4471] merging register 'r_filter_height_reg[7:0]' into 'r_filter_height_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:143]
INFO: [Synth 8-4471] merging register 'r_filter_width_reg[7:0]' into 'r_filter_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:142]
INFO: [Synth 8-4471] merging register 'r_filter_width_reg[7:0]' into 'r_filter_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:142]
INFO: [Synth 8-4471] merging register 'r_filter_height_count_reg[7:0]' into 'r_filter_height_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:283]
INFO: [Synth 8-4471] merging register 'r_filter_width_count_reg[7:0]' into 'r_filter_width_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:284]
INFO: [Synth 8-4471] merging register 'r_slice_height_reg[7:0]' into 'r_slice_height_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:145]
INFO: [Synth 8-4471] merging register 'r_slice_width_reg[7:0]' into 'r_slice_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:144]
INFO: [Synth 8-4471] merging register 'r_slice_width_reg[7:0]' into 'r_slice_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:144]
INFO: [Synth 8-4471] merging register 'r_image_channel_reg[7:0]' into 'r_image_channel_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:141]
INFO: [Synth 8-4471] merging register 'r_filter_width_count_reg[7:0]' into 'r_filter_width_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:284]
INFO: [Synth 8-4471] merging register 'r_filter_height_count_reg[7:0]' into 'r_filter_height_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:283]
INFO: [Synth 8-4471] merging register 'r_num_patch_height_count_reg[7:0]' into 'r_num_patch_height_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:281]
INFO: [Synth 8-4471] merging register 'r_channel_count_reg[7:0]' into 'r_channel_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:280]
INFO: [Synth 8-4471] merging register 'r_channel_count_reg[7:0]' into 'r_channel_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:280]
INFO: [Synth 8-4471] merging register 'r_num_patch_height_count_reg[7:0]' into 'r_num_patch_height_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:281]
INFO: [Synth 8-4471] merging register 'r_num_patch_width_count_reg[7:0]' into 'r_num_patch_width_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:282]
INFO: [Synth 8-4471] merging register 'r_filter_height_reg[7:0]' into 'r_filter_height_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:143]
INFO: [Synth 8-4471] merging register 'r_slice_width_count_reg[7:0]' into 'r_slice_width_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:378]
INFO: [Synth 8-4471] merging register 'r_num_patch_width_count_reg[7:0]' into 'r_num_patch_width_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:282]
INFO: [Synth 8-4471] merging register 'r_image_channel_reg[7:0]' into 'r_image_channel_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:141]
INFO: [Synth 8-4471] merging register 'r_filter_height_reg[7:0]' into 'r_filter_height_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:143]
INFO: [Synth 8-4471] merging register 'r_filter_width_reg[7:0]' into 'r_filter_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:142]
INFO: [Synth 8-4471] merging register 'r_slice_number_count_reg[7:0]' into 'r_slice_number_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:380]
INFO: [Synth 8-4471] merging register 'r_slice_height_count_reg[7:0]' into 'r_slice_height_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:379]
DSP Report: Generating DSP r_image_count1, operation Mode is: (C:0xffffffffffff)+A*B2.
DSP Report: register r_image_width_reg is absorbed into DSP r_image_count1.
DSP Report: operator r_image_count1 is absorbed into DSP r_image_count1.
DSP Report: operator r_image_count2 is absorbed into DSP r_image_count1.
DSP Report: Generating DSP r_output_depth_reg, operation Mode is: (A2*B2)'.
DSP Report: register r_patch_depth_reg is absorbed into DSP r_output_depth_reg.
DSP Report: register r_filter_depth_reg is absorbed into DSP r_output_depth_reg.
DSP Report: register r_output_depth_reg is absorbed into DSP r_output_depth_reg.
DSP Report: operator r_output_depth0 is absorbed into DSP r_output_depth_reg.
INFO: [Synth 8-4471] merging register 'I2S/r_systolic_width_reg[7:0]' into 'I2S/r_systolic_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:63]
INFO: [Synth 8-4471] merging register 'I2S/r_systolic_width_reg[7:0]' into 'I2S/r_systolic_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:63]
INFO: [Synth 8-4471] merging register 'I2S/r_col_count_reg[7:0]' into 'I2S/r_col_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:112]
INFO: [Synth 8-4471] merging register 'I2S/r_row_count_reg[7:0]' into 'I2S/r_row_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:113]
INFO: [Synth 8-4471] merging register 'I2S/r_row_count_reg[7:0]' into 'I2S/r_row_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:113]
INFO: [Synth 8-4471] merging register 'I2S/r_sys_cycle_count_reg[7:0]' into 'I2S/r_sys_cycle_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2systolic.v:149]
INFO: [Synth 8-4471] merging register 'r_filter_width_reg[7:0]' into 'r_filter_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:97]
INFO: [Synth 8-4471] merging register 'r_filter_width_reg[7:0]' into 'r_filter_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:97]
INFO: [Synth 8-4471] merging register 'r_filter_height_reg[7:0]' into 'r_filter_height_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:98]
INFO: [Synth 8-4471] merging register 'r_filter_number_reg[7:0]' into 'r_filter_number_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:100]
INFO: [Synth 8-4471] merging register 'r_slice_width_reg[7:0]' into 'r_slice_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:101]
INFO: [Synth 8-4471] merging register 'r_slice_width_reg[7:0]' into 'r_slice_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:101]
INFO: [Synth 8-4471] merging register 'r_slice_width_count_reg[7:0]' into 'r_slice_width_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:230]
INFO: [Synth 8-4471] merging register 'r_filter_height_count_reg[7:0]' into 'r_filter_height_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:172]
INFO: [Synth 8-4471] merging register 'r_filter_channel_count_reg[7:0]' into 'r_filter_channel_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:171]
INFO: [Synth 8-4471] merging register 'r_filter_number_count_reg[7:0]' into 'r_filter_number_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:170]
INFO: [Synth 8-4471] merging register 'r_slice_height_count_reg[7:0]' into 'r_slice_height_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:231]
INFO: [Synth 8-4471] merging register 'r_slice_number_count_reg[7:0]' into 'r_slice_number_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:232]
INFO: [Synth 8-4471] merging register 'r_filter_width_count_reg[7:0]' into 'r_filter_width_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2row.v:173]
INFO: [Synth 8-4471] merging register 'r_systolic_width_reg[7:0]' into 'r_systolic_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:61]
INFO: [Synth 8-4471] merging register 'r_systolic_width_reg[7:0]' into 'r_systolic_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:61]
INFO: [Synth 8-4471] merging register 'r_col_count_reg[7:0]' into 'r_col_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:112]
INFO: [Synth 8-4471] merging register 'r_row_count_reg[7:0]' into 'r_row_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:113]
INFO: [Synth 8-4471] merging register 'r_systolic_width_reg[7:0]' into 'r_systolic_width_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:61]
INFO: [Synth 8-4471] merging register 'r_col_count_reg[7:0]' into 'r_col_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:112]
INFO: [Synth 8-4471] merging register 'r_sys_cycle_count_reg[7:0]' into 'r_sys_cycle_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/filter2systolic.v:149]
INFO: [Synth 8-4471] merging register 'r_pu_sys_usage_height_count_reg[7:0]' into 'r_pu_sys_usage_height_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu.v:127]
INFO: [Synth 8-4471] merging register 'r_pu_sys_usage_width_count_reg[7:0]' into 'r_pu_sys_usage_width_count_reg[7:0]' [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/pu.v:126]
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]' (FDS) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[1]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]'
INFO: [Synth 8-3886] merging instance 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]' (FD) to 'blk_mem_gen_v8_4_3:/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module design_1_IMAGE_RAM_CTRL_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module design_1_IMAGE_RAM_CTRL_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module design_1_IMAGE_RAM_CTRL_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module design_1_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module design_1_FILTER_RAM_CTRL_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module design_1_FILTER_RAM_CTRL_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module design_1_FILTER_RAM_CTRL_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_ps7_0_50M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_ps7_0_50M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3886] merging instance 'design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/tinyNPU_0/\inst/tinyNPU_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/tinyNPU_0/\inst/tinyNPU_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/tinyNPU_0/i_57/\inst/i_TOP_TINY_NPU/i_RESULT_RAM_WRITER/r_ram_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/tinyNPU_0/i_57/\inst/i_TOP_TINY_NPU/i_RESULT_RAM_WRITER/r_ram_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/tinyNPU_0/i_56/\inst/i_TOP_TINY_NPU/i_FILTER_RAM_READER/r_ram_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/tinyNPU_0/i_56/\inst/i_TOP_TINY_NPU/i_FILTER_RAM_READER/r_ram_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_A_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.nSPRAM_RST_BUSY.RSTB_BUSY_NO_REG.RSTB_BUSY_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg' (FD) to 'design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_BUSY_NO_REG.RSTA_BUSY_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1083.570 ; gain = 487.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping             | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|im2col      | (C:0xffffffffffff)+A*B2 | 16     | 8      | 32     | -      | 32     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|im2col      | (A2*B2)'                | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:01:56 . Memory (MB): peak = 1203.406 ; gain = 606.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:03 . Memory (MB): peak = 1365.977 ; gain = 769.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_set_param_done_reg__0 ) from module (design_1_tinyNPU_0_0) as it is equivalent to (\inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_set_param_done_reg ) and driving same net [c:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.srcs/sources_1/bd/design_1/ipshared/175a/src/im2col.v:137]
INFO: [Synth 8-3886] merging instance 'design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R/r_set_param_done_reg' (FDR) to 'design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2S/r_set_param_done_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:09 . Memory (MB): peak = 1368.184 ; gain = 771.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1368.184 ; gain = 771.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 1368.184 ; gain = 771.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1368.184 ; gain = 771.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1368.184 ; gain = 771.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1368.184 ; gain = 771.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1368.184 ; gain = 771.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_3 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |   494|
|4     |DSP48E1   |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |   196|
|7     |LUT2      |  1473|
|8     |LUT3      |   694|
|9     |LUT4      |   796|
|10    |LUT5      |   847|
|11    |LUT6      |  2433|
|12    |MUXF7     |   443|
|13    |MUXF8     |    80|
|14    |PS7       |     1|
|15    |RAMB36E1  |     6|
|16    |SRL16     |     1|
|17    |SRL16E    |    21|
|18    |SRLC32E   |    47|
|19    |FDR       |     8|
|20    |FDRE      |  4346|
|21    |FDSE      |    40|
|22    |OBUF      |     4|
+------+----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                          |Module                                                         |Cells |
+------+------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                               |                                                               | 12063|
|2     |  design_1_i                                                      |design_1                                                       | 12059|
|3     |    FILTER_RAM                                                    |design_1_blk_mem_gen_0_1                                       |    19|
|4     |      U0                                                          |blk_mem_gen_v8_4_3__1                                          |    19|
|5     |        inst_blk_mem_gen                                          |blk_mem_gen_v8_4_3_synth_27                                    |    19|
|6     |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top_28                                             |    19|
|7     |            \valid.cstr                                           |blk_mem_gen_generic_cstr_29                                    |    19|
|8     |              \ramloop[0].ram.r                                   |blk_mem_gen_prim_width_30                                      |     1|
|9     |                \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper_33                                    |     1|
|10    |              \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0_31                      |    18|
|11    |                \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0_32                    |     5|
|12    |    FILTER_RAM_CTRL                                               |design_1_IMAGE_RAM_CTRL_0                                      |    42|
|13    |      U0                                                          |axi_bram_ctrl_24                                               |    42|
|14    |        \gext_inst.abcv4_0_ext_inst                               |axi_bram_ctrl_top_25                                           |    42|
|15    |          \GEN_AXI4LITE.I_AXI_LITE                                |axi_lite_26                                                    |    42|
|16    |    IMAGE_RAM                                                     |design_1_blk_mem_gen_0_0                                       |    19|
|17    |      U0                                                          |blk_mem_gen_v8_4_3__2                                          |    19|
|18    |        inst_blk_mem_gen                                          |blk_mem_gen_v8_4_3_synth_17                                    |    19|
|19    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top_18                                             |    19|
|20    |            \valid.cstr                                           |blk_mem_gen_generic_cstr_19                                    |    19|
|21    |              \ramloop[0].ram.r                                   |blk_mem_gen_prim_width_20                                      |     1|
|22    |                \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper_23                                    |     1|
|23    |              \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0_21                      |    18|
|24    |                \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0_22                    |     5|
|25    |    IMAGE_RAM_CTRL                                                |design_1_axi_bram_ctrl_0_0                                     |    42|
|26    |      U0                                                          |axi_bram_ctrl_14                                               |    42|
|27    |        \gext_inst.abcv4_0_ext_inst                               |axi_bram_ctrl_top_15                                           |    42|
|28    |          \GEN_AXI4LITE.I_AXI_LITE                                |axi_lite_16                                                    |    42|
|29    |    RESULT_RAM                                                    |design_1_FILTER_RAM_0                                          |    19|
|30    |      U0                                                          |blk_mem_gen_v8_4_3                                             |    19|
|31    |        inst_blk_mem_gen                                          |blk_mem_gen_v8_4_3_synth                                       |    19|
|32    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                                                |    19|
|33    |            \valid.cstr                                           |blk_mem_gen_generic_cstr                                       |    19|
|34    |              \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                                         |     1|
|35    |                \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                                       |     1|
|36    |              \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0                         |    18|
|37    |                \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0                       |     5|
|38    |    RESULT_RAM_CTRL                                               |design_1_FILTER_RAM_CTRL_0                                     |    42|
|39    |      U0                                                          |axi_bram_ctrl                                                  |    42|
|40    |        \gext_inst.abcv4_0_ext_inst                               |axi_bram_ctrl_top                                              |    42|
|41    |          \GEN_AXI4LITE.I_AXI_LITE                                |axi_lite                                                       |    42|
|42    |    axi_mem_intercon                                              |design_1_axi_mem_intercon_1                                    |  1494|
|43    |      xbar                                                        |design_1_xbar_1                                                |   354|
|44    |        inst                                                      |axi_crossbar_v2_1_20_axi_crossbar                              |   354|
|45    |          \gen_sasd.crossbar_sasd_0                               |axi_crossbar_v2_1_20_crossbar_sasd                             |   354|
|46    |            addr_arbiter_inst                                     |axi_crossbar_v2_1_20_addr_arbiter_sasd                         |   140|
|47    |            \gen_decerr.decerr_slave_inst                         |axi_crossbar_v2_1_20_decerr_slave                              |    13|
|48    |            reg_slice_r                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized7 |   172|
|49    |            splitter_ar                                           |axi_crossbar_v2_1_20_splitter__parameterized0                  |     5|
|50    |            splitter_aw                                           |axi_crossbar_v2_1_20_splitter                                  |     9|
|51    |      s00_couplers                                                |s00_couplers_imp_7HNO1D                                        |  1140|
|52    |        auto_pc                                                   |design_1_auto_pc_0                                             |  1140|
|53    |          inst                                                    |axi_protocol_converter_v2_1_19_axi_protocol_converter          |  1140|
|54    |            \gen_axilite.gen_b2s_conv.axilite_b2s                 |axi_protocol_converter_v2_1_19_b2s                             |  1140|
|55    |              \RD.ar_channel_0                                    |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   177|
|56    |                ar_cmd_fsm_0                                      |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    32|
|57    |                cmd_translator_0                                  |axi_protocol_converter_v2_1_19_b2s_cmd_translator_11           |   133|
|58    |                  incr_cmd_0                                      |axi_protocol_converter_v2_1_19_b2s_incr_cmd_12                 |    67|
|59    |                  wrap_cmd_0                                      |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_13                 |    61|
|60    |              \RD.r_channel_0                                     |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    92|
|61    |                rd_data_fifo_0                                    |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    50|
|62    |                transaction_fifo_0                                |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    28|
|63    |              SI_REG                                              |axi_register_slice_v2_1_19_axi_register_slice                  |   636|
|64    |                \ar.ar_pipe                                       |axi_register_slice_v2_1_19_axic_register_slice                 |   219|
|65    |                \aw.aw_pipe                                       |axi_register_slice_v2_1_19_axic_register_slice_10              |   223|
|66    |                \b.b_pipe                                         |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    48|
|67    |                \r.r_pipe                                         |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   146|
|68    |              \WR.aw_channel_0                                    |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   173|
|69    |                aw_cmd_fsm_0                                      |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    16|
|70    |                cmd_translator_0                                  |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   141|
|71    |                  incr_cmd_0                                      |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    64|
|72    |                  wrap_cmd_0                                      |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    73|
|73    |              \WR.b_channel_0                                     |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    60|
|74    |                bid_fifo_0                                        |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    26|
|75    |                bresp_fifo_0                                      |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |    10|
|76    |    processing_system7_0                                          |design_1_processing_system7_0_1                                |   244|
|77    |      inst                                                        |processing_system7_v5_5_processing_system7                     |   244|
|78    |    rst_ps7_0_50M                                                 |design_1_rst_ps7_0_50M_1                                       |    66|
|79    |      U0                                                          |proc_sys_reset                                                 |    66|
|80    |        EXT_LPF                                                   |lpf                                                            |    23|
|81    |          \ACTIVE_LOW_AUX.ACT_LO_AUX                              |cdc_sync                                                       |     6|
|82    |          \ACTIVE_LOW_EXT.ACT_LO_EXT                              |cdc_sync_9                                                     |     6|
|83    |        SEQ                                                       |sequence_psr                                                   |    38|
|84    |          SEQ_COUNTER                                             |upcnt_n                                                        |    13|
|85    |    tinyNPU_0                                                     |design_1_tinyNPU_0_0                                           | 10071|
|86    |      inst                                                        |tinyNPU_v1_0                                                   |  9973|
|87    |        i_TOP_TINY_NPU                                            |top_tinyNPU                                                    |  9492|
|88    |          i_FILTER_RAM_READER                                     |ram_rd                                                         |    41|
|89    |          i_IMAGE_RAM_READER                                      |ram_rd_0                                                       |    63|
|90    |          i_NPU                                                   |tinyNPU                                                        |  9349|
|91    |            LOCAL_BUFFER                                          |bram                                                           |  1248|
|92    |            LOCAL_CTRL                                            |npu_control                                                    |   465|
|93    |            i_FILTER2ROW                                          |F2R_Block                                                      |  2002|
|94    |              F2R                                                 |filter2row                                                     |  1168|
|95    |              F2R_CTRL                                            |f2r_control                                                    |   105|
|96    |              F2S                                                 |filter2systolic                                                |   729|
|97    |            i_IM2COL                                              |IM2COL_Block                                                   |  3652|
|98    |              CTRL                                                |im2col_control                                                 |   145|
|99    |              I2C                                                 |im2col                                                         |  2645|
|100   |              I2S                                                 |im2systolic                                                    |   860|
|101   |            i_MAXPOOL                                             |POOL_Block                                                     |    17|
|102   |              MAX_POOL                                            |comparator                                                     |    17|
|103   |            i_PU                                                  |PU_Block                                                       |  1917|
|104   |              PROCESSING_UNIT                                     |pu                                                             |  1783|
|105   |                \genblk1[0].genblk1[0].i_pe                       |pe                                                             |   188|
|106   |                \genblk1[0].genblk1[1].i_pe                       |pe_1                                                           |   188|
|107   |                \genblk1[0].genblk1[2].i_pe                       |pe_2                                                           |   154|
|108   |                \genblk1[1].genblk1[0].i_pe                       |pe_3                                                           |   188|
|109   |                \genblk1[1].genblk1[1].i_pe                       |pe_4                                                           |   188|
|110   |                \genblk1[1].genblk1[2].i_pe                       |pe_5                                                           |   154|
|111   |                \genblk1[2].genblk1[0].i_pe                       |pe_6                                                           |   205|
|112   |                \genblk1[2].genblk1[1].i_pe                       |pe_7                                                           |   173|
|113   |                \genblk1[2].genblk1[2].i_pe                       |pe_8                                                           |   139|
|114   |              PU_CTRL                                             |pu_control                                                     |   134|
|115   |          i_RESULT_RAM_WRITER                                     |ram_wr                                                         |    39|
|116   |        tinyNPU_v1_0_S00_AXI_inst                                 |tinyNPU_v1_0_S00_AXI                                           |   481|
+------+------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 1368.184 ; gain = 771.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 454 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:02:08 . Memory (MB): peak = 1368.184 ; gain = 771.527
Synthesis Optimization Complete : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 1368.184 ; gain = 771.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1034 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1368.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
408 Infos, 132 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:21 . Memory (MB): peak = 1368.184 ; gain = 1057.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1368.184 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/qwer/Desktop/work/tinyNPU_1901/tinyNPU_1901.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 13 01:16:13 2024...
