#//############################################################################
#//
#//   Author      : Jus7in (justinh5567@gmail.com)
#//
#//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
#//
#//   File Name   : Makefile
#//   Module Name : Makefile
#//   Release version : v1.0
#//
#//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
#//############################################################################

#------------------------------------------------------------------------------#
# Change your own verilog compiler.                                            #
#------------------------------------------------------------------------------#
#VERILOG=irun
#VERILOG=ncverilog
VERILOG=iverilog

#------------------------------------------------------------------------------#
# Directories Declarations                                                     #
#------------------------------------------------------------------------------#
CUR_DIR=$(PWD)
TB_DIR=tb
BUILD_DIR=build
SRC_DIR=src
INC_DIR=inc

main:
	python3 ./testcase/matmul.py aih
	$(VERILOG) -o ./vvp/top.vvp ./testbed/TESTBED_top.v -I ./
	vvp ./vvp/top.vvp
clean:
	rm -rf build