[2025-09-17 12:01:25] START suite=qualcomm_srv trace=srv474_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv474_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2633712 heartbeat IPC: 3.797 cumulative IPC: 3.797 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5054787 heartbeat IPC: 4.13 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5054787 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5054787 cumulative IPC: 3.957 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 13496235 heartbeat IPC: 1.185 cumulative IPC: 1.185 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 21862504 heartbeat IPC: 1.195 cumulative IPC: 1.19 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 30433035 heartbeat IPC: 1.167 cumulative IPC: 1.182 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38668604 heartbeat IPC: 1.214 cumulative IPC: 1.19 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 46894557 heartbeat IPC: 1.216 cumulative IPC: 1.195 (Simulation time: 00 hr 06 min 57 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 55222133 heartbeat IPC: 1.201 cumulative IPC: 1.196 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 63487913 heartbeat IPC: 1.21 cumulative IPC: 1.198 (Simulation time: 00 hr 09 min 05 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 71769628 heartbeat IPC: 1.207 cumulative IPC: 1.199 (Simulation time: 00 hr 10 min 10 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv474_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000016 cycles: 80134791 heartbeat IPC: 1.195 cumulative IPC: 1.199 (Simulation time: 00 hr 11 min 20 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83622563 cumulative IPC: 1.196 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83622563 cumulative IPC: 1.196 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv474_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.196 instructions: 100000000 cycles: 83622563
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2767
BRANCH_INDIRECT: 0.4208
BRANCH_CONDITIONAL: 12.48
BRANCH_DIRECT_CALL: 0.7051
BRANCH_INDIRECT_CALL: 0.5148
BRANCH_RETURN: 0.4539


====Backend Stall Breakdown====
ROB_STALL: 142090
LQ_STALL: 0
SQ_STALL: 557126


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 92.89381
REPLAY_LOAD: 74.978264
NON_REPLAY_LOAD: 14.484052

== Total ==
ADDR_TRANS: 10497
REPLAY_LOAD: 10347
NON_REPLAY_LOAD: 121246

== Counts ==
ADDR_TRANS: 113
REPLAY_LOAD: 138
NON_REPLAY_LOAD: 8371

cpu0->cpu0_STLB TOTAL        ACCESS:    1762254 HIT:    1757541 MISS:       4713 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1762254 HIT:    1757541 MISS:       4713 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 209.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7679294 HIT:    6782459 MISS:     896835 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6220044 HIT:    5479039 MISS:     741005 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     539089 HIT:     399220 MISS:     139869 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     911321 HIT:     903345 MISS:       7976 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8840 HIT:        855 MISS:       7985 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.42 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14440701 HIT:    8087124 MISS:    6353577 MSHR_MERGE:    1527672
cpu0->cpu0_L1I LOAD         ACCESS:   14440701 HIT:    8087124 MISS:    6353577 MSHR_MERGE:    1527672
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.33 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29889185 HIT:   26567360 MISS:    3321825 MSHR_MERGE:    1379719
cpu0->cpu0_L1D LOAD         ACCESS:   16869550 HIT:   15142571 MISS:    1726979 MSHR_MERGE:     332811
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13009857 HIT:   11423863 MISS:    1585994 MSHR_MERGE:    1046896
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9778 HIT:        926 MISS:       8852 MSHR_MERGE:         12
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.41 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12077675 HIT:   10354262 MISS:    1723413 MSHR_MERGE:     867019
cpu0->cpu0_ITLB LOAD         ACCESS:   12077675 HIT:   10354262 MISS:    1723413 MSHR_MERGE:     867019
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.113 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28267145 HIT:   27057940 MISS:    1209205 MSHR_MERGE:     303344
cpu0->cpu0_DTLB LOAD         ACCESS:   28267145 HIT:   27057940 MISS:    1209205 MSHR_MERGE:     303344
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.992 cycles
cpu0->LLC TOTAL        ACCESS:    1094521 HIT:    1027339 MISS:      67182 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     741005 HIT:     716144 MISS:      24861 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     139868 HIT:     101844 MISS:      38024 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     205663 HIT:     205452 MISS:        211 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7985 HIT:       3899 MISS:       4086 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4070
  ROW_BUFFER_MISS:      62900
  AVG DBUS CONGESTED CYCLE: 3.648
Channel 0 WQ ROW_BUFFER_HIT:       1514
  ROW_BUFFER_MISS:      31854
  FULL:          0
Channel 0 REFRESHES ISSUED:       6968

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       539291       418700        65495         4665
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          171          268          176
  STLB miss resolved @ L2C                0           92          194          463          143
  STLB miss resolved @ LLC                0          201          431         1973          852
  STLB miss resolved @ MEM                0            4          201         1922         2248

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             156794        54663      1148591       109074          532
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          147          114           46
  STLB miss resolved @ L2C                0           64           80           50           13
  STLB miss resolved @ LLC                0          107          214          495           65
  STLB miss resolved @ MEM                0            3           89          285          136
[2025-09-17 12:13:54] END   suite=qualcomm_srv trace=srv474_ap (rc=0)
