// Seed: 2585091746
module module_0 (
    output supply0 id_0,
    output wor id_1,
    input supply0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input tri id_6
    , id_39,
    output supply0 id_7,
    input tri0 id_8,
    input wire id_9,
    output supply1 id_10,
    input tri0 id_11,
    output tri id_12,
    input wand id_13,
    output supply0 id_14,
    input wire id_15,
    output supply0 id_16,
    input supply0 id_17,
    output tri id_18,
    output wire id_19,
    input wor id_20,
    output tri0 id_21,
    output tri1 id_22,
    output wire id_23,
    input supply1 id_24
    , id_40,
    input tri1 id_25,
    input wire id_26,
    input wire id_27,
    output wor id_28,
    input tri1 id_29,
    output tri id_30,
    output wire id_31,
    input uwire id_32,
    input uwire id_33,
    input tri id_34,
    input tri0 id_35,
    output tri1 id_36,
    output tri0 id_37
);
  assign id_18 = (1);
  wire id_41;
  module_0(
      id_18, id_7, id_17
  );
endmodule
