# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fpAbsolute.gen/sources_1/ip/floating_point_0/sim/floating_point_0.v" \

sv xil_defaultlib  \
"../../../../../../OneDrive/Dokumente/GitHub/sus-float/fpWrapper/fsegref_fpABSOLUTE/verilog_output/fpAbsolute_standalone.sv" \
"../../../../../../OneDrive/Dokumente/GitHub/sus-float/fpWrapper/fsegref_fpABSOLUTE/FpAbsolute_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
