{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701312405497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701312405498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 09:46:45 2023 " "Processing started: Thu Nov 30 09:46:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701312405498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312405498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off XTEASistem-32Bit -c XTEASistem-32Bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312405498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701312406212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701312406212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg-behavioral " "Found design unit 1: Reg-behavioral" {  } { { "Register.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420155 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg " "Found entity 1: Reg" {  } { { "Register.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xtea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xtea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XTEA-behavioral " "Found design unit 1: XTEA-behavioral" {  } { { "XTEA.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420159 ""} { "Info" "ISGN_ENTITY_NAME" "1 XTEA " "Found entity 1: XTEA" {  } { { "XTEA.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/XTEA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_select-RTL " "Found design unit 1: speed_select-RTL" {  } { { "speed_select.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/speed_select.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420162 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/speed_select.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialsender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialsender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialSender-behavioral " "Found design unit 1: SerialSender-behavioral" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420165 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialSender " "Found entity 1: SerialSender" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialReader-behavioral " "Found design unit 1: SerialReader-behavioral" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420169 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialReader " "Found entity 1: SerialReader" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serialblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serialblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SerialBlock-behavioral " "Found design unit 1: SerialBlock-behavioral" {  } { { "SerialBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420173 ""} { "Info" "ISGN_ENTITY_NAME" "1 SerialBlock " "Found entity 1: SerialBlock" {  } { { "SerialBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulsegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGenerator-behavioral " "Found design unit 1: PulseGenerator-behavioral" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420176 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGenerator " "Found entity 1: PulseGenerator" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_tx-RTL " "Found design unit 1: my_uart_tx-RTL" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420179 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_top-structural " "Found design unit 1: my_uart_top-structural" {  } { { "my_uart_top.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420182 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_top " "Found entity 1: my_uart_top" {  } { { "my_uart_top.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_uart_rx-RTL " "Found design unit 1: my_uart_rx-RTL" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420185 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX1Bit-behavioral " "Found design unit 1: MUX1Bit-behavioral" {  } { { "MUX1Bit.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420189 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX1Bit " "Found entity 1: MUX1Bit" {  } { { "MUX1Bit.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX1Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummytoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dummytoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DummyTopLevel-behavioral " "Found design unit 1: DummyTopLevel-behavioral" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420193 ""} { "Info" "ISGN_ENTITY_NAME" "1 DummyTopLevel " "Found entity 1: DummyTopLevel" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux4data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux4data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX4Data-behavioral " "Found design unit 1: DEMUX4Data-behavioral" {  } { { "DEMUX4Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420196 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX4Data " "Found entity 1: DEMUX4Data" {  } { { "DEMUX4Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX4Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEMUX2Data-behavioral " "Found design unit 1: DEMUX2Data-behavioral" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420199 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEMUX2Data " "Found entity 1: DEMUX2Data" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-behavioral " "Found design unit 1: Controller-behavioral" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420203 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-behavioral " "Found design unit 1: ClockDiv-behavioral" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420206 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockCounter-behavioral " "Found design unit 1: ClockCounter-behavioral" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420209 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockCounter " "Found entity 1: ClockCounter" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addresscounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addresscounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddressCounter-behavioral " "Found design unit 1: AddressCounter-behavioral" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420212 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddressCounter " "Found entity 1: AddressCounter" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4Data-behavioral " "Found design unit 1: MUX4Data-behavioral" {  } { { "MUX4Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420215 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4Data " "Found entity 1: MUX4Data" {  } { { "MUX4Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2Data-behavioral " "Found design unit 1: MUX2Data-behavioral" {  } { { "MUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420219 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2Data " "Found entity 1: MUX2Data" {  } { { "MUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX2Data.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryBlock-behavioral " "Found design unit 1: MemoryBlock-behavioral" {  } { { "MemoryBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420222 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryBlock " "Found entity 1: MemoryBlock" {  } { { "MemoryBlock.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-behavioral " "Found design unit 1: SRAM-behavioral" {  } { { "SRAM.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420225 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312420225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DummyTopLevel " "Elaborating entity \"DummyTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701312420352 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "maxadd_enable DummyTopLevel.vhd(264) " "VHDL Signal Declaration warning at DummyTopLevel.vhd(264): used implicit default value for signal \"maxadd_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 264 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701312420360 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text0\[0\] DummyTopLevel.vhd(279) " "Using initial value X (don't care) for net \"rom_text0\[0\]\" at DummyTopLevel.vhd(279)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420361 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text0\[6..7\] DummyTopLevel.vhd(279) " "Using initial value X (don't care) for net \"rom_text0\[6..7\]\" at DummyTopLevel.vhd(279)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420361 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text1\[0\] DummyTopLevel.vhd(279) " "Using initial value X (don't care) for net \"rom_text1\[0\]\" at DummyTopLevel.vhd(279)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420361 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text2\[0\] DummyTopLevel.vhd(279) " "Using initial value X (don't care) for net \"rom_text2\[0\]\" at DummyTopLevel.vhd(279)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420361 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text2\[6..7\] DummyTopLevel.vhd(279) " "Using initial value X (don't care) for net \"rom_text2\[6..7\]\" at DummyTopLevel.vhd(279)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420361 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text3\[0\] DummyTopLevel.vhd(279) " "Using initial value X (don't care) for net \"rom_text3\[0\]\" at DummyTopLevel.vhd(279)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420361 "|DummyTopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rom_text3\[6..7\] DummyTopLevel.vhd(279) " "Using initial value X (don't care) for net \"rom_text3\[6..7\]\" at DummyTopLevel.vhd(279)" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 279 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312420361 "|DummyTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialBlock SerialBlock:serialblock_inst " "Elaborating entity \"SerialBlock\" for hierarchy \"SerialBlock:serialblock_inst\"" {  } { { "DummyTopLevel.vhd" "serialblock_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialReader SerialBlock:serialblock_inst\|SerialReader:serialreader_inst " "Elaborating entity \"SerialReader\" for hierarchy \"SerialBlock:serialblock_inst\|SerialReader:serialreader_inst\"" {  } { { "SerialBlock.vhd" "serialreader_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420366 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset SerialReader.vhd(42) " "VHDL Process Statement warning at SerialReader.vhd(42): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420372 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter SerialReader.vhd(59) " "VHDL Process Statement warning at SerialReader.vhd(59): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420372 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reader_enable SerialReader.vhd(70) " "VHDL Process Statement warning at SerialReader.vhd(70): signal \"reader_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialReader.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialReader.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420372 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialReader:serialreader_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SerialSender SerialBlock:serialblock_inst\|SerialSender:serialsender_inst " "Elaborating entity \"SerialSender\" for hierarchy \"SerialBlock:serialblock_inst\|SerialSender:serialsender_inst\"" {  } { { "SerialBlock.vhd" "serialsender_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset SerialSender.vhd(54) " "VHDL Process Statement warning at SerialSender.vhd(54): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420375 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter SerialSender.vhd(67) " "VHDL Process Statement warning at SerialSender.vhd(67): signal \"data_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420376 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sender_data_in SerialSender.vhd(68) " "VHDL Process Statement warning at SerialSender.vhd(68): signal \"sender_data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420376 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset SerialSender.vhd(70) " "VHDL Process Statement warning at SerialSender.vhd(70): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SerialSender.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420376 "|DummyTopLevel|SerialBlock:serialblock_inst|SerialSender:serialsender_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGenerator SerialBlock:serialblock_inst\|SerialSender:serialsender_inst\|PulseGenerator:pulsegenerator_inst " "Elaborating entity \"PulseGenerator\" for hierarchy \"SerialBlock:serialblock_inst\|SerialSender:serialsender_inst\|PulseGenerator:pulsegenerator_inst\"" {  } { { "SerialSender.vhd" "pulsegenerator_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialSender.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420377 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset PulseGenerator.vhd(31) " "VHDL Process Statement warning at PulseGenerator.vhd(31): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420379 "|DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pulse_enable PulseGenerator.vhd(34) " "VHDL Process Statement warning at PulseGenerator.vhd(34): signal \"pulse_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PulseGenerator.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/PulseGenerator.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420379 "|DummyTopLevel|SerialBlock:serialblock_inst|PulseGenerator:checkoutpulse_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_top SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst " "Elaborating entity \"my_uart_top\" for hierarchy \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\"" {  } { { "SerialBlock.vhd" "my_uart_top_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|speed_select:speed_rx " "Elaborating entity \"speed_select\" for hierarchy \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|speed_select:speed_rx\"" {  } { { "my_uart_top.vhd" "speed_rx" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_rx:receiver " "Elaborating entity \"my_uart_rx\" for hierarchy \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_rx:receiver\"" {  } { { "my_uart_top.vhd" "receiver" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_tx:transmitter " "Elaborating entity \"my_uart_tx\" for hierarchy \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_tx:transmitter\"" {  } { { "my_uart_top.vhd" "transmitter" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_top.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst " "Elaborating entity \"ClockDiv\" for hierarchy \"SerialBlock:serialblock_inst\|ClockDiv:sclockdiv_inst\"" {  } { { "SerialBlock.vhd" "sclockdiv_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/SerialBlock.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420397 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "div ClockDiv.vhd(19) " "VHDL Variable Declaration warning at ClockDiv.vhd(19): used initial value expression for variable \"div\" because variable was never assigned a value" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockDiv.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701312420399 "|DummyTopLevel|SerialBlock:serialblock_inst|ClockDiv:sclockdiv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XTEA XTEA:xteablock_inst " "Elaborating entity \"XTEA\" for hierarchy \"XTEA:xteablock_inst\"" {  } { { "DummyTopLevel.vhd" "xteablock_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryBlock MemoryBlock:memoryblock_inst " "Elaborating entity \"MemoryBlock\" for hierarchy \"MemoryBlock:memoryblock_inst\"" {  } { { "DummyTopLevel.vhd" "memoryblock_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux " "Elaborating entity \"MUX4Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux\"" {  } { { "MemoryBlock.vhd" "row_enable_mux" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux\|MUX2Data:mux1 " "Elaborating entity \"MUX2Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:row_enable_mux\|MUX2Data:mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux " "Elaborating entity \"MUX4Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux\"" {  } { { "MemoryBlock.vhd" "lmemory_read_mux" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux\|MUX2Data:mux1 " "Elaborating entity \"MUX2Data\" for hierarchy \"MemoryBlock:memoryblock_inst\|MUX4Data:lmemory_read_mux\|MUX2Data:mux1\"" {  } { { "MUX4Data.vhd" "mux1" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MUX4Data.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM MemoryBlock:memoryblock_inst\|SRAM:sram00_inst " "Elaborating entity \"SRAM\" for hierarchy \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\"" {  } { { "MemoryBlock.vhd" "sram00_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/MemoryBlock.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockCounter ClockCounter:clockcounter_inst " "Elaborating entity \"ClockCounter\" for hierarchy \"ClockCounter:clockcounter_inst\"" {  } { { "DummyTopLevel.vhd" "clockcounter_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset ClockCounter.vhd(32) " "VHDL Process Statement warning at ClockCounter.vhd(32): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ClockCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/ClockCounter.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420437 "|DummyTopLevel|ClockCounter:clockcounter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressCounter AddressCounter:addresscounter_inst " "Elaborating entity \"AddressCounter\" for hierarchy \"AddressCounter:addresscounter_inst\"" {  } { { "DummyTopLevel.vhd" "addresscounter_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420439 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "force_address AddressCounter.vhd(30) " "VHDL Process Statement warning at AddressCounter.vhd(30): signal \"force_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420441 "|DummyTopLevel|AddressCounter:addresscounter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2Data MUX2Data:datawrite_mux_inst " "Elaborating entity \"MUX2Data\" for hierarchy \"MUX2Data:datawrite_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datawrite_mux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX2Data DEMUX2Data:dataread_demux_inst " "Elaborating entity \"DEMUX2Data\" for hierarchy \"DEMUX2Data:dataread_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataread_demux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX4Data DEMUX4Data:dataxtea_demux_inst " "Elaborating entity \"DEMUX4Data\" for hierarchy \"DEMUX4Data:dataxtea_demux_inst\"" {  } { { "DummyTopLevel.vhd" "dataxtea_demux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:maxadd_reg " "Elaborating entity \"Reg\" for hierarchy \"Reg:maxadd_reg\"" {  } { { "DummyTopLevel.vhd" "maxadd_reg" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420454 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear Register.vhd(23) " "VHDL Process Statement warning at Register.vhd(23): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420457 "|DummyTopLevel|Reg:maxadd_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg Reg:leftkey_reg " "Elaborating entity \"Reg\" for hierarchy \"Reg:leftkey_reg\"" {  } { { "DummyTopLevel.vhd" "leftkey_reg" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420479 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear Register.vhd(23) " "VHDL Process Statement warning at Register.vhd(23): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Register.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420482 "|DummyTopLevel|Reg:leftkey_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4Data MUX4Data:datatext_mux_inst " "Elaborating entity \"MUX4Data\" for hierarchy \"MUX4Data:datatext_mux_inst\"" {  } { { "DummyTopLevel.vhd" "datatext_mux_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller_inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller_inst\"" {  } { { "DummyTopLevel.vhd" "controller_inst" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312420514 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nreset Controller.vhd(95) " "VHDL Process Statement warning at Controller.vhd(95): signal \"nreset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420518 "|DummyTopLevel|Controller:controller_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Controller.vhd(108) " "VHDL Process Statement warning at Controller.vhd(108): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/Controller.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701312420518 "|DummyTopLevel|Controller:controller_inst"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[0\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[0\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[1\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[1\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[2\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[2\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[3\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[3\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[4\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[4\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[5\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[5\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[6\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[6\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[7\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[7\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[8\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[8\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[9\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[9\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[10\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[10\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[11\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[11\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[12\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[12\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[13\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[13\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[14\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[14\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[15\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[15\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[16\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[16\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[17\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[17\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[18\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[18\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[19\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[19\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[20\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[20\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[21\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[21\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[22\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[22\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[23\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[23\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[24\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[24\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[25\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[25\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[26\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[26\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[27\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[27\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[28\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[28\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[29\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[29\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[30\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[30\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[31\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[31\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[32\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[32\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[33\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[33\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[34\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[34\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[35\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[35\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[36\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[36\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[37\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[37\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[38\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[38\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[39\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[39\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[40\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[40\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[41\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[41\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[42\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[42\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[43\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[43\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[44\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[44\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[45\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[45\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[46\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[46\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[47\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[47\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[48\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[48\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[49\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[49\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[50\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[50\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[51\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[51\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[52\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[52\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[53\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[53\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[54\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[54\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[55\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[55\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[56\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[56\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[57\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[57\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[58\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[58\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[59\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[59\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[60\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[60\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[61\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[61\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[62\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[62\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DEMUX2Data:dataread_demux_inst\|data_out2\[63\] " "Converted tri-state buffer \"DEMUX2Data:dataread_demux_inst\|data_out2\[63\]\" feeding internal logic into a wire" {  } { { "DEMUX2Data.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DEMUX2Data.vhd" 14 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_tx:transmitter\|bps_start " "Converted tri-state buffer \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_tx:transmitter\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_rx:receiver\|bps_start " "Converted tri-state buffer \"SerialBlock:serialblock_inst\|my_uart_top:my_uart_top_inst\|my_uart_rx:receiver\|bps_start\" feeding internal logic into a wire" {  } { { "my_uart_rx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_rx.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1701312421234 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1701312421234 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram10_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram10_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram20_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram20_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram30_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram30_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram01_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram01_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram11_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram11_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram21_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram21_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MemoryBlock:memoryblock_inst\|SRAM:sram31_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MemoryBlock:memoryblock_inst\|SRAM:sram31_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1701312422639 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1701312422639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312422740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"MemoryBlock:memoryblock_inst\|SRAM:sram00_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701312422740 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701312422740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rd81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rd81 " "Found entity 1: altsyncram_rd81" {  } { { "db/altsyncram_rd81.tdf" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/db/altsyncram_rd81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701312422838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312422838 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701312423292 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_uart_tx.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/my_uart_tx.vhd" 84 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701312423437 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701312423437 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AddressCounter:addresscounter_inst\|temp_address\[1\] AddressCounter:addresscounter_inst\|temp_address\[1\]~_emulated AddressCounter:addresscounter_inst\|temp_address\[1\]~1 " "Register \"AddressCounter:addresscounter_inst\|temp_address\[1\]\" is converted into an equivalent circuit using register \"AddressCounter:addresscounter_inst\|temp_address\[1\]~_emulated\" and latch \"AddressCounter:addresscounter_inst\|temp_address\[1\]~1\"" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701312423437 "|DummyTopLevel|AddressCounter:addresscounter_inst|temp_address[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AddressCounter:addresscounter_inst\|temp_address\[0\] AddressCounter:addresscounter_inst\|temp_address\[0\]~_emulated AddressCounter:addresscounter_inst\|temp_address\[0\]~6 " "Register \"AddressCounter:addresscounter_inst\|temp_address\[0\]\" is converted into an equivalent circuit using register \"AddressCounter:addresscounter_inst\|temp_address\[0\]~_emulated\" and latch \"AddressCounter:addresscounter_inst\|temp_address\[0\]~6\"" {  } { { "AddressCounter.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/AddressCounter.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701312423437 "|DummyTopLevel|AddressCounter:addresscounter_inst|temp_address[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701312423437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701312424747 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701312427476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701312428144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701312428144 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[0\] " "No output dependent on input pin \"keys\[0\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701312428524 "|DummyTopLevel|keys[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[1\] " "No output dependent on input pin \"keys\[1\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701312428524 "|DummyTopLevel|keys[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[2\] " "No output dependent on input pin \"keys\[2\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701312428524 "|DummyTopLevel|keys[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keys\[3\] " "No output dependent on input pin \"keys\[3\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701312428524 "|DummyTopLevel|keys[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[0\] " "No output dependent on input pin \"switch\[0\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701312428524 "|DummyTopLevel|switch[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[1\] " "No output dependent on input pin \"switch\[1\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701312428524 "|DummyTopLevel|switch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[2\] " "No output dependent on input pin \"switch\[2\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701312428524 "|DummyTopLevel|switch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[3\] " "No output dependent on input pin \"switch\[3\]\"" {  } { { "DummyTopLevel.vhd" "" { Text "C:/Users/irfan/Documents/ITB/Kuliah/Semester3/Sistem-Digital/Tugas-Kelompok/Tugas-2/Codes/XTEA/Punya-eprond/XTEASistem-32Bit/DummyTopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701312428524 "|DummyTopLevel|switch[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701312428524 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1873 " "Implemented 1873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701312428525 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701312428525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1601 " "Implemented 1601 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701312428525 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701312428525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701312428525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701312428619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 09:47:08 2023 " "Processing ended: Thu Nov 30 09:47:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701312428619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701312428619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701312428619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701312428619 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701312456663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701312456665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 09:47:36 2023 " "Processing started: Thu Nov 30 09:47:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701312456665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701312456665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp XTEASistem-32Bit -c XTEASistem-32Bit --netlist_type=sgate " "Command: quartus_npp XTEASistem-32Bit -c XTEASistem-32Bit --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701312456665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1701312457043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701312457573 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 09:47:37 2023 " "Processing ended: Thu Nov 30 09:47:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701312457573 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701312457573 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701312457573 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701312457573 ""}
