Library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity PISO7BITS is
	port(
		LS, D          : IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		SERIAL         : OUT STD_LOGIC;
		CLK            : IN  STD_LOGIC; 
		PRESET, RESET  : IN STD_LOGIC
	);
end PISO7BITS;

architecture Behavior of PISO7BITS is
	begin
	
	
	
	
	
	
end Behavior;