

================================================================
== Vitis HLS Report for 'rerArray_Loop_input_batch_proc3'
================================================================
* Date:           Sat Oct 29 23:33:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.688 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                     |                                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                       Instance                                      |                                  Module                                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176   |rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184  |rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192     |rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_batch       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + input_turn       |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_67_5  |        8|        8|         2|          -|          -|     4|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 9 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 11 3 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.29>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%batch = alloca i32 1"   --->   Operation 12 'alloca' 'batch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%node_cnt_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %node_cnt"   --->   Operation 13 'read' 'node_cnt_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (3.40ns)   --->   "%output_size_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %output_size"   --->   Operation 14 'read' 'output_size_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.40ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_read1"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (3.40ns)   --->   "%featrue_length_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %featrue_length"   --->   Operation 16 'read' 'featrue_length_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.40ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_read"   --->   Operation 17 'read' 'p_read_2' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (2.77ns)   --->   "%buff = alloca i64 1" [test2/systolic.cpp:25]   --->   Operation 18 'alloca' 'buff' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %node_cnt_read, i32 31" [test2/systolic.cpp:24]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.89ns)   --->   "%sub_ln24 = sub i32 0, i32 %node_cnt_read" [test2/systolic.cpp:24]   --->   Operation 20 'sub' 'sub_ln24' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln24, i32 2, i32 31" [test2/systolic.cpp:24]   --->   Operation 21 'partselect' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln24_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %node_cnt_read, i32 2, i32 31" [test2/systolic.cpp:24]   --->   Operation 22 'partselect' 'trunc_ln24_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = trunc i32 %output_size_read"   --->   Operation 23 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln36 = store i30 0, i30 %batch" [test2/systolic.cpp:36]   --->   Operation 24 'store' 'store_ln36' <Predicate = true> <Delay = 1.29>

State 2 <SV = 1> <Delay = 2.56>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %node_cnt, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_read1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %featrue_length, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_read, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i30 %trunc_ln24_1" [test2/systolic.cpp:24]   --->   Operation 33 'zext' 'zext_ln24' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.84ns)   --->   "%sub_ln24_1 = sub i31 0, i31 %zext_ln24" [test2/systolic.cpp:24]   --->   Operation 34 'sub' 'sub_ln24_1' <Predicate = (tmp)> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i30 %trunc_ln24_2" [test2/systolic.cpp:24]   --->   Operation 35 'zext' 'zext_ln24_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.71ns)   --->   "%select_ln24 = select i1 %tmp, i31 %sub_ln24_1, i31 %zext_ln24_1" [test2/systolic.cpp:24]   --->   Operation 36 'select' 'select_ln24' <Predicate = true> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.96ns)   --->   "%empty_17 = icmp_eq  i32 %output_size_read, i32 0"   --->   Operation 37 'icmp' 'empty_17' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.31ns)   --->   "%add_ln36_1 = add i7 %empty, i7 127" [test2/systolic.cpp:36]   --->   Operation 38 'add' 'add_ln36_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %output_size_read, i2 0"   --->   Operation 39 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.cond36" [test2/systolic.cpp:36]   --->   Operation 40 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.96>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%batch_load = load i30 %batch" [test2/systolic.cpp:36]   --->   Operation 41 'load' 'batch_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i30 %batch_load" [test2/systolic.cpp:36]   --->   Operation 42 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.96ns)   --->   "%icmp_ln36 = icmp_slt  i31 %zext_ln36, i31 %select_ln24" [test2/systolic.cpp:36]   --->   Operation 43 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.84ns)   --->   "%add_ln36 = add i30 %batch_load, i30 1" [test2/systolic.cpp:36]   --->   Operation 44 'add' 'add_ln36' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.end135.exitStub, void %input_turn" [test2/systolic.cpp:36]   --->   Operation 45 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [test2/systolic.cpp:39]   --->   Operation 46 'specloopname' 'specloopname_ln39' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.29ns)   --->   "%br_ln39 = br void %input_property" [test2/systolic.cpp:39]   --->   Operation 47 'br' 'br_ln39' <Predicate = (icmp_ln36)> <Delay = 1.29>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.96>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%turn = phi i32 %add_ln39, void %input_property.split, i32 0, void %input_turn" [test2/systolic.cpp:39]   --->   Operation 49 'phi' 'turn' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.96ns)   --->   "%icmp_ln39 = icmp_eq  i32 %turn, i32 %featrue_length_read" [test2/systolic.cpp:39]   --->   Operation 50 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.89ns)   --->   "%add_ln39 = add i32 %turn, i32 1" [test2/systolic.cpp:39]   --->   Operation 51 'add' 'add_ln39' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %input_property.split, void %for.inc113.preheader" [test2/systolic.cpp:39]   --->   Operation 52 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_21 = wait i32 @_ssdm_op_Wait"   --->   Operation 53 'wait' 'empty_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1, i34 %tmp_1, i32 %p_read_2, i32 %property_input"   --->   Operation 54 'call' 'call_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_20 = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty_20' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, i34 %tmp_1, i32 %buff, i32 %output_r"   --->   Operation 56 'call' 'call_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1, i34 %tmp_1, i32 %p_read_2, i32 %property_input"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%empty_22 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_22' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%empty_23 = wait i32 @_ssdm_op_Wait"   --->   Operation 59 'wait' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2, i34 %tmp_1, i32 %p_read_1, i32 %weight_input"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [test2/systolic.cpp:39]   --->   Operation 61 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2, i34 %tmp_1, i32 %p_read_1, i32 %weight_input"   --->   Operation 62 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln39 = br void %input_property" [test2/systolic.cpp:39]   --->   Operation 63 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.29>
ST_9 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, i34 %tmp_1, i32 %buff, i32 %output_r"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 65 [1/1] (1.29ns)   --->   "%br_ln0 = br void %for.body123"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 1.29>

State 10 <SV = 5> <Delay = 4.08>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%row = phi i3 %add_ln67, void %loop-memcpy-residual-header, i3 0, void %for.inc113.preheader" [test2/systolic.cpp:67]   --->   Operation 66 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty_18 = trunc i3 %row" [test2/systolic.cpp:67]   --->   Operation 67 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %empty_18, i5 0" [test2/systolic.cpp:67]   --->   Operation 68 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.31ns)   --->   "%empty_19 = add i7 %tmp_3, i7 %add_ln36_1" [test2/systolic.cpp:67]   --->   Operation 69 'add' 'empty_19' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty_19" [test2/systolic.cpp:67]   --->   Operation 70 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %p_cast" [test2/systolic.cpp:67]   --->   Operation 71 'getelementptr' 'buff_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.98ns)   --->   "%icmp_ln67 = icmp_eq  i3 %row, i3 4" [test2/systolic.cpp:67]   --->   Operation 72 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln67 = add i3 %row, i3 1" [test2/systolic.cpp:67]   --->   Operation 74 'add' 'add_ln67' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.body123.split, void %for.inc133" [test2/systolic.cpp:67]   --->   Operation 75 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [test2/systolic.cpp:67]   --->   Operation 76 'specloopname' 'specloopname_ln67' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %empty_17, void %loop-memcpy-residual-header.loopexit, void %loop-memcpy-residual-header" [test2/systolic.cpp:69]   --->   Operation 77 'br' 'br_ln69' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (2.77ns)   --->   "%buff_load = load i7 %buff_addr" [test2/systolic.cpp:67]   --->   Operation 78 'load' 'buff_load' <Predicate = (!icmp_ln67 & !empty_17)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_10 : Operation 79 [1/1] (1.29ns)   --->   "%store_ln36 = store i30 %add_ln36, i30 %batch" [test2/systolic.cpp:36]   --->   Operation 79 'store' 'store_ln36' <Predicate = (icmp_ln67)> <Delay = 1.29>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.cond36" [test2/systolic.cpp:36]   --->   Operation 80 'br' 'br_ln36' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.77>
ST_11 : Operation 81 [1/2] (2.77ns)   --->   "%buff_load = load i7 %buff_addr" [test2/systolic.cpp:67]   --->   Operation 81 'load' 'buff_load' <Predicate = (!empty_17)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln67 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_data, i32 %buff_load" [test2/systolic.cpp:67]   --->   Operation 82 'write' 'write_ln67' <Predicate = (!empty_17)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!empty_17)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.body123" [test2/systolic.cpp:67]   --->   Operation 84 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ node_cnt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ featrue_length]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ property_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
batch                 (alloca           ) [ 011111111111]
node_cnt_read         (read             ) [ 000000000000]
output_size_read      (read             ) [ 001000000000]
p_read_1              (read             ) [ 001111111111]
featrue_length_read   (read             ) [ 001111111111]
p_read_2              (read             ) [ 001111111111]
buff                  (alloca           ) [ 001111111111]
tmp                   (bitselect        ) [ 001000000000]
sub_ln24              (sub              ) [ 000000000000]
trunc_ln24_1          (partselect       ) [ 001000000000]
trunc_ln24_2          (partselect       ) [ 001000000000]
empty                 (trunc            ) [ 001000000000]
store_ln36            (store            ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000]
zext_ln24             (zext             ) [ 000000000000]
sub_ln24_1            (sub              ) [ 000000000000]
zext_ln24_1           (zext             ) [ 000000000000]
select_ln24           (select           ) [ 000111111111]
empty_17              (icmp             ) [ 000111111111]
add_ln36_1            (add              ) [ 000111111111]
tmp_1                 (bitconcatenate   ) [ 000111111111]
br_ln36               (br               ) [ 000000000000]
batch_load            (load             ) [ 000000000000]
zext_ln36             (zext             ) [ 000000000000]
icmp_ln36             (icmp             ) [ 000111111111]
add_ln36              (add              ) [ 000011111111]
br_ln36               (br               ) [ 000000000000]
specloopname_ln39     (specloopname     ) [ 000000000000]
br_ln39               (br               ) [ 000111111111]
ret_ln0               (ret              ) [ 000000000000]
turn                  (phi              ) [ 000010000000]
icmp_ln39             (icmp             ) [ 000111111111]
add_ln39              (add              ) [ 000111111111]
br_ln39               (br               ) [ 000000000000]
empty_21              (wait             ) [ 000000000000]
empty_20              (wait             ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
empty_22              (wait             ) [ 000000000000]
empty_23              (wait             ) [ 000000000000]
specloopname_ln39     (specloopname     ) [ 000000000000]
call_ln0              (call             ) [ 000000000000]
br_ln39               (br               ) [ 000111111111]
call_ln0              (call             ) [ 000000000000]
br_ln0                (br               ) [ 000111111111]
row                   (phi              ) [ 000000000010]
empty_18              (trunc            ) [ 000000000000]
tmp_3                 (bitconcatenate   ) [ 000000000000]
empty_19              (add              ) [ 000000000000]
p_cast                (zext             ) [ 000000000000]
buff_addr             (getelementptr    ) [ 000000000001]
icmp_ln67             (icmp             ) [ 000111111111]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000]
add_ln67              (add              ) [ 000111111111]
br_ln67               (br               ) [ 000000000000]
specloopname_ln67     (specloopname     ) [ 000000000000]
br_ln69               (br               ) [ 000000000000]
store_ln36            (store            ) [ 000000000000]
br_ln36               (br               ) [ 000000000000]
buff_load             (load             ) [ 000000000000]
write_ln67            (write            ) [ 000000000000]
br_ln0                (br               ) [ 000000000000]
br_ln67               (br               ) [ 000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="node_cnt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="node_cnt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_size">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_size"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="featrue_length">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featrue_length"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weight_input">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_input"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="property_input">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="property_input"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="batch_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buff_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="node_cnt_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="node_cnt_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="output_size_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_size_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_1_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="featrue_length_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="featrue_length_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_2_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln67_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/11 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buff_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_load/10 "/>
</bind>
</comp>

<comp id="154" class="1005" name="turn_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="turn (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="turn_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="turn/4 "/>
</bind>
</comp>

<comp id="165" class="1005" name="row_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="row_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="34" slack="2"/>
<pin id="179" dir="0" index="2" bw="32" slack="3"/>
<pin id="180" dir="0" index="3" bw="32" slack="0"/>
<pin id="181" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="34" slack="2"/>
<pin id="187" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="3" bw="32" slack="0"/>
<pin id="189" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="34" slack="5"/>
<pin id="195" dir="0" index="2" bw="32" slack="6"/>
<pin id="196" dir="0" index="3" bw="32" slack="0"/>
<pin id="197" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sub_ln24_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln24_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="30" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln24_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="30" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln24_2/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln36_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="30" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln24_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="30" slack="1"/>
<pin id="245" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sub_ln24_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="30" slack="0"/>
<pin id="249" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln24_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln24_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="30" slack="1"/>
<pin id="254" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="select_ln24_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="31" slack="0"/>
<pin id="258" dir="0" index="2" bw="30" slack="0"/>
<pin id="259" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_17_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_17/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="add_ln36_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="1"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="7" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="34" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="34" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="batch_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="30" slack="2"/>
<pin id="281" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="batch_load/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln36_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="30" slack="0"/>
<pin id="284" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln36_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="30" slack="0"/>
<pin id="288" dir="0" index="1" bw="31" slack="1"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln36_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="30" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln39_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="3"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln39_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="empty_18_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="2" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="320" class="1004" name="empty_19_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="4"/>
<pin id="323" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_19/10 "/>
</bind>
</comp>

<comp id="325" class="1004" name="p_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="7" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/10 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln67_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/10 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln67_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/10 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln36_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="30" slack="3"/>
<pin id="344" dir="0" index="1" bw="30" slack="5"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/10 "/>
</bind>
</comp>

<comp id="346" class="1005" name="batch_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="30" slack="0"/>
<pin id="348" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="batch "/>
</bind>
</comp>

<comp id="353" class="1005" name="output_size_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_size_read "/>
</bind>
</comp>

<comp id="359" class="1005" name="p_read_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="6"/>
<pin id="361" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="featrue_length_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="3"/>
<pin id="366" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="featrue_length_read "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_read_2_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="3"/>
<pin id="371" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="379" class="1005" name="trunc_ln24_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="30" slack="1"/>
<pin id="381" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="trunc_ln24_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="30" slack="1"/>
<pin id="386" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln24_2 "/>
</bind>
</comp>

<comp id="389" class="1005" name="empty_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="1"/>
<pin id="391" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="394" class="1005" name="select_ln24_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="1"/>
<pin id="396" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="399" class="1005" name="empty_17_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="4"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="403" class="1005" name="add_ln36_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="4"/>
<pin id="405" dir="1" index="1" bw="7" slack="4"/>
</pin_list>
<bind>
<opset="add_ln36_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="34" slack="2"/>
<pin id="410" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="add_ln36_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="30" slack="3"/>
<pin id="420" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="426" class="1005" name="add_ln39_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="431" class="1005" name="buff_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="1"/>
<pin id="433" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buff_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="add_ln67_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="94" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="82" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="147" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="76" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="70" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="72" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="104" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="104" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="104" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="110" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="260"><net_src comp="246" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="279" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="60" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="158" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="158" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="18" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="169" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="78" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="80" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="320" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="334"><net_src comp="169" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="169" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="90" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="349"><net_src comp="96" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="356"><net_src comp="110" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="362"><net_src comp="116" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="367"><net_src comp="122" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="372"><net_src comp="128" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="377"><net_src comp="200" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="382"><net_src comp="214" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="387"><net_src comp="224" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="392"><net_src comp="234" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="397"><net_src comp="255" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="402"><net_src comp="262" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="267" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="411"><net_src comp="272" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="421"><net_src comp="291" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="429"><net_src comp="302" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="434"><net_src comp="141" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="442"><net_src comp="336" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="169" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data | {11 }
	Port: weight_input | {7 8 }
	Port: property_input | {4 5 }
 - Input state : 
	Port: rerArray_Loop_input_batch_proc3 : node_cnt | {1 }
	Port: rerArray_Loop_input_batch_proc3 : output_size | {1 }
	Port: rerArray_Loop_input_batch_proc3 : output_r | {4 9 }
	Port: rerArray_Loop_input_batch_proc3 : featrue_length | {1 }
	Port: rerArray_Loop_input_batch_proc3 : p_read1 | {1 }
	Port: rerArray_Loop_input_batch_proc3 : p_read | {1 }
  - Chain level:
	State 1
		trunc_ln24_1 : 1
		store_ln36 : 1
	State 2
		sub_ln24_1 : 1
		select_ln24 : 2
	State 3
		zext_ln36 : 1
		icmp_ln36 : 2
		add_ln36 : 1
		br_ln36 : 3
	State 4
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		empty_18 : 1
		tmp_3 : 2
		empty_19 : 3
		p_cast : 4
		buff_addr : 5
		icmp_ln67 : 1
		add_ln67 : 1
		br_ln67 : 2
		buff_load : 6
	State 11
		write_ln67 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------------|---------|---------|
| Operation|                                   Functional Unit                                   |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|          |  grp_rerArray_Loop_input_batch_proc3_Pipeline_input_property_VITIS_LOOP_45_1_fu_176 |   100   |    46   |
|   call   | grp_rerArray_Loop_input_batch_proc3_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4_fu_184 |   103   |   126   |
|          |   grp_rerArray_Loop_input_batch_proc3_Pipeline_input_weight_VITIS_LOOP_54_2_fu_192  |   100   |    46   |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|          |                                  add_ln36_1_fu_267                                  |    0    |    7    |
|          |                                   add_ln36_fu_291                                   |    0    |    30   |
|    add   |                                   add_ln39_fu_302                                   |    0    |    32   |
|          |                                   empty_19_fu_320                                   |    0    |    7    |
|          |                                   add_ln67_fu_336                                   |    0    |    4    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|    sub   |                                   sub_ln24_fu_208                                   |    0    |    32   |
|          |                                  sub_ln24_1_fu_246                                  |    0    |    30   |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|          |                                   empty_17_fu_262                                   |    0    |    12   |
|   icmp   |                                   icmp_ln36_fu_286                                  |    0    |    11   |
|          |                                   icmp_ln39_fu_297                                  |    0    |    12   |
|          |                                   icmp_ln67_fu_330                                  |    0    |    2    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|  select  |                                  select_ln24_fu_255                                 |    0    |    31   |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|          |                              node_cnt_read_read_fu_104                              |    0    |    0    |
|          |                             output_size_read_read_fu_110                            |    0    |    0    |
|   read   |                                 p_read_1_read_fu_116                                |    0    |    0    |
|          |                           featrue_length_read_read_fu_122                           |    0    |    0    |
|          |                                 p_read_2_read_fu_128                                |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|   write  |                               write_ln67_write_fu_134                               |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
| bitselect|                                      tmp_fu_200                                     |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|partselect|                                 trunc_ln24_1_fu_214                                 |    0    |    0    |
|          |                                 trunc_ln24_2_fu_224                                 |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|   trunc  |                                     empty_fu_234                                    |    0    |    0    |
|          |                                   empty_18_fu_308                                   |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|          |                                   zext_ln24_fu_243                                  |    0    |    0    |
|   zext   |                                  zext_ln24_1_fu_252                                 |    0    |    0    |
|          |                                   zext_ln36_fu_282                                  |    0    |    0    |
|          |                                    p_cast_fu_325                                    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|bitconcatenate|                                     tmp_1_fu_272                                    |    0    |    0    |
|          |                                     tmp_3_fu_312                                    |    0    |    0    |
|----------|-------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                     |   303   |   428   |
|----------|-------------------------------------------------------------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|buff|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln36_1_reg_403    |    7   |
|      add_ln36_reg_418     |   30   |
|      add_ln39_reg_426     |   32   |
|      add_ln67_reg_439     |    3   |
|       batch_reg_346       |   30   |
|     buff_addr_reg_431     |    7   |
|      empty_17_reg_399     |    1   |
|       empty_reg_389       |    7   |
|featrue_length_read_reg_364|   32   |
|  output_size_read_reg_353 |   32   |
|      p_read_1_reg_359     |   32   |
|      p_read_2_reg_369     |   32   |
|        row_reg_165        |    3   |
|    select_ln24_reg_394    |   31   |
|       tmp_1_reg_408       |   34   |
|        tmp_reg_374        |    1   |
|    trunc_ln24_1_reg_379   |   30   |
|    trunc_ln24_2_reg_384   |   30   |
|        turn_reg_154       |   32   |
+---------------------------+--------+
|           Total           |   406  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   14   ||  1.298  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   303  |   428  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |   406  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   709  |   437  |    0   |
+-----------+--------+--------+--------+--------+--------+
