CAPI=1
[main]
description = "WB FIFO Core"
depend = fifo4

[verilog]
src_files =
 wb_fifo_top.v

