0.7
2020.2
Oct 13 2023
20:47:58
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/RAM_B/sim/RAM_B.v,1733408443,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/Regs_0/src/Regs.v,,RAM_B,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/ROM_B/sim/ROM_B.v,1733412758,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/RAM_B/sim/RAM_B.v,,ROM_B,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/sim/mySCPU.v,1733407209,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.srcs/sources_1/new/testbench.v,,mySCPU,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/ALU.v,1733407209,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/ImmGen.v,,ALU,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/ImmGen.v,1733407209,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/REG32.v,,ImmGen,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX2T1/sim/MUX2T1.v,1733407210,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX4T1/src/MUX4T1_32.v,,MUX2T1,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX2T1/src/MUX2T1_32.v,1733407210,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX2T1/sim/MUX2T1.v,,MUX2T1_32,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX4T1/sim/MUX4T1.v,1733407210,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/ALU.v,,MUX4T1,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX4T1/src/MUX4T1_32.v,1733407210,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX4T1/sim/MUX4T1.v,,MUX4T1_32,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/REG32.v,1733407209,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/add_32.v,,REG32,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/Regs_0/sim/Regs_0.v,1733407210,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/MUX2T1/src/MUX2T1_32.v,,Regs_0,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/Regs_0/src/Regs.v,1733407210,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/Regs_0/sim/Regs_0.v,,Regs,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/SCPU.v,1733407209,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/sim/mySCPU.v,,SCPU,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/add_32.v,1733407209,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/my_DataPath.v,,add_32,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/my_DataPath.v,1733407209,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/my_SCPU_ctrl.v,,my_DataPath,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/my_SCPU_ctrl.v,1733407209,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.gen/sources_1/ip/mySCPU/src/SCPU.v,,my_SCPU_ctrl,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.srcs/sim_1/new/testbench_tb.v,1733408950,verilog,,,,testbench_tb,,,,,,,,
D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.srcs/sources_1/new/testbench.v,1733408919,verilog,,D:/Vivado_Labs/Lab4_2_vertify/Lab4_2_vertify.srcs/sim_1/new/testbench_tb.v,,testbench,,,,,,,,
