
Alarm Clock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000acc  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000bfc  08000c04  00010c04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000bfc  08000bfc  00010c04  2**0
                  CONTENTS
  4 .ARM          00000000  08000bfc  08000bfc  00010c04  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000bfc  08000c04  00010c04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000bfc  08000bfc  00010bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000c00  08000c00  00010c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010c04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  20000000  08000c04  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000040  08000c04  00020040  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010c04  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000b32  00000000  00000000  00010c2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000391  00000000  00000000  0001175f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001d8  00000000  00000000  00011af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001b0  00000000  00000000  00011cc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000020ef  00000000  00000000  00011e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001489  00000000  00000000  00013f67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00008802  00000000  00000000  000153f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0001dbf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000006a8  00000000  00000000  0001dc44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000be4 	.word	0x08000be4

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000be4 	.word	0x08000be4

08000170 <LED_Initalize>:
#include "alarmled.h"



void LED_Initalize(void)
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
	uint32_t temp = 0;
 8000176:	2300      	movs	r3, #0
 8000178:	607b      	str	r3, [r7, #4]



	//Initalize lower register of GPIOA first
	temp |= (1<< 0);
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	f043 0301 	orr.w	r3, r3, #1
 8000180:	607b      	str	r3, [r7, #4]
	temp |= (1<< 4);
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f043 0310 	orr.w	r3, r3, #16
 8000188:	607b      	str	r3, [r7, #4]
	temp |= (1<< 8);
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000190:	607b      	str	r3, [r7, #4]
	temp |= (1<< 12);
 8000192:	687b      	ldr	r3, [r7, #4]
 8000194:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000198:	607b      	str	r3, [r7, #4]
	temp |= (1<< 16);
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001a0:	607b      	str	r3, [r7, #4]
	temp |= (1<< 20);
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80001a8:	607b      	str	r3, [r7, #4]
	temp |= (1<< 24);
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80001b0:	607b      	str	r3, [r7, #4]
	temp |= (1<< 28);
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80001b8:	607b      	str	r3, [r7, #4]
	GPIOA->CRL = temp;
 80001ba:	4a43      	ldr	r2, [pc, #268]	; (80002c8 <LED_Initalize+0x158>)
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	6013      	str	r3, [r2, #0]

	//GPIOA high register in this case GPIOA pins 13, 14,15 need to remain untouched
	//So will first clear all reigsters apart from these two then or operations
	GPIOA->CRH &= (0xFFF<<20);
 80001c0:	4b41      	ldr	r3, [pc, #260]	; (80002c8 <LED_Initalize+0x158>)
 80001c2:	685b      	ldr	r3, [r3, #4]
 80001c4:	4a40      	ldr	r2, [pc, #256]	; (80002c8 <LED_Initalize+0x158>)
 80001c6:	0d1b      	lsrs	r3, r3, #20
 80001c8:	051b      	lsls	r3, r3, #20
 80001ca:	6053      	str	r3, [r2, #4]
	temp = 0;
 80001cc:	2300      	movs	r3, #0
 80001ce:	607b      	str	r3, [r7, #4]
	temp |= (1<< 0);
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	f043 0301 	orr.w	r3, r3, #1
 80001d6:	607b      	str	r3, [r7, #4]
	temp |= (1<< 4);
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	f043 0310 	orr.w	r3, r3, #16
 80001de:	607b      	str	r3, [r7, #4]
	temp |= (1<< 8);
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80001e6:	607b      	str	r3, [r7, #4]
	temp |= (1<< 12);
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80001ee:	607b      	str	r3, [r7, #4]
	temp |= (1<< 16);
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80001f6:	607b      	str	r3, [r7, #4]
	GPIOA->CRH |= temp;
 80001f8:	4b33      	ldr	r3, [pc, #204]	; (80002c8 <LED_Initalize+0x158>)
 80001fa:	685a      	ldr	r2, [r3, #4]
 80001fc:	4932      	ldr	r1, [pc, #200]	; (80002c8 <LED_Initalize+0x158>)
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	4313      	orrs	r3, r2
 8000202:	604b      	str	r3, [r1, #4]

	GPIOB->ODR &= ~(0x3 << 3);
 8000204:	4b31      	ldr	r3, [pc, #196]	; (80002cc <LED_Initalize+0x15c>)
 8000206:	68db      	ldr	r3, [r3, #12]
 8000208:	4a30      	ldr	r2, [pc, #192]	; (80002cc <LED_Initalize+0x15c>)
 800020a:	f023 0318 	bic.w	r3, r3, #24
 800020e:	60d3      	str	r3, [r2, #12]

	//GPIOB low register in this case only need to set B3,B5
	GPIOB->CRL &= ~(0xF0F<<12);
 8000210:	4b2e      	ldr	r3, [pc, #184]	; (80002cc <LED_Initalize+0x15c>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a2d      	ldr	r2, [pc, #180]	; (80002cc <LED_Initalize+0x15c>)
 8000216:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800021a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800021e:	6013      	str	r3, [r2, #0]
	temp = 0;
 8000220:	2300      	movs	r3, #0
 8000222:	607b      	str	r3, [r7, #4]
	temp |= (1<< 12);
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800022a:	607b      	str	r3, [r7, #4]
	temp |= (1<< 20);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000232:	607b      	str	r3, [r7, #4]
	GPIOB->CRL |= temp;
 8000234:	4b25      	ldr	r3, [pc, #148]	; (80002cc <LED_Initalize+0x15c>)
 8000236:	681a      	ldr	r2, [r3, #0]
 8000238:	4924      	ldr	r1, [pc, #144]	; (80002cc <LED_Initalize+0x15c>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	4313      	orrs	r3, r2
 800023e:	600b      	str	r3, [r1, #0]

	//GPIO B high all registers are used
	temp = 0;
 8000240:	2300      	movs	r3, #0
 8000242:	607b      	str	r3, [r7, #4]
	temp |= (1<< 0);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	f043 0301 	orr.w	r3, r3, #1
 800024a:	607b      	str	r3, [r7, #4]
	temp |= (1<< 4);
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f043 0310 	orr.w	r3, r3, #16
 8000252:	607b      	str	r3, [r7, #4]
	temp |= (1<< 8);
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800025a:	607b      	str	r3, [r7, #4]
	temp |= (1<< 12);
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000262:	607b      	str	r3, [r7, #4]
	temp |= (1<< 16);
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800026a:	607b      	str	r3, [r7, #4]
	temp |= (1<< 20);
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000272:	607b      	str	r3, [r7, #4]
	temp |= (1<< 24);
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800027a:	607b      	str	r3, [r7, #4]
	temp |= (1<< 28);
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000282:	607b      	str	r3, [r7, #4]
	GPIOB->CRH = temp;
 8000284:	4a11      	ldr	r2, [pc, #68]	; (80002cc <LED_Initalize+0x15c>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	6053      	str	r3, [r2, #4]

	//GPIO C high only 13 14 15 are used
	GPIOC->CRH &= ~(0xFFF << 20);
 800028a:	4b11      	ldr	r3, [pc, #68]	; (80002d0 <LED_Initalize+0x160>)
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	4a10      	ldr	r2, [pc, #64]	; (80002d0 <LED_Initalize+0x160>)
 8000290:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000294:	6053      	str	r3, [r2, #4]
	temp = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	607b      	str	r3, [r7, #4]
	temp |= (1<< 20);
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002a0:	607b      	str	r3, [r7, #4]
	temp |= (1<< 24);
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002a8:	607b      	str	r3, [r7, #4]
	temp |= (1<< 28);
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002b0:	607b      	str	r3, [r7, #4]
	GPIOC->CRH |= temp;
 80002b2:	4b07      	ldr	r3, [pc, #28]	; (80002d0 <LED_Initalize+0x160>)
 80002b4:	685a      	ldr	r2, [r3, #4]
 80002b6:	4906      	ldr	r1, [pc, #24]	; (80002d0 <LED_Initalize+0x160>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	4313      	orrs	r3, r2
 80002bc:	604b      	str	r3, [r1, #4]

}
 80002be:	bf00      	nop
 80002c0:	370c      	adds	r7, #12
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bc80      	pop	{r7}
 80002c6:	4770      	bx	lr
 80002c8:	40010800 	.word	0x40010800
 80002cc:	40010c00 	.word	0x40010c00
 80002d0:	40011000 	.word	0x40011000

080002d4 <binary_to_bcd>:

RTC_time_t current_time;


uint8_t binary_to_bcd(uint8_t value)
{
 80002d4:	b480      	push	{r7}
 80002d6:	b085      	sub	sp, #20
 80002d8:	af00      	add	r7, sp, #0
 80002da:	4603      	mov	r3, r0
 80002dc:	71fb      	strb	r3, [r7, #7]
	//Ones is bit 0:3, tens is bit 4:6
	uint8_t tens, ones,bcd;
	//If only 1s bcd value is the same as binary
	bcd = value;
 80002de:	79fb      	ldrb	r3, [r7, #7]
 80002e0:	73fb      	strb	r3, [r7, #15]
	if(value >= 10)
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	2b09      	cmp	r3, #9
 80002e6:	d918      	bls.n	800031a <binary_to_bcd+0x46>
	{
		tens = value/10;
 80002e8:	79fb      	ldrb	r3, [r7, #7]
 80002ea:	4a0f      	ldr	r2, [pc, #60]	; (8000328 <binary_to_bcd+0x54>)
 80002ec:	fba2 2303 	umull	r2, r3, r2, r3
 80002f0:	08db      	lsrs	r3, r3, #3
 80002f2:	73bb      	strb	r3, [r7, #14]
		ones = value %10;
 80002f4:	79fa      	ldrb	r2, [r7, #7]
 80002f6:	4b0c      	ldr	r3, [pc, #48]	; (8000328 <binary_to_bcd+0x54>)
 80002f8:	fba3 1302 	umull	r1, r3, r3, r2
 80002fc:	08d9      	lsrs	r1, r3, #3
 80002fe:	460b      	mov	r3, r1
 8000300:	009b      	lsls	r3, r3, #2
 8000302:	440b      	add	r3, r1
 8000304:	005b      	lsls	r3, r3, #1
 8000306:	1ad3      	subs	r3, r2, r3
 8000308:	737b      	strb	r3, [r7, #13]
		bcd = (uint8_t)((tens<<4)|ones );
 800030a:	7bbb      	ldrb	r3, [r7, #14]
 800030c:	011b      	lsls	r3, r3, #4
 800030e:	b25a      	sxtb	r2, r3
 8000310:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000314:	4313      	orrs	r3, r2
 8000316:	b25b      	sxtb	r3, r3
 8000318:	73fb      	strb	r3, [r7, #15]
	}
	return bcd;
 800031a:	7bfb      	ldrb	r3, [r7, #15]
}
 800031c:	4618      	mov	r0, r3
 800031e:	3714      	adds	r7, #20
 8000320:	46bd      	mov	sp, r7
 8000322:	bc80      	pop	{r7}
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	cccccccd 	.word	0xcccccccd

0800032c <bcd_to_binary>:

uint8_t bcd_to_binary(uint8_t value)
{
 800032c:	b480      	push	{r7}
 800032e:	b085      	sub	sp, #20
 8000330:	af00      	add	r7, sp, #0
 8000332:	4603      	mov	r3, r0
 8000334:	71fb      	strb	r3, [r7, #7]
	//Ones is bit 0:3, tens is bit 4:6
	//This function gets the amount of tens and ones
	uint8_t tens, ones,binary;
	tens = (value >>4);
 8000336:	79fb      	ldrb	r3, [r7, #7]
 8000338:	091b      	lsrs	r3, r3, #4
 800033a:	73fb      	strb	r3, [r7, #15]
	ones = (value & 0x0F);
 800033c:	79fb      	ldrb	r3, [r7, #7]
 800033e:	f003 030f 	and.w	r3, r3, #15
 8000342:	73bb      	strb	r3, [r7, #14]
	binary = tens*10 + ones;
 8000344:	7bfb      	ldrb	r3, [r7, #15]
 8000346:	461a      	mov	r2, r3
 8000348:	0092      	lsls	r2, r2, #2
 800034a:	4413      	add	r3, r2
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	b2da      	uxtb	r2, r3
 8000350:	7bbb      	ldrb	r3, [r7, #14]
 8000352:	4413      	add	r3, r2
 8000354:	737b      	strb	r3, [r7, #13]

	return (uint8_t)binary;
 8000356:	7b7b      	ldrb	r3, [r7, #13]
}
 8000358:	4618      	mov	r0, r3
 800035a:	3714      	adds	r7, #20
 800035c:	46bd      	mov	sp, r7
 800035e:	bc80      	pop	{r7}
 8000360:	4770      	bx	lr
	...

08000364 <I2C_SendData>:



void  I2C_SendData(uint8_t *pTXBuffer, uint32_t Len)
{
 8000364:	b480      	push	{r7}
 8000366:	b085      	sub	sp, #20
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
 800036c:	6039      	str	r1, [r7, #0]

	//Generate START Condition
	I2C1->CR1 |= (1<< 8);
 800036e:	4b25      	ldr	r3, [pc, #148]	; (8000404 <I2C_SendData+0xa0>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	4a24      	ldr	r2, [pc, #144]	; (8000404 <I2C_SendData+0xa0>)
 8000374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000378:	6013      	str	r3, [r2, #0]

	//Poll the SB flag in SR1. Hang program until its set
	while(!(I2C1->SR1 & 1));
 800037a:	bf00      	nop
 800037c:	4b21      	ldr	r3, [pc, #132]	; (8000404 <I2C_SendData+0xa0>)
 800037e:	695b      	ldr	r3, [r3, #20]
 8000380:	f003 0301 	and.w	r3, r3, #1
 8000384:	2b00      	cmp	r3, #0
 8000386:	d0f9      	beq.n	800037c <I2C_SendData+0x18>

	//Write the slave address to the DR
	//First bit must be cleared
	I2C1->DR = DS1307_DEVICE_ADDR << 1;
 8000388:	4b1e      	ldr	r3, [pc, #120]	; (8000404 <I2C_SendData+0xa0>)
 800038a:	22d0      	movs	r2, #208	; 0xd0
 800038c:	611a      	str	r2, [r3, #16]

	//Poll the ADDR flag in SR1. Hang program until its set
	while(!(I2C1->SR1& (1<< 1)));
 800038e:	bf00      	nop
 8000390:	4b1c      	ldr	r3, [pc, #112]	; (8000404 <I2C_SendData+0xa0>)
 8000392:	695b      	ldr	r3, [r3, #20]
 8000394:	f003 0302 	and.w	r3, r3, #2
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0f9      	beq.n	8000390 <I2C_SendData+0x2c>

	//ADDR flag cleared by reading SR1 then SR2
	uint32_t dummyread;
	dummyread = I2C1->SR1;
 800039c:	4b19      	ldr	r3, [pc, #100]	; (8000404 <I2C_SendData+0xa0>)
 800039e:	695b      	ldr	r3, [r3, #20]
 80003a0:	60fb      	str	r3, [r7, #12]
	dummyread = I2C1->SR2;
 80003a2:	4b18      	ldr	r3, [pc, #96]	; (8000404 <I2C_SendData+0xa0>)
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	60fb      	str	r3, [r7, #12]
	(void)dummyread;

	//Send all bytes of data
	while(Len > 0)
 80003a8:	e010      	b.n	80003cc <I2C_SendData+0x68>
	{
		//Hang the program until TXE SR1 is set
		while(!(I2C1->SR1& (1<< 7)));
 80003aa:	bf00      	nop
 80003ac:	4b15      	ldr	r3, [pc, #84]	; (8000404 <I2C_SendData+0xa0>)
 80003ae:	695b      	ldr	r3, [r3, #20]
 80003b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d0f9      	beq.n	80003ac <I2C_SendData+0x48>

		//1. load the data in to DR
		I2C1->DR = *(pTXBuffer);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	781a      	ldrb	r2, [r3, #0]
 80003bc:	4b11      	ldr	r3, [pc, #68]	; (8000404 <I2C_SendData+0xa0>)
 80003be:	611a      	str	r2, [r3, #16]

		//2. decrement the TxLen
		Len--;
 80003c0:	683b      	ldr	r3, [r7, #0]
 80003c2:	3b01      	subs	r3, #1
 80003c4:	603b      	str	r3, [r7, #0]

		//3. Increment the buffer address
		pTXBuffer++;
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	3301      	adds	r3, #1
 80003ca:	607b      	str	r3, [r7, #4]
	while(Len > 0)
 80003cc:	683b      	ldr	r3, [r7, #0]
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d1eb      	bne.n	80003aa <I2C_SendData+0x46>
	}


	//Wait for TXE and BTF to be set as they signal end of data transfer
	while(!(I2C1->SR1& (1<< 7)));
 80003d2:	bf00      	nop
 80003d4:	4b0b      	ldr	r3, [pc, #44]	; (8000404 <I2C_SendData+0xa0>)
 80003d6:	695b      	ldr	r3, [r3, #20]
 80003d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d0f9      	beq.n	80003d4 <I2C_SendData+0x70>
	while(!(I2C1->SR1& (1<< 2)));
 80003e0:	bf00      	nop
 80003e2:	4b08      	ldr	r3, [pc, #32]	; (8000404 <I2C_SendData+0xa0>)
 80003e4:	695b      	ldr	r3, [r3, #20]
 80003e6:	f003 0304 	and.w	r3, r3, #4
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d0f9      	beq.n	80003e2 <I2C_SendData+0x7e>

	//Generate the stop condition
	I2C1->CR1 |= (1<< 9);
 80003ee:	4b05      	ldr	r3, [pc, #20]	; (8000404 <I2C_SendData+0xa0>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a04      	ldr	r2, [pc, #16]	; (8000404 <I2C_SendData+0xa0>)
 80003f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003f8:	6013      	str	r3, [r2, #0]

}
 80003fa:	bf00      	nop
 80003fc:	3714      	adds	r7, #20
 80003fe:	46bd      	mov	sp, r7
 8000400:	bc80      	pop	{r7}
 8000402:	4770      	bx	lr
 8000404:	40005400 	.word	0x40005400

08000408 <I2C_RecieveData>:


void  I2C_RecieveData(uint8_t *pRXBuffer)
{
 8000408:	b480      	push	{r7}
 800040a:	b085      	sub	sp, #20
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
	//Generate START Condition
	I2C1->CR1 |= (1<< 8);
 8000410:	4b1f      	ldr	r3, [pc, #124]	; (8000490 <I2C_RecieveData+0x88>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	4a1e      	ldr	r2, [pc, #120]	; (8000490 <I2C_RecieveData+0x88>)
 8000416:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800041a:	6013      	str	r3, [r2, #0]

	//Enable ACKING
	I2C1->CR1 |= (1<< 10);
 800041c:	4b1c      	ldr	r3, [pc, #112]	; (8000490 <I2C_RecieveData+0x88>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a1b      	ldr	r2, [pc, #108]	; (8000490 <I2C_RecieveData+0x88>)
 8000422:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000426:	6013      	str	r3, [r2, #0]

	//Poll the SB flag in SR1. Hang program until its set
	while(!(I2C1->SR1 & 1));
 8000428:	bf00      	nop
 800042a:	4b19      	ldr	r3, [pc, #100]	; (8000490 <I2C_RecieveData+0x88>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	f003 0301 	and.w	r3, r3, #1
 8000432:	2b00      	cmp	r3, #0
 8000434:	d0f9      	beq.n	800042a <I2C_RecieveData+0x22>

	//Write the slave address to the DR last bit set 1 as write
	I2C1->DR = (DS1307_DEVICE_ADDR << 1) |(1);
 8000436:	4b16      	ldr	r3, [pc, #88]	; (8000490 <I2C_RecieveData+0x88>)
 8000438:	22d1      	movs	r2, #209	; 0xd1
 800043a:	611a      	str	r2, [r3, #16]

	//Poll the ADDR flag in SR1. Hang program until its set
	while(!(I2C1->SR1& (1<< 1)));
 800043c:	bf00      	nop
 800043e:	4b14      	ldr	r3, [pc, #80]	; (8000490 <I2C_RecieveData+0x88>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	f003 0302 	and.w	r3, r3, #2
 8000446:	2b00      	cmp	r3, #0
 8000448:	d0f9      	beq.n	800043e <I2C_RecieveData+0x36>



	//ADDR flag cleared by reading SR1 then SR2
	uint32_t dummyread;
	dummyread = I2C1->SR1;
 800044a:	4b11      	ldr	r3, [pc, #68]	; (8000490 <I2C_RecieveData+0x88>)
 800044c:	695b      	ldr	r3, [r3, #20]
 800044e:	60fb      	str	r3, [r7, #12]
	dummyread = I2C1->SR2;
 8000450:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <I2C_RecieveData+0x88>)
 8000452:	699b      	ldr	r3, [r3, #24]
 8000454:	60fb      	str	r3, [r7, #12]
	(void)dummyread;


	//Disable acking
	I2C1->CR1 &= ~(1<< 10);
 8000456:	4b0e      	ldr	r3, [pc, #56]	; (8000490 <I2C_RecieveData+0x88>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	4a0d      	ldr	r2, [pc, #52]	; (8000490 <I2C_RecieveData+0x88>)
 800045c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000460:	6013      	str	r3, [r2, #0]

	//Generate the stop condition
	I2C1->CR1 |= (1<< 9);
 8000462:	4b0b      	ldr	r3, [pc, #44]	; (8000490 <I2C_RecieveData+0x88>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4a0a      	ldr	r2, [pc, #40]	; (8000490 <I2C_RecieveData+0x88>)
 8000468:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800046c:	6013      	str	r3, [r2, #0]

	//Wait until RXNE is set signifing data is received
	while(!(I2C1->SR1& (1<< 6)));
 800046e:	bf00      	nop
 8000470:	4b07      	ldr	r3, [pc, #28]	; (8000490 <I2C_RecieveData+0x88>)
 8000472:	695b      	ldr	r3, [r3, #20]
 8000474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000478:	2b00      	cmp	r3, #0
 800047a:	d0f9      	beq.n	8000470 <I2C_RecieveData+0x68>



	//Read the data
	*pRXBuffer = I2C1->DR;
 800047c:	4b04      	ldr	r3, [pc, #16]	; (8000490 <I2C_RecieveData+0x88>)
 800047e:	691b      	ldr	r3, [r3, #16]
 8000480:	b2da      	uxtb	r2, r3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	701a      	strb	r2, [r3, #0]

}
 8000486:	bf00      	nop
 8000488:	3714      	adds	r7, #20
 800048a:	46bd      	mov	sp, r7
 800048c:	bc80      	pop	{r7}
 800048e:	4770      	bx	lr
 8000490:	40005400 	.word	0x40005400

08000494 <ds1307_write>:

static void ds1307_write(uint8_t value,uint8_t reg_addr)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b084      	sub	sp, #16
 8000498:	af00      	add	r7, sp, #0
 800049a:	4603      	mov	r3, r0
 800049c:	460a      	mov	r2, r1
 800049e:	71fb      	strb	r3, [r7, #7]
 80004a0:	4613      	mov	r3, r2
 80004a2:	71bb      	strb	r3, [r7, #6]
	//Sends two bytes of data to enable the clock
	uint8_t tx[2];
	tx[0] = reg_addr;
 80004a4:	79bb      	ldrb	r3, [r7, #6]
 80004a6:	733b      	strb	r3, [r7, #12]
	tx[1] = value;
 80004a8:	79fb      	ldrb	r3, [r7, #7]
 80004aa:	737b      	strb	r3, [r7, #13]
	I2C_SendData(tx, 2);
 80004ac:	f107 030c 	add.w	r3, r7, #12
 80004b0:	2102      	movs	r1, #2
 80004b2:	4618      	mov	r0, r3
 80004b4:	f7ff ff56 	bl	8000364 <I2C_SendData>
}
 80004b8:	bf00      	nop
 80004ba:	3710      	adds	r7, #16
 80004bc:	46bd      	mov	sp, r7
 80004be:	bd80      	pop	{r7, pc}

080004c0 <ds1307_read>:

uint8_t ds1307_read(uint8_t reg_addr)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	4603      	mov	r3, r0
 80004c8:	71fb      	strb	r3, [r7, #7]
	uint8_t data;
	//Send address then receive data
	I2C_SendData(&reg_addr, 1);
 80004ca:	1dfb      	adds	r3, r7, #7
 80004cc:	2101      	movs	r1, #1
 80004ce:	4618      	mov	r0, r3
 80004d0:	f7ff ff48 	bl	8000364 <I2C_SendData>
	I2C_RecieveData(&data);
 80004d4:	f107 030f 	add.w	r3, r7, #15
 80004d8:	4618      	mov	r0, r3
 80004da:	f7ff ff95 	bl	8000408 <I2C_RecieveData>
	return data;
 80004de:	7bfb      	ldrb	r3, [r7, #15]

}
 80004e0:	4618      	mov	r0, r3
 80004e2:	3710      	adds	r7, #16
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}

080004e8 <ds1307_set_current_time>:




void ds1307_set_current_time(RTC_time_t *rtc_time)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b084      	sub	sp, #16
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
	uint8_t seconds, hrs;
	seconds = binary_to_bcd(rtc_time->seconds);
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	4618      	mov	r0, r3
 80004f6:	f7ff feed 	bl	80002d4 <binary_to_bcd>
 80004fa:	4603      	mov	r3, r0
 80004fc:	73bb      	strb	r3, [r7, #14]
	//Ensure bit 7 is cleared to not turn of clock
	seconds &= ~(1<<7);
 80004fe:	7bbb      	ldrb	r3, [r7, #14]
 8000500:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000504:	73bb      	strb	r3, [r7, #14]
	ds1307_write(seconds,DS1307_ADDR_SEC);
 8000506:	7bbb      	ldrb	r3, [r7, #14]
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f7ff ffc2 	bl	8000494 <ds1307_write>

	//send minutes
	ds1307_write(binary_to_bcd(rtc_time->minutes),DS1307_ADDR_MIN);
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	785b      	ldrb	r3, [r3, #1]
 8000514:	4618      	mov	r0, r3
 8000516:	f7ff fedd 	bl	80002d4 <binary_to_bcd>
 800051a:	4603      	mov	r3, r0
 800051c:	2101      	movs	r1, #1
 800051e:	4618      	mov	r0, r3
 8000520:	f7ff ffb8 	bl	8000494 <ds1307_write>

	//set hours
	hrs = binary_to_bcd(rtc_time->hours);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	789b      	ldrb	r3, [r3, #2]
 8000528:	4618      	mov	r0, r3
 800052a:	f7ff fed3 	bl	80002d4 <binary_to_bcd>
 800052e:	4603      	mov	r3, r0
 8000530:	73fb      	strb	r3, [r7, #15]
	//Ensure bit 7 is cleared to not turn of clock
	if(rtc_time->time_format == TIME_FORMAT_24HRS)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	78db      	ldrb	r3, [r3, #3]
 8000536:	2b02      	cmp	r3, #2
 8000538:	d104      	bne.n	8000544 <ds1307_set_current_time+0x5c>
	{
		hrs &= ~(1 << 6);
 800053a:	7bfb      	ldrb	r3, [r7, #15]
 800053c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000540:	73fb      	strb	r3, [r7, #15]
 8000542:	e011      	b.n	8000568 <ds1307_set_current_time+0x80>
	}
	else
	{
		hrs |= (1 << 6);
 8000544:	7bfb      	ldrb	r3, [r7, #15]
 8000546:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800054a:	73fb      	strb	r3, [r7, #15]
		hrs =(rtc_time->time_format ==TIME_FORMAT_12HRS_PM ) ? hrs | (1<<5) : hrs & ~(1<<5);
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	78db      	ldrb	r3, [r3, #3]
 8000550:	2b01      	cmp	r3, #1
 8000552:	d104      	bne.n	800055e <ds1307_set_current_time+0x76>
 8000554:	7bfb      	ldrb	r3, [r7, #15]
 8000556:	f043 0320 	orr.w	r3, r3, #32
 800055a:	b2db      	uxtb	r3, r3
 800055c:	e003      	b.n	8000566 <ds1307_set_current_time+0x7e>
 800055e:	7bfb      	ldrb	r3, [r7, #15]
 8000560:	f023 0320 	bic.w	r3, r3, #32
 8000564:	b2db      	uxtb	r3, r3
 8000566:	73fb      	strb	r3, [r7, #15]
	}
	ds1307_write(hrs,DS1307_ADDR_HRS);
 8000568:	7bfb      	ldrb	r3, [r7, #15]
 800056a:	2102      	movs	r1, #2
 800056c:	4618      	mov	r0, r3
 800056e:	f7ff ff91 	bl	8000494 <ds1307_write>
}
 8000572:	bf00      	nop
 8000574:	3710      	adds	r7, #16
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}

0800057a <ds1307_get_current_time>:
void ds1307_get_current_time(RTC_time_t *rtc_time)
{
 800057a:	b580      	push	{r7, lr}
 800057c:	b084      	sub	sp, #16
 800057e:	af00      	add	r7, sp, #0
 8000580:	6078      	str	r0, [r7, #4]
	uint8_t seconds,hrs;
	seconds = ds1307_read(DS1307_ADDR_SEC);
 8000582:	2000      	movs	r0, #0
 8000584:	f7ff ff9c 	bl	80004c0 <ds1307_read>
 8000588:	4603      	mov	r3, r0
 800058a:	73bb      	strb	r3, [r7, #14]
	seconds &= ~(1 << 7);
 800058c:	7bbb      	ldrb	r3, [r7, #14]
 800058e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000592:	73bb      	strb	r3, [r7, #14]
	rtc_time->seconds = bcd_to_binary(seconds);
 8000594:	7bbb      	ldrb	r3, [r7, #14]
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff fec8 	bl	800032c <bcd_to_binary>
 800059c:	4603      	mov	r3, r0
 800059e:	461a      	mov	r2, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	701a      	strb	r2, [r3, #0]


	rtc_time->minutes = bcd_to_binary(ds1307_read(DS1307_ADDR_MIN));
 80005a4:	2001      	movs	r0, #1
 80005a6:	f7ff ff8b 	bl	80004c0 <ds1307_read>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff febd 	bl	800032c <bcd_to_binary>
 80005b2:	4603      	mov	r3, r0
 80005b4:	461a      	mov	r2, r3
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	705a      	strb	r2, [r3, #1]

	hrs = ds1307_read(DS1307_ADDR_HRS);
 80005ba:	2002      	movs	r0, #2
 80005bc:	f7ff ff80 	bl	80004c0 <ds1307_read>
 80005c0:	4603      	mov	r3, r0
 80005c2:	73fb      	strb	r3, [r7, #15]
	if(hrs & (1<<6))
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d00f      	beq.n	80005ee <ds1307_get_current_time+0x74>
	{
		//12hr format
		//ever gives 12hr am (0) or 12hr pm (1)
		rtc_time->time_format = !((hrs & (1<< 5)) == 0) ;
 80005ce:	7bfb      	ldrb	r3, [r7, #15]
 80005d0:	f003 0320 	and.w	r3, r3, #32
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	bf14      	ite	ne
 80005d8:	2301      	movne	r3, #1
 80005da:	2300      	moveq	r3, #0
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	461a      	mov	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	70da      	strb	r2, [r3, #3]
		//clear 6th and 5th position
		hrs &= ~(0x3 << 5);
 80005e4:	7bfb      	ldrb	r3, [r7, #15]
 80005e6:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80005ea:	73fb      	strb	r3, [r7, #15]
 80005ec:	e002      	b.n	80005f4 <ds1307_get_current_time+0x7a>
	}
	else
	{
		//24hrs format
		rtc_time->time_format = TIME_FORMAT_24HRS;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	2202      	movs	r2, #2
 80005f2:	70da      	strb	r2, [r3, #3]
	}

	rtc_time->hours = bcd_to_binary(hrs);
 80005f4:	7bfb      	ldrb	r3, [r7, #15]
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff fe98 	bl	800032c <bcd_to_binary>
 80005fc:	4603      	mov	r3, r0
 80005fe:	461a      	mov	r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	709a      	strb	r2, [r3, #2]
}
 8000604:	bf00      	nop
 8000606:	3710      	adds	r7, #16
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}

0800060c <main>:




int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0


    /* Loop forever */
	uint32_t *RCC_APB2ENR = (uint32_t *)(0x40021018);
 8000612:	4b9b      	ldr	r3, [pc, #620]	; (8000880 <main+0x274>)
 8000614:	617b      	str	r3, [r7, #20]
	uint32_t *RCC_APB1ENR = (uint32_t *)(0x4002101C);
 8000616:	4b9b      	ldr	r3, [pc, #620]	; (8000884 <main+0x278>)
 8000618:	613b      	str	r3, [r7, #16]
	uint32_t *AFIO_EXTICR1 =  (uint32_t *)(0x40010008);
 800061a:	4b9b      	ldr	r3, [pc, #620]	; (8000888 <main+0x27c>)
 800061c:	60fb      	str	r3, [r7, #12]
	uint32_t *AFIO_MAPR = (uint32_t*)(0x40010004);
 800061e:	4b9b      	ldr	r3, [pc, #620]	; (800088c <main+0x280>)
 8000620:	60bb      	str	r3, [r7, #8]


	uint32_t *EXTI_IMR =  (uint32_t *)(0x40010400);
 8000622:	4b9b      	ldr	r3, [pc, #620]	; (8000890 <main+0x284>)
 8000624:	607b      	str	r3, [r7, #4]
	uint32_t *EXTI_RTSR =  (uint32_t *)(0x40010408);
 8000626:	4b9b      	ldr	r3, [pc, #620]	; (8000894 <main+0x288>)
 8000628:	603b      	str	r3, [r7, #0]


	//Enable clock on GPIOA, GPIOB, GPIOC AFIO,TIM1,TIM2,TIM3,TIM4 and I2C1

	*RCC_APB2ENR |= (1 << 0);
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f043 0201 	orr.w	r2, r3, #1
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	601a      	str	r2, [r3, #0]
	*RCC_APB2ENR |= (1 << 2);
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f043 0204 	orr.w	r2, r3, #4
 800063e:	697b      	ldr	r3, [r7, #20]
 8000640:	601a      	str	r2, [r3, #0]
	*RCC_APB2ENR |= (1 << 3);
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f043 0208 	orr.w	r2, r3, #8
 800064a:	697b      	ldr	r3, [r7, #20]
 800064c:	601a      	str	r2, [r3, #0]
	*RCC_APB2ENR |= (1 << 4);
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	f043 0210 	orr.w	r2, r3, #16
 8000656:	697b      	ldr	r3, [r7, #20]
 8000658:	601a      	str	r2, [r3, #0]
	*RCC_APB2ENR |= (1<< 11);
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	601a      	str	r2, [r3, #0]
	*RCC_APB1ENR |= (1<< 0);
 8000666:	693b      	ldr	r3, [r7, #16]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	f043 0201 	orr.w	r2, r3, #1
 800066e:	693b      	ldr	r3, [r7, #16]
 8000670:	601a      	str	r2, [r3, #0]
	*RCC_APB1ENR |= (1<< 1);
 8000672:	693b      	ldr	r3, [r7, #16]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	f043 0202 	orr.w	r2, r3, #2
 800067a:	693b      	ldr	r3, [r7, #16]
 800067c:	601a      	str	r2, [r3, #0]
	*RCC_APB1ENR |= (1<< 2);
 800067e:	693b      	ldr	r3, [r7, #16]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	f043 0204 	orr.w	r2, r3, #4
 8000686:	693b      	ldr	r3, [r7, #16]
 8000688:	601a      	str	r2, [r3, #0]
	*RCC_APB1ENR |= (1<< 21);
 800068a:	693b      	ldr	r3, [r7, #16]
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000692:	693b      	ldr	r3, [r7, #16]
 8000694:	601a      	str	r2, [r3, #0]
	*AFIO_MAPR |=(2<<24);
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800069e:	68bb      	ldr	r3, [r7, #8]
 80006a0:	601a      	str	r2, [r3, #0]

	//Enable interupts for I2C for both event and error I2C and EXTI lines 0 and 1
	*((uint32_t*)NVIC_ISER0) |= 1<<6;
 80006a2:	4b7d      	ldr	r3, [pc, #500]	; (8000898 <main+0x28c>)
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a7c      	ldr	r2, [pc, #496]	; (8000898 <main+0x28c>)
 80006a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80006ac:	6013      	str	r3, [r2, #0]
	*((uint32_t*)NVIC_ISER0) |= 1<<7;
 80006ae:	4b7a      	ldr	r3, [pc, #488]	; (8000898 <main+0x28c>)
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a79      	ldr	r2, [pc, #484]	; (8000898 <main+0x28c>)
 80006b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80006b8:	6013      	str	r3, [r2, #0]
	*((uint32_t*)NVIC_ISER0) |= 1<<29;
 80006ba:	4b77      	ldr	r3, [pc, #476]	; (8000898 <main+0x28c>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4a76      	ldr	r2, [pc, #472]	; (8000898 <main+0x28c>)
 80006c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80006c4:	6013      	str	r3, [r2, #0]
	*((uint32_t*)NVIC_ISER0) |= 1<<30;
 80006c6:	4b74      	ldr	r3, [pc, #464]	; (8000898 <main+0x28c>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	4a73      	ldr	r2, [pc, #460]	; (8000898 <main+0x28c>)
 80006cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80006d0:	6013      	str	r3, [r2, #0]
	*((uint32_t*)NVIC_ISER0) |= 1<<31;
 80006d2:	4b71      	ldr	r3, [pc, #452]	; (8000898 <main+0x28c>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	4a70      	ldr	r2, [pc, #448]	; (8000898 <main+0x28c>)
 80006d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006dc:	6013      	str	r3, [r2, #0]
	*((uint32_t*)NVIC_ISER1) |= 1<<0;
 80006de:	4b6f      	ldr	r3, [pc, #444]	; (800089c <main+0x290>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	4a6e      	ldr	r2, [pc, #440]	; (800089c <main+0x290>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6013      	str	r3, [r2, #0]

	//Set the GPIOA ports to work for LEDS

	LED_Initalize();
 80006ea:	f7ff fd41 	bl	8000170 <LED_Initalize>

	//Setup the pins for the buttons and the alarm LED

	//B0 for mode button and B1 for set button
	//Set the Configuration to Input Pulldown
	GPIOB->CRL &= ~(0xF << 0);
 80006ee:	4b6c      	ldr	r3, [pc, #432]	; (80008a0 <main+0x294>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a6b      	ldr	r2, [pc, #428]	; (80008a0 <main+0x294>)
 80006f4:	f023 030f 	bic.w	r3, r3, #15
 80006f8:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (0x8 << 0);
 80006fa:	4b69      	ldr	r3, [pc, #420]	; (80008a0 <main+0x294>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a68      	ldr	r2, [pc, #416]	; (80008a0 <main+0x294>)
 8000700:	f043 0308 	orr.w	r3, r3, #8
 8000704:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~(0xF << 4);
 8000706:	4b66      	ldr	r3, [pc, #408]	; (80008a0 <main+0x294>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	4a65      	ldr	r2, [pc, #404]	; (80008a0 <main+0x294>)
 800070c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000710:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (0x8 << 4);
 8000712:	4b63      	ldr	r3, [pc, #396]	; (80008a0 <main+0x294>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a62      	ldr	r2, [pc, #392]	; (80008a0 <main+0x294>)
 8000718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800071c:	6013      	str	r3, [r2, #0]

	//Configure AFIO line so EXTI0 is on Port B
	*AFIO_EXTICR1 |= (1<< 0);
 800071e:	68fb      	ldr	r3, [r7, #12]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	f043 0201 	orr.w	r2, r3, #1
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	601a      	str	r2, [r3, #0]
	*AFIO_EXTICR1 |= (1<< 4);
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	f043 0210 	orr.w	r2, r3, #16
 8000732:	68fb      	ldr	r3, [r7, #12]
 8000734:	601a      	str	r2, [r3, #0]
	//Disable unused jtag pins to allow there use for gpio


	//Configure the EXTI by demasking the line and setting the trigger on rising edge
	*EXTI_IMR |= (1<< 0);
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	f043 0201 	orr.w	r2, r3, #1
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	601a      	str	r2, [r3, #0]
	*EXTI_RTSR |= (1<< 0);
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f043 0201 	orr.w	r2, r3, #1
 800074a:	683b      	ldr	r3, [r7, #0]
 800074c:	601a      	str	r2, [r3, #0]
	*EXTI_IMR |= (1<< 1);
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	f043 0202 	orr.w	r2, r3, #2
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	601a      	str	r2, [r3, #0]
	*EXTI_RTSR |= (1<< 1);
 800075a:	683b      	ldr	r3, [r7, #0]
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	f043 0202 	orr.w	r2, r3, #2
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	601a      	str	r2, [r3, #0]

	//Configure the timer that handles long / short press

	//Set the PSC value
	TIM1->PSC |= (8000-1);
 8000766:	4b4f      	ldr	r3, [pc, #316]	; (80008a4 <main+0x298>)
 8000768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800076a:	4a4e      	ldr	r2, [pc, #312]	; (80008a4 <main+0x298>)
 800076c:	f443 53f9 	orr.w	r3, r3, #7968	; 0x1f20
 8000770:	f043 031f 	orr.w	r3, r3, #31
 8000774:	6293      	str	r3, [r2, #40]	; 0x28
	TIM2->PSC |= (8000-1);
 8000776:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800077a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800077c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000780:	f443 53f9 	orr.w	r3, r3, #7968	; 0x1f20
 8000784:	f043 031f 	orr.w	r3, r3, #31
 8000788:	6293      	str	r3, [r2, #40]	; 0x28
	TIM3->PSC |= (8000-1);
 800078a:	4b47      	ldr	r3, [pc, #284]	; (80008a8 <main+0x29c>)
 800078c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800078e:	4a46      	ldr	r2, [pc, #280]	; (80008a8 <main+0x29c>)
 8000790:	f443 53f9 	orr.w	r3, r3, #7968	; 0x1f20
 8000794:	f043 031f 	orr.w	r3, r3, #31
 8000798:	6293      	str	r3, [r2, #40]	; 0x28
	TIM3->ARR = (4000-1);
 800079a:	4b43      	ldr	r3, [pc, #268]	; (80008a8 <main+0x29c>)
 800079c:	f640 729f 	movw	r2, #3999	; 0xf9f
 80007a0:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->DIER |= 1;
 80007a2:	4b41      	ldr	r3, [pc, #260]	; (80008a8 <main+0x29c>)
 80007a4:	68db      	ldr	r3, [r3, #12]
 80007a6:	4a40      	ldr	r2, [pc, #256]	; (80008a8 <main+0x29c>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	60d3      	str	r3, [r2, #12]
	TIM4->PSC |= (8000-1);
 80007ae:	4b3f      	ldr	r3, [pc, #252]	; (80008ac <main+0x2a0>)
 80007b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007b2:	4a3e      	ldr	r2, [pc, #248]	; (80008ac <main+0x2a0>)
 80007b4:	f443 53f9 	orr.w	r3, r3, #7968	; 0x1f20
 80007b8:	f043 031f 	orr.w	r3, r3, #31
 80007bc:	6293      	str	r3, [r2, #40]	; 0x28
	TIM4->ARR = (1000-1);
 80007be:	4b3b      	ldr	r3, [pc, #236]	; (80008ac <main+0x2a0>)
 80007c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80007c4:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM4->DIER |= 1;
 80007c6:	4b39      	ldr	r3, [pc, #228]	; (80008ac <main+0x2a0>)
 80007c8:	68db      	ldr	r3, [r3, #12]
 80007ca:	4a38      	ldr	r2, [pc, #224]	; (80008ac <main+0x2a0>)
 80007cc:	f043 0301 	orr.w	r3, r3, #1
 80007d0:	60d3      	str	r3, [r2, #12]
	TIM4->CR1 |= 1 << 2;
 80007d2:	4b36      	ldr	r3, [pc, #216]	; (80008ac <main+0x2a0>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4a35      	ldr	r2, [pc, #212]	; (80008ac <main+0x2a0>)
 80007d8:	f043 0304 	orr.w	r3, r3, #4
 80007dc:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= 1 << 1;
 80007de:	4b32      	ldr	r3, [pc, #200]	; (80008a8 <main+0x29c>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4a31      	ldr	r2, [pc, #196]	; (80008a8 <main+0x29c>)
 80007e4:	f043 0302 	orr.w	r3, r3, #2
 80007e8:	6013      	str	r3, [r2, #0]
	TIM3->CR1 |= 1 << 2;
 80007ea:	4b2f      	ldr	r3, [pc, #188]	; (80008a8 <main+0x29c>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a2e      	ldr	r2, [pc, #184]	; (80008a8 <main+0x29c>)
 80007f0:	f043 0304 	orr.w	r3, r3, #4
 80007f4:	6013      	str	r3, [r2, #0]

	//Enable the timer
	TIM1->CR1 |= 1;
 80007f6:	4b2b      	ldr	r3, [pc, #172]	; (80008a4 <main+0x298>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	4a2a      	ldr	r2, [pc, #168]	; (80008a4 <main+0x298>)
 80007fc:	f043 0301 	orr.w	r3, r3, #1
 8000800:	6013      	str	r3, [r2, #0]
	TIM2->CR1 |= 1;
 8000802:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	6013      	str	r3, [r2, #0]
	TIM4->CR1 |= 1;
 8000812:	4b26      	ldr	r3, [pc, #152]	; (80008ac <main+0x2a0>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4a25      	ldr	r2, [pc, #148]	; (80008ac <main+0x2a0>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	6013      	str	r3, [r2, #0]

//	TIM3->CR1 |= 1;



	TIM3->SR = 0;
 800081e:	4b22      	ldr	r3, [pc, #136]	; (80008a8 <main+0x29c>)
 8000820:	2200      	movs	r2, #0
 8000822:	611a      	str	r2, [r3, #16]
	TIM3->CR1 &= ~(1 << 1);
 8000824:	4b20      	ldr	r3, [pc, #128]	; (80008a8 <main+0x29c>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a1f      	ldr	r2, [pc, #124]	; (80008a8 <main+0x29c>)
 800082a:	f023 0302 	bic.w	r3, r3, #2
 800082e:	6013      	str	r3, [r2, #0]

	//Configure the pins B8 and B9 for I2C -> both need to be AF and open drain value of 1101
	GPIOB->CRL &= ~(0xF << 24);
 8000830:	4b1b      	ldr	r3, [pc, #108]	; (80008a0 <main+0x294>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a1a      	ldr	r2, [pc, #104]	; (80008a0 <main+0x294>)
 8000836:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800083a:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (0xD << 24);
 800083c:	4b18      	ldr	r3, [pc, #96]	; (80008a0 <main+0x294>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a17      	ldr	r2, [pc, #92]	; (80008a0 <main+0x294>)
 8000842:	f043 6350 	orr.w	r3, r3, #218103808	; 0xd000000
 8000846:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~(0xF << 28);
 8000848:	4b15      	ldr	r3, [pc, #84]	; (80008a0 <main+0x294>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a14      	ldr	r2, [pc, #80]	; (80008a0 <main+0x294>)
 800084e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000852:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (0xD << 28);
 8000854:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <main+0x294>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	4a11      	ldr	r2, [pc, #68]	; (80008a0 <main+0x294>)
 800085a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
 800085e:	6013      	str	r3, [r2, #0]



	//Set the frequency of clock provided to cr2
	I2C1->CR2 |= ((HSI_SPEED/1000000));
 8000860:	4b13      	ldr	r3, [pc, #76]	; (80008b0 <main+0x2a4>)
 8000862:	685b      	ldr	r3, [r3, #4]
 8000864:	4a12      	ldr	r2, [pc, #72]	; (80008b0 <main+0x2a4>)
 8000866:	f043 0308 	orr.w	r3, r3, #8
 800086a:	6053      	str	r3, [r2, #4]


	//Configure the device address will maybe do
	I2C1->OAR1 |= (0x61 << 1);
 800086c:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <main+0x2a4>)
 800086e:	689b      	ldr	r3, [r3, #8]
 8000870:	4a0f      	ldr	r2, [pc, #60]	; (80008b0 <main+0x2a4>)
 8000872:	f043 03c2 	orr.w	r3, r3, #194	; 0xc2
 8000876:	6093      	str	r3, [r2, #8]

	//The 14th bit of the OAR1 register must always be mainted by software as 1
	I2C1->OAR1 |= (1<<14);
 8000878:	4b0d      	ldr	r3, [pc, #52]	; (80008b0 <main+0x2a4>)
 800087a:	689b      	ldr	r3, [r3, #8]
 800087c:	e01a      	b.n	80008b4 <main+0x2a8>
 800087e:	bf00      	nop
 8000880:	40021018 	.word	0x40021018
 8000884:	4002101c 	.word	0x4002101c
 8000888:	40010008 	.word	0x40010008
 800088c:	40010004 	.word	0x40010004
 8000890:	40010400 	.word	0x40010400
 8000894:	40010408 	.word	0x40010408
 8000898:	e000e100 	.word	0xe000e100
 800089c:	e000e104 	.word	0xe000e104
 80008a0:	40010c00 	.word	0x40010c00
 80008a4:	40012c00 	.word	0x40012c00
 80008a8:	40000400 	.word	0x40000400
 80008ac:	40000800 	.word	0x40000800
 80008b0:	40005400 	.word	0x40005400
 80008b4:	4a1c      	ldr	r2, [pc, #112]	; (8000928 <main+0x31c>)
 80008b6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008ba:	6093      	str	r3, [r2, #8]

	//Set the CCR
	I2C1->CCR |= ((HSI_SPEED / (2*I2C_SCL_SPEED_SM)));
 80008bc:	4b1a      	ldr	r3, [pc, #104]	; (8000928 <main+0x31c>)
 80008be:	69db      	ldr	r3, [r3, #28]
 80008c0:	4a19      	ldr	r2, [pc, #100]	; (8000928 <main+0x31c>)
 80008c2:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80008c6:	61d3      	str	r3, [r2, #28]

	//Set the trise value
	I2C1->TRISE =(((HSI_SPEED / 1000000) + 1) & 0x3F);
 80008c8:	4b17      	ldr	r3, [pc, #92]	; (8000928 <main+0x31c>)
 80008ca:	2209      	movs	r2, #9
 80008cc:	621a      	str	r2, [r3, #32]

	//Enable the I2C
	I2C1->CR1 |= 1;
 80008ce:	4b16      	ldr	r3, [pc, #88]	; (8000928 <main+0x31c>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	4a15      	ldr	r2, [pc, #84]	; (8000928 <main+0x31c>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6013      	str	r3, [r2, #0]



	//Make clock halt = 0 in DS peripheal
	ds1307_write(0x0, DS1307_ADDR_SEC);
 80008da:	2100      	movs	r1, #0
 80008dc:	2000      	movs	r0, #0
 80008de:	f7ff fdd9 	bl	8000494 <ds1307_write>




	current_time.seconds = 34;
 80008e2:	4b12      	ldr	r3, [pc, #72]	; (800092c <main+0x320>)
 80008e4:	2222      	movs	r2, #34	; 0x22
 80008e6:	701a      	strb	r2, [r3, #0]
	current_time.hours = 8;
 80008e8:	4b10      	ldr	r3, [pc, #64]	; (800092c <main+0x320>)
 80008ea:	2208      	movs	r2, #8
 80008ec:	709a      	strb	r2, [r3, #2]
	current_time.minutes = 42;
 80008ee:	4b0f      	ldr	r3, [pc, #60]	; (800092c <main+0x320>)
 80008f0:	222a      	movs	r2, #42	; 0x2a
 80008f2:	705a      	strb	r2, [r3, #1]
	current_time.time_format = TIME_FORMAT_12HRS_PM;
 80008f4:	4b0d      	ldr	r3, [pc, #52]	; (800092c <main+0x320>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	70da      	strb	r2, [r3, #3]


	alarm_time.seconds = 0;
 80008fa:	4b0d      	ldr	r3, [pc, #52]	; (8000930 <main+0x324>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	701a      	strb	r2, [r3, #0]
	alarm_time.minutes = 0;
 8000900:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <main+0x324>)
 8000902:	2200      	movs	r2, #0
 8000904:	705a      	strb	r2, [r3, #1]
	alarm_time.hours = 12;
 8000906:	4b0a      	ldr	r3, [pc, #40]	; (8000930 <main+0x324>)
 8000908:	220c      	movs	r2, #12
 800090a:	709a      	strb	r2, [r3, #2]
	alarm_time.time_format = TIME_FORMAT_12HRS_PM;
 800090c:	4b08      	ldr	r3, [pc, #32]	; (8000930 <main+0x324>)
 800090e:	2201      	movs	r2, #1
 8000910:	70da      	strb	r2, [r3, #3]

	ds1307_set_current_time(&current_time);
 8000912:	4806      	ldr	r0, [pc, #24]	; (800092c <main+0x320>)
 8000914:	f7ff fde8 	bl	80004e8 <ds1307_set_current_time>
	ds1307_get_current_time(&current_time);
 8000918:	4804      	ldr	r0, [pc, #16]	; (800092c <main+0x320>)
 800091a:	f7ff fe2e 	bl	800057a <ds1307_get_current_time>
 800091e:	2300      	movs	r3, #0
//
//		}
//	}
//
//
}
 8000920:	4618      	mov	r0, r3
 8000922:	3718      	adds	r7, #24
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	40005400 	.word	0x40005400
 800092c:	20000028 	.word	0x20000028
 8000930:	2000002c 	.word	0x2000002c

08000934 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
	//SB bit set
	if(I2C1->SR1 & 1)
 800093a:	4b4b      	ldr	r3, [pc, #300]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 800093c:	695b      	ldr	r3, [r3, #20]
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	2b00      	cmp	r3, #0
 8000944:	d00a      	beq.n	800095c <I2C1_EV_IRQHandler+0x28>
	{
		//SB bit cleared by wirting slave address to DR

		//In case of TX
		 if(I2C_state == I2C_BUSY_IN_TX)
 8000946:	4b49      	ldr	r3, [pc, #292]	; (8000a6c <I2C1_EV_IRQHandler+0x138>)
 8000948:	781b      	ldrb	r3, [r3, #0]
 800094a:	2b02      	cmp	r3, #2
 800094c:	d103      	bne.n	8000956 <I2C1_EV_IRQHandler+0x22>
		 {
			//As writing bit 0 must be cleared
			I2C1->DR = ((DS1307_DEVICE_ADDR << 1) & ~1);
 800094e:	4b46      	ldr	r3, [pc, #280]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000950:	22d0      	movs	r2, #208	; 0xd0
 8000952:	611a      	str	r2, [r3, #16]
 8000954:	e002      	b.n	800095c <I2C1_EV_IRQHandler+0x28>
		 }
		 else
		 {
			 I2C1->DR = ((DS1307_DEVICE_ADDR << 1)  | 1);
 8000956:	4b44      	ldr	r3, [pc, #272]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000958:	22d1      	movs	r2, #209	; 0xd1
 800095a:	611a      	str	r2, [r3, #16]

	}


	//ADDR flag set
	 if(I2C1->SR1& (1<< 1))
 800095c:	4b42      	ldr	r3, [pc, #264]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 800095e:	695b      	ldr	r3, [r3, #20]
 8000960:	f003 0302 	and.w	r3, r3, #2
 8000964:	2b00      	cmp	r3, #0
 8000966:	d015      	beq.n	8000994 <I2C1_EV_IRQHandler+0x60>
	 {
		 //ADDR flag cleared by reading SR1 then SR2
		//Write first byte of data
		 uint32_t dummyread;
		 dummyread = I2C1->SR1;
 8000968:	4b3f      	ldr	r3, [pc, #252]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 800096a:	695b      	ldr	r3, [r3, #20]
 800096c:	607b      	str	r3, [r7, #4]
		 dummyread = I2C1->SR2;
 800096e:	4b3e      	ldr	r3, [pc, #248]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000970:	699b      	ldr	r3, [r3, #24]
 8000972:	607b      	str	r3, [r7, #4]
		 (void)dummyread;


		 //In case of RX
		 if(I2C_state == I2C_BUSY_IN_RX)
 8000974:	4b3d      	ldr	r3, [pc, #244]	; (8000a6c <I2C1_EV_IRQHandler+0x138>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b01      	cmp	r3, #1
 800097a:	d10b      	bne.n	8000994 <I2C1_EV_IRQHandler+0x60>
		 {
			 //ACKING MUST BE DISABLED HERE IN CASE
			 I2C1->CR1 &= ~(1<< 10);
 800097c:	4b3a      	ldr	r3, [pc, #232]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a39      	ldr	r2, [pc, #228]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000982:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000986:	6013      	str	r3, [r2, #0]
			 //Generate stop condition
			 I2C1->CR1 |= (1<< 9);
 8000988:	4b37      	ldr	r3, [pc, #220]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a36      	ldr	r2, [pc, #216]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 800098e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000992:	6013      	str	r3, [r2, #0]
		 }

	 }

	 //BTF set close communication
	 if(I2C1->SR1& (1<< 2))
 8000994:	4b34      	ldr	r3, [pc, #208]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000996:	695b      	ldr	r3, [r3, #20]
 8000998:	f003 0304 	and.w	r3, r3, #4
 800099c:	2b00      	cmp	r3, #0
 800099e:	d024      	beq.n	80009ea <I2C1_EV_IRQHandler+0xb6>
	 {
		 //TXE should also be set
		 if(I2C1->SR1& (1<< 7))
 80009a0:	4b31      	ldr	r3, [pc, #196]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009a2:	695b      	ldr	r3, [r3, #20]
 80009a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d01e      	beq.n	80009ea <I2C1_EV_IRQHandler+0xb6>
		 {
			 //Len should also equal 0
			 if(len == 0)
 80009ac:	4b30      	ldr	r3, [pc, #192]	; (8000a70 <I2C1_EV_IRQHandler+0x13c>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d11a      	bne.n	80009ea <I2C1_EV_IRQHandler+0xb6>
			 {
				 //Generate the stop conidtion
				 I2C1->CR1 |= (1<< 9);
 80009b4:	4b2c      	ldr	r3, [pc, #176]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a2b      	ldr	r2, [pc, #172]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009be:	6013      	str	r3, [r2, #0]

				 //Disable the interupts
				 //Implement the code to enable ITBUFEN Control Bit
				I2C1->CR2 &= ~( 1 << 10);
 80009c0:	4b29      	ldr	r3, [pc, #164]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009c2:	685b      	ldr	r3, [r3, #4]
 80009c4:	4a28      	ldr	r2, [pc, #160]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80009ca:	6053      	str	r3, [r2, #4]

				//Implement the code to enable ITEVFEN Control Bit
				I2C1->CR2 &= ~( 1 << 9);
 80009cc:	4b26      	ldr	r3, [pc, #152]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	4a25      	ldr	r2, [pc, #148]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009d2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80009d6:	6053      	str	r3, [r2, #4]

				//Implement the code to enable ITERREN Control Bit
				I2C1->CR2 &= ~( 1 << 8);
 80009d8:	4b23      	ldr	r3, [pc, #140]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	4a22      	ldr	r2, [pc, #136]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009de:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80009e2:	6053      	str	r3, [r2, #4]

				I2C_state= I2C_READY;
 80009e4:	4b21      	ldr	r3, [pc, #132]	; (8000a6c <I2C1_EV_IRQHandler+0x138>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	701a      	strb	r2, [r3, #0]
			 }
		 }
	 }

	//TXE set
	if(I2C1->SR1& (1<< 7))
 80009ea:	4b1f      	ldr	r3, [pc, #124]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 80009ec:	695b      	ldr	r3, [r3, #20]
 80009ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d012      	beq.n	8000a1c <I2C1_EV_IRQHandler+0xe8>
	{
		//write data into DR
		if(len > 0)
 80009f6:	4b1e      	ldr	r3, [pc, #120]	; (8000a70 <I2C1_EV_IRQHandler+0x13c>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d00e      	beq.n	8000a1c <I2C1_EV_IRQHandler+0xe8>
		{
			//1. load the data in to DR
			I2C1->DR = *(pBuffer);
 80009fe:	4b1d      	ldr	r3, [pc, #116]	; (8000a74 <I2C1_EV_IRQHandler+0x140>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	781a      	ldrb	r2, [r3, #0]
 8000a04:	4b18      	ldr	r3, [pc, #96]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a06:	611a      	str	r2, [r3, #16]

			//2. decrement the TxLen
			len--;
 8000a08:	4b19      	ldr	r3, [pc, #100]	; (8000a70 <I2C1_EV_IRQHandler+0x13c>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	3b01      	subs	r3, #1
 8000a0e:	4a18      	ldr	r2, [pc, #96]	; (8000a70 <I2C1_EV_IRQHandler+0x13c>)
 8000a10:	6013      	str	r3, [r2, #0]

			//3. Increment the buffer address
			pBuffer++;
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <I2C1_EV_IRQHandler+0x140>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	3301      	adds	r3, #1
 8000a18:	4a16      	ldr	r2, [pc, #88]	; (8000a74 <I2C1_EV_IRQHandler+0x140>)
 8000a1a:	6013      	str	r3, [r2, #0]

		}
	}

	//RXNE set
	if(I2C1->SR1& (1<< 6))
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a1e:	695b      	ldr	r3, [r3, #20]
 8000a20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d019      	beq.n	8000a5c <I2C1_EV_IRQHandler+0x128>
	{
		//End of event

		//Read the data from the data register to clear the RXNE flag
		loadedData = I2C1->DR;
 8000a28:	4b0f      	ldr	r3, [pc, #60]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a2a:	691b      	ldr	r3, [r3, #16]
 8000a2c:	b2da      	uxtb	r2, r3
 8000a2e:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <I2C1_EV_IRQHandler+0x144>)
 8000a30:	701a      	strb	r2, [r3, #0]
		//Implement the code to enable ITBUFEN Control Bit
						I2C1->CR2 &= ~( 1 << 10);
 8000a32:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a34:	685b      	ldr	r3, [r3, #4]
 8000a36:	4a0c      	ldr	r2, [pc, #48]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a3c:	6053      	str	r3, [r2, #4]

						//Implement the code to enable ITEVFEN Control Bit
						I2C1->CR2 &= ~( 1 << 9);
 8000a3e:	4b0a      	ldr	r3, [pc, #40]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	4a09      	ldr	r2, [pc, #36]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a44:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000a48:	6053      	str	r3, [r2, #4]

						//Implement the code to enable ITERREN Control Bit
						I2C1->CR2 &= ~( 1 << 8);
 8000a4a:	4b07      	ldr	r3, [pc, #28]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	4a06      	ldr	r2, [pc, #24]	; (8000a68 <I2C1_EV_IRQHandler+0x134>)
 8000a50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000a54:	6053      	str	r3, [r2, #4]

						I2C_state= I2C_READY;
 8000a56:	4b05      	ldr	r3, [pc, #20]	; (8000a6c <I2C1_EV_IRQHandler+0x138>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	701a      	strb	r2, [r3, #0]


	}


}
 8000a5c:	bf00      	nop
 8000a5e:	370c      	adds	r7, #12
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bc80      	pop	{r7}
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40005400 	.word	0x40005400
 8000a6c:	20000024 	.word	0x20000024
 8000a70:	20000020 	.word	0x20000020
 8000a74:	2000001c 	.word	0x2000001c
 8000a78:	20000025 	.word	0x20000025

08000a7c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
	uint32_t *EXTI_PR =  (uint32_t *)(0x40010414);
 8000a82:	4b0a      	ldr	r3, [pc, #40]	; (8000aac <EXTI0_IRQHandler+0x30>)
 8000a84:	607b      	str	r3, [r7, #4]
	//Set debounce time
	buttonModeLastDebounceTime = TIM1->CNT;
 8000a86:	4b0a      	ldr	r3, [pc, #40]	; (8000ab0 <EXTI0_IRQHandler+0x34>)
 8000a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a8a:	4a0a      	ldr	r2, [pc, #40]	; (8000ab4 <EXTI0_IRQHandler+0x38>)
 8000a8c:	6013      	str	r3, [r2, #0]
	buttonModeProcessed = 0;
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <EXTI0_IRQHandler+0x3c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
	//Clear interupt
	*EXTI_PR |= (1 << 0);
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f043 0201 	orr.w	r2, r3, #1
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	601a      	str	r2, [r3, #0]

}
 8000aa0:	bf00      	nop
 8000aa2:	370c      	adds	r7, #12
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bc80      	pop	{r7}
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	40010414 	.word	0x40010414
 8000ab0:	40012c00 	.word	0x40012c00
 8000ab4:	20000034 	.word	0x20000034
 8000ab8:	20000030 	.word	0x20000030

08000abc <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
	uint32_t *EXTI_PR =  (uint32_t *)(0x40010414);
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <EXTI1_IRQHandler+0x30>)
 8000ac4:	607b      	str	r3, [r7, #4]
	//Set debounce time
	buttonSetLastDebounceTime = TIM2->CNT;
 8000ac6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000acc:	4a08      	ldr	r2, [pc, #32]	; (8000af0 <EXTI1_IRQHandler+0x34>)
 8000ace:	6013      	str	r3, [r2, #0]
	buttonSetProcessed = 0;
 8000ad0:	4b08      	ldr	r3, [pc, #32]	; (8000af4 <EXTI1_IRQHandler+0x38>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	601a      	str	r2, [r3, #0]
	//Clear interupt
	*EXTI_PR |= (1 << 1);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	f043 0202 	orr.w	r2, r3, #2
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	601a      	str	r2, [r3, #0]
}
 8000ae2:	bf00      	nop
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr
 8000aec:	40010414 	.word	0x40010414
 8000af0:	2000003c 	.word	0x2000003c
 8000af4:	20000038 	.word	0x20000038

08000af8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
	//Check if time has been updated within last cycle if so new time should be set
	if((timeSet = 1) && (alarmClockState == ALARM_CLOCK_SET))
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <TIM3_IRQHandler+0x28>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
 8000b02:	4b08      	ldr	r3, [pc, #32]	; (8000b24 <TIM3_IRQHandler+0x2c>)
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	d105      	bne.n	8000b16 <TIM3_IRQHandler+0x1e>
	{
		ds1307_set_current_time(&current_time);
 8000b0a:	4807      	ldr	r0, [pc, #28]	; (8000b28 <TIM3_IRQHandler+0x30>)
 8000b0c:	f7ff fcec 	bl	80004e8 <ds1307_set_current_time>
		timeSet = 0;
 8000b10:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <TIM3_IRQHandler+0x28>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]

	//Handle alarm checking


	//Clear the interupt
	TIM3->SR = 0;
 8000b16:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <TIM3_IRQHandler+0x34>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	611a      	str	r2, [r3, #16]
}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20000027 	.word	0x20000027
 8000b24:	20000026 	.word	0x20000026
 8000b28:	20000028 	.word	0x20000028
 8000b2c:	40000400 	.word	0x40000400

08000b30 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
//		(*NUM_4_SET)();
//
//	}
//	blinked = !blinked;

	TIM4->SR = 0;
 8000b34:	4b03      	ldr	r3, [pc, #12]	; (8000b44 <TIM4_IRQHandler+0x14>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	611a      	str	r2, [r3, #16]
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bc80      	pop	{r7}
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40000800 	.word	0x40000800

08000b48 <Reset_Handler>:
*/

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:  ldr   r0, =_estack
 8000b48:	480d      	ldr	r0, [pc, #52]	; (8000b80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b4a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b4c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b50:	480c      	ldr	r0, [pc, #48]	; (8000b84 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b52:	490d      	ldr	r1, [pc, #52]	; (8000b88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b54:	4a0d      	ldr	r2, [pc, #52]	; (8000b8c <LoopForever+0xe>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b58:	e002      	b.n	8000b60 <LoopCopyDataInit>

08000b5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b5e:	3304      	adds	r3, #4

08000b60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b64:	d3f9      	bcc.n	8000b5a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b66:	4a0a      	ldr	r2, [pc, #40]	; (8000b90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b68:	4c0a      	ldr	r4, [pc, #40]	; (8000b94 <LoopForever+0x16>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b6c:	e001      	b.n	8000b72 <LoopFillZerobss>

08000b6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b70:	3204      	adds	r2, #4

08000b72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b74:	d3fb      	bcc.n	8000b6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b76:	f000 f811 	bl	8000b9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b7a:	f7ff fd47 	bl	800060c <main>

08000b7e <LoopForever>:

LoopForever:
    b LoopForever
 8000b7e:	e7fe      	b.n	8000b7e <LoopForever>
Reset_Handler:  ldr   r0, =_estack
 8000b80:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8000b84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b88:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000b8c:	08000c04 	.word	0x08000c04
  ldr r2, =_sbss
 8000b90:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000b94:	20000040 	.word	0x20000040

08000b98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b98:	e7fe      	b.n	8000b98 <ADC1_2_IRQHandler>
	...

08000b9c <__libc_init_array>:
 8000b9c:	b570      	push	{r4, r5, r6, lr}
 8000b9e:	2600      	movs	r6, #0
 8000ba0:	4d0c      	ldr	r5, [pc, #48]	; (8000bd4 <__libc_init_array+0x38>)
 8000ba2:	4c0d      	ldr	r4, [pc, #52]	; (8000bd8 <__libc_init_array+0x3c>)
 8000ba4:	1b64      	subs	r4, r4, r5
 8000ba6:	10a4      	asrs	r4, r4, #2
 8000ba8:	42a6      	cmp	r6, r4
 8000baa:	d109      	bne.n	8000bc0 <__libc_init_array+0x24>
 8000bac:	f000 f81a 	bl	8000be4 <_init>
 8000bb0:	2600      	movs	r6, #0
 8000bb2:	4d0a      	ldr	r5, [pc, #40]	; (8000bdc <__libc_init_array+0x40>)
 8000bb4:	4c0a      	ldr	r4, [pc, #40]	; (8000be0 <__libc_init_array+0x44>)
 8000bb6:	1b64      	subs	r4, r4, r5
 8000bb8:	10a4      	asrs	r4, r4, #2
 8000bba:	42a6      	cmp	r6, r4
 8000bbc:	d105      	bne.n	8000bca <__libc_init_array+0x2e>
 8000bbe:	bd70      	pop	{r4, r5, r6, pc}
 8000bc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bc4:	4798      	blx	r3
 8000bc6:	3601      	adds	r6, #1
 8000bc8:	e7ee      	b.n	8000ba8 <__libc_init_array+0xc>
 8000bca:	f855 3b04 	ldr.w	r3, [r5], #4
 8000bce:	4798      	blx	r3
 8000bd0:	3601      	adds	r6, #1
 8000bd2:	e7f2      	b.n	8000bba <__libc_init_array+0x1e>
 8000bd4:	08000bfc 	.word	0x08000bfc
 8000bd8:	08000bfc 	.word	0x08000bfc
 8000bdc:	08000bfc 	.word	0x08000bfc
 8000be0:	08000c00 	.word	0x08000c00

08000be4 <_init>:
 8000be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000be6:	bf00      	nop
 8000be8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bea:	bc08      	pop	{r3}
 8000bec:	469e      	mov	lr, r3
 8000bee:	4770      	bx	lr

08000bf0 <_fini>:
 8000bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bf2:	bf00      	nop
 8000bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000bf6:	bc08      	pop	{r3}
 8000bf8:	469e      	mov	lr, r3
 8000bfa:	4770      	bx	lr
