<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="40" Path="Y:/fpga/vivado_examples/ecc_p256_pmul/v3/v3.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="ede70878c2ad4cd98ee0b13dc6c0cb2a"/>
    <Option Name="Part" Val="xc7a35tftg256-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx"/>
    <Option Name="DSANumComputeUnits" Val="60"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="3"/>
    <Option Name="WTModelSimExportSim" Val="3"/>
    <Option Name="WTQuestaExportSim" Val="3"/>
    <Option Name="WTIesExportSim" Val="3"/>
    <Option Name="WTVcsExportSim" Val="3"/>
    <Option Name="WTRivieraExportSim" Val="3"/>
    <Option Name="WTActivehdlExportSim" Val="3"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder32_generic.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder32_wrapper.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/adder47_generic.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/adder47_wrapper.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/util/bram_1rw_1ro_readfirst.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_delta.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_x.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_h_y.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_one.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_q.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_zero.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/common/cdc_pulse.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../common/cdc_pulse.v"/>
          <Attr Name="ImportTime" Val="1606770344"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/common/clocks.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../common/clocks.v"/>
          <Attr Name="ImportTime" Val="1614720790"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_dbl_add_256.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/curve_mul_256.v"/>
          <Attr Name="ImportTime" Val="1615173996"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_reg_pmul.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../hdl/cw305_reg_pmul.v"/>
          <Attr Name="ImportTime" Val="1615132747"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/common/cw305_usb_reg_fe.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../common/cw305_usb_reg_fe.v"/>
          <Attr Name="ImportTime" Val="1606770344"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/mac16_generic.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/mac16_wrapper.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_copy.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_init.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_compare.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_precalc.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_invert_update.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_precalc.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/helper/modinv_helper_reduce_update.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_adder.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor/modular_invertor.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_multiplier_256.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_reductor_256.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_subtractor.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_comparator.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/multiword/mw_mover.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/generic/subtractor32_generic.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel/subtractor32_wrapper.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_add_rom.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_conv_rom.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_dbl_rom.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/uop/uop_init_rom.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/vivado_examples/ecc_p256_pmul/hdl/cw305_ecc_p256_pmul_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../hdl/cw305_ecc_p256_pmul_top.v"/>
          <Attr Name="ImportTime" Val="1615132644"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_x.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_x.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/fpga/cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_y.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve/rom/brom_p256_g_y.v"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="cw305_ecc_p256_pmul_top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../common"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/curve"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/lowlevel"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../cryptosrc/cryptech/ecdsa256-v1/rtl/modular/modular_invertor"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../hdl"/>
        <Define Name="ILA_REG"/>
        <Define Name="ILA_CRYPTO"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/ecc_p256_pmul/cw305_main.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../cw305_main.xdc"/>
          <Attr Name="ImportTime" Val="1606770345"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="cw305_ecc_p256_pmul_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_0">
      <File Path="$PSRCDIR/ila_0/ip/ila_0/ila_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="X:/fpga/vivado_examples/aes128_verilog/aes128_verilog.srcs/sources_1/ip/ila_0/ila_0.xci"/>
          <Attr Name="ImportTime" Val="1602015689"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_0"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../aes128_verilog/aes128_verilog.srcs/sources_1/new"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../common"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../../../../../software/chipwhisperer/capture/targets/defines"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="ILA_REG"/>
      </Config>
    </FileSet>
    <FileSet Name="ila_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ila_1">
      <File Path="$PSRCDIR/ila_1/ip/ila_1/ila_1.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="X:/fpga/vivado_examples/aes128_verilog/aes128_verilog.srcs/sources_1/ip/ila_1/ila_1.xci"/>
          <Attr Name="ImportTime" Val="1602018463"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="ila_1"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../aes128_verilog/aes128_verilog.srcs/sources_1/new"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../common"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../../../../../software/chipwhisperer/capture/targets/defines"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="ILA_REG"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_35t" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tftg256-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="synth_100t" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tftg256-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_100t" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_0_synth_1" Type="Ft3:Synth" SrcSet="ila_0" Part="xc7a35tftg256-2" ConstrsSet="ila_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ila_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_1_synth_1" Type="Ft3:Synth" SrcSet="ila_1" Part="xc7a35tftg256-2" ConstrsSet="ila_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/ila_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_35t" Type="Ft2:EntireDesign" Part="xc7a35tftg256-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="synth_35t" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_100t" Type="Ft2:EntireDesign" Part="xc7a100tftg256-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_100t" SynthRun="synth_100t" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2017"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tftg256-2" ConstrsSet="ila_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="ila_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="ila_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tftg256-2" ConstrsSet="ila_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="ila_1_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
  <Board/>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_35t#impl_35t_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_35t#impl_35t_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_35t#impl_35t_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_35t#impl_35t_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_35t#synth_35t_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_35t#impl_35t_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
  <BootPmcSettings Version="1" Minor="0">
    <Parameters>
      <Parameter Name="PMC_CDO.ATTRS.LOADADDR" Value="" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FB_CLK" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_BUS_WIDTH" Value="x1" Type="string"/>
      <Parameter Name="BOOT.PMC.QSPI_DATA_MODE" Value="Single" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD0_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_FREQ" Value="200" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_SLOT_TYPE" Value="SD 2.0" Type="string"/>
      <Parameter Name="BOOT.PMC.SD1_DATA_TRANSFER_MODE" Value="4Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.OSPI_FREQ" Value="300" Type="string"/>
      <Parameter Name="BOOT.USB_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_ENABLE" Value="0" Type="string"/>
      <Parameter Name="BOOT.PMC.SMAP_DATA_WIDTH" Value="32 Bit" Type="string"/>
      <Parameter Name="BOOT.PMC.OSC_FREQ" Value="33.333" Type="string"/>
      <Parameter Name="BOOT.SECONDARY.PCIE_ENABLE" Value="0" Type="string"/>
    </Parameters>
  </BootPmcSettings>
</Project>
