#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7fb1cbb11a50 .scope module, "TESTBENCH" "TESTBENCH" 2 36;
 .timescale 0 0;
P_0x7fb1cbb10d40 .param/l "N" 0 2 37, +C4<00000000000000000000000000000100>;
v0x7fb1cbb24c80_0 .var "clock", 0 0;
v0x7fb1cbb24d10_0 .net "counterOut", 3 0, L_0x7fb1cbb252f0;  1 drivers
v0x7fb1cbb24da0_0 .var "reset", 0 0;
S_0x7fb1cbb05840 .scope module, "COUNTER" "RIPPLE_CARRY_COUNTER_TFF" 2 41, 2 24 0, S_0x7fb1cbb11a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "counterOut";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
P_0x7fb1cbb119d0 .param/l "N" 0 2 26, +C4<00000000000000000000000000000100>;
v0x7fb1cbb24940_0 .net "clock", 0 0, v0x7fb1cbb24c80_0;  1 drivers
v0x7fb1cbb24a20_0 .net "counterOut", 3 0, L_0x7fb1cbb252f0;  alias, 1 drivers
v0x7fb1cbb24ab0_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  1 drivers
L_0x7fb1cbb24f90 .part L_0x7fb1cbb252f0, 0, 1;
L_0x7fb1cbb25160 .part L_0x7fb1cbb252f0, 1, 1;
L_0x7fb1cbb252f0 .concat8 [ 1 1 1 1], v0x7fb1cbb22790_0, v0x7fb1cbb230f0_0, v0x7fb1cbb23ae0_0, v0x7fb1cbb244e0_0;
L_0x7fb1cbb25440 .part L_0x7fb1cbb252f0, 2, 1;
S_0x7fb1cbb059b0 .scope module, "TFF0" "T_FLIP_FLOP" 2 30, 2 16 0, S_0x7fb1cbb05840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
L_0x7fb1cbb24e30 .functor NOT 1, v0x7fb1cbb22790_0, C4<0>, C4<0>, C4<0>;
v0x7fb1cbb22960_0 .net "Q", 0 0, v0x7fb1cbb22790_0;  1 drivers
v0x7fb1cbb22a00_0 .net "clock", 0 0, v0x7fb1cbb24c80_0;  alias, 1 drivers
v0x7fb1cbb22ab0_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  alias, 1 drivers
S_0x7fb1cbb07fd0 .scope module, "DFF0" "D_FLIP_FLOP" 2 20, 2 4 0, S_0x7fb1cbb059b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Q";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
v0x7fb1cbb10ba0_0 .net "D", 0 0, L_0x7fb1cbb24e30;  1 drivers
v0x7fb1cbb22790_0 .var "Q", 0 0;
v0x7fb1cbb22830_0 .net "clock", 0 0, v0x7fb1cbb24c80_0;  alias, 1 drivers
v0x7fb1cbb228c0_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  alias, 1 drivers
E_0x7fb1cbb11960/0 .event negedge, v0x7fb1cbb22830_0;
E_0x7fb1cbb11960/1 .event posedge, v0x7fb1cbb228c0_0;
E_0x7fb1cbb11960 .event/or E_0x7fb1cbb11960/0, E_0x7fb1cbb11960/1;
S_0x7fb1cbb22ba0 .scope module, "TFF1" "T_FLIP_FLOP" 2 31, 2 16 0, S_0x7fb1cbb05840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
L_0x7fb1cbb24ee0 .functor NOT 1, v0x7fb1cbb230f0_0, C4<0>, C4<0>, C4<0>;
v0x7fb1cbb23350_0 .net "Q", 0 0, v0x7fb1cbb230f0_0;  1 drivers
v0x7fb1cbb233f0_0 .net "clock", 0 0, L_0x7fb1cbb24f90;  1 drivers
v0x7fb1cbb234a0_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  alias, 1 drivers
S_0x7fb1cbb22db0 .scope module, "DFF0" "D_FLIP_FLOP" 2 20, 2 4 0, S_0x7fb1cbb22ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Q";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
v0x7fb1cbb23040_0 .net "D", 0 0, L_0x7fb1cbb24ee0;  1 drivers
v0x7fb1cbb230f0_0 .var "Q", 0 0;
v0x7fb1cbb23190_0 .net "clock", 0 0, L_0x7fb1cbb24f90;  alias, 1 drivers
v0x7fb1cbb23240_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  alias, 1 drivers
E_0x7fb1cbb22ff0/0 .event negedge, v0x7fb1cbb23190_0;
E_0x7fb1cbb22ff0/1 .event posedge, v0x7fb1cbb228c0_0;
E_0x7fb1cbb22ff0 .event/or E_0x7fb1cbb22ff0/0, E_0x7fb1cbb22ff0/1;
S_0x7fb1cbb23570 .scope module, "TFF2" "T_FLIP_FLOP" 2 32, 2 16 0, S_0x7fb1cbb05840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
L_0x7fb1cbb250b0 .functor NOT 1, v0x7fb1cbb23ae0_0, C4<0>, C4<0>, C4<0>;
v0x7fb1cbb23da0_0 .net "Q", 0 0, v0x7fb1cbb23ae0_0;  1 drivers
v0x7fb1cbb23e30_0 .net "clock", 0 0, L_0x7fb1cbb25160;  1 drivers
v0x7fb1cbb23ec0_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  alias, 1 drivers
S_0x7fb1cbb237a0 .scope module, "DFF0" "D_FLIP_FLOP" 2 20, 2 4 0, S_0x7fb1cbb23570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Q";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
v0x7fb1cbb23a30_0 .net "D", 0 0, L_0x7fb1cbb250b0;  1 drivers
v0x7fb1cbb23ae0_0 .var "Q", 0 0;
v0x7fb1cbb23b80_0 .net "clock", 0 0, L_0x7fb1cbb25160;  alias, 1 drivers
v0x7fb1cbb23c30_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  alias, 1 drivers
E_0x7fb1cbb239e0/0 .event negedge, v0x7fb1cbb23b80_0;
E_0x7fb1cbb239e0/1 .event posedge, v0x7fb1cbb228c0_0;
E_0x7fb1cbb239e0 .event/or E_0x7fb1cbb239e0/0, E_0x7fb1cbb239e0/1;
S_0x7fb1cbb23f90 .scope module, "TFF3" "T_FLIP_FLOP" 2 33, 2 16 0, S_0x7fb1cbb05840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
L_0x7fb1cbb25240 .functor NOT 1, v0x7fb1cbb244e0_0, C4<0>, C4<0>, C4<0>;
v0x7fb1cbb24720_0 .net "Q", 0 0, v0x7fb1cbb244e0_0;  1 drivers
v0x7fb1cbb247c0_0 .net "clock", 0 0, L_0x7fb1cbb25440;  1 drivers
v0x7fb1cbb24870_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  alias, 1 drivers
S_0x7fb1cbb241a0 .scope module, "DFF0" "D_FLIP_FLOP" 2 20, 2 4 0, S_0x7fb1cbb23f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Q";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
v0x7fb1cbb24430_0 .net "D", 0 0, L_0x7fb1cbb25240;  1 drivers
v0x7fb1cbb244e0_0 .var "Q", 0 0;
v0x7fb1cbb24580_0 .net "clock", 0 0, L_0x7fb1cbb25440;  alias, 1 drivers
v0x7fb1cbb24630_0 .net "reset", 0 0, v0x7fb1cbb24da0_0;  alias, 1 drivers
E_0x7fb1cbb243e0/0 .event negedge, v0x7fb1cbb24580_0;
E_0x7fb1cbb243e0/1 .event posedge, v0x7fb1cbb228c0_0;
E_0x7fb1cbb243e0 .event/or E_0x7fb1cbb243e0/0, E_0x7fb1cbb243e0/1;
    .scope S_0x7fb1cbb07fd0;
T_0 ;
    %wait E_0x7fb1cbb11960;
    %load/vec4 v0x7fb1cbb228c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1cbb22790_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb1cbb10ba0_0;
    %assign/vec4 v0x7fb1cbb22790_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb1cbb22db0;
T_1 ;
    %wait E_0x7fb1cbb22ff0;
    %load/vec4 v0x7fb1cbb23240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1cbb230f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb1cbb23040_0;
    %assign/vec4 v0x7fb1cbb230f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb1cbb237a0;
T_2 ;
    %wait E_0x7fb1cbb239e0;
    %load/vec4 v0x7fb1cbb23c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1cbb23ae0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fb1cbb23a30_0;
    %assign/vec4 v0x7fb1cbb23ae0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb1cbb241a0;
T_3 ;
    %wait E_0x7fb1cbb243e0;
    %load/vec4 v0x7fb1cbb24630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb1cbb244e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb1cbb24430_0;
    %assign/vec4 v0x7fb1cbb244e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb1cbb11a50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1cbb24c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb1cbb24da0_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb1cbb24da0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fb1cbb11a50;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7fb1cbb24c80_0;
    %inv;
    %store/vec4 v0x7fb1cbb24c80_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb1cbb11a50;
T_6 ;
    %vpi_call 2 54 "$monitor", $time, " COUNTER OUT = %b RESET = %b\012", v0x7fb1cbb24d10_0, v0x7fb1cbb24da0_0 {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RIPPLE_CARRY_COUNTER.v";
