Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Thu Oct 12 22:04:24 2023
| Host              : MSI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -input_pins -routable_nets -name timing_2 -file C:/Users/User/Desktop/SoC_class/lab3/0810864_lab3/timing_report.txt
| Design            : fir
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           3           
XDCH-2    Warning   Same min and max delay values on IO port  330         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.046        0.000                      0                  997        6.725        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.046        0.000                      0                  716        6.725        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------  
**async_default**  axis_clk           axis_clk                 2.553        0.000                      0                  281  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 accumulated_result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            sm_tdata[5]
                            (output port clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             axis_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.086ns (26.346%)  route 3.036ns (73.654%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           7.000ns
  Clock Path Skew:        -2.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 14.000 - 14.000 ) 
    Source Clock Delay      (SCD):    2.797ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.814ns (routing 0.328ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
    E13                                               0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
    E13                                                               r  axis_clk_IBUF_inst/INBUF_INST/PAD
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.631     0.631 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.631    axis_clk_IBUF_inst/OUT
    E13                                                               r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.631 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.954    axis_clk_IBUF
    BUFGCE_X0Y72                                                      r  axis_clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.982 r  axis_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=281, routed)         1.814     2.797    axis_clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X123Y303       FDCE                                         r  accumulated_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y303       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.876 r  accumulated_result_reg[5]/Q
                         net (fo=2, routed)           3.036     5.912    sm_tdata_OBUF[5]
    SLR Crossing[1->0]   
    C14                                                               r  sm_tdata_OBUF[5]_inst/I
    C14                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      1.007     6.919 r  sm_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.919    sm_tdata[5]
    C14                                                               r  sm_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
                         clock pessimism              0.000    14.000    
                         clock uncertainty           -0.035    13.965    
                         output delay                -7.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         14.000      12.710     BUFGCE_X0Y72    axis_clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C    n/a            0.275         7.000       6.725      SLICE_X123Y303  accumulated_result_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         7.000       6.725      SLICE_X123Y303  accumulated_result_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.553ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 axis_rst_n
                            (input port clocked by axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            current_data_reg[24]/CLR
                            (recovery check against rising-edge clock axis_clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (axis_clk rise@14.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 0.637ns (10.150%)  route 5.640ns (89.850%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        2.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 16.272 - 14.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.341ns  (DCD * PF)
    Destination Clock Delay (DCD):    2.272ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Destination): 1.582ns (routing 0.299ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    A13                                               0.000     7.000 r  axis_rst_n (IN)
                         net (fo=0)                   0.000     7.000    axis_rst_n_IBUF_inst/I
    A13                                                               r  axis_rst_n_IBUF_inst/INBUF_INST/PAD
    A13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.637     7.637 r  axis_rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.637    axis_rst_n_IBUF_inst/OUT
    A13                                                               r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/I
    A13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.637 r  axis_rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=281, routed)         5.640    13.277    axis_rst_n_IBUF
    SLR Crossing[0->1]   
    SLICE_X117Y320       FDCE                                         f  current_data_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.000    14.000 r  
    E13                                               0.000    14.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.000    axis_clk_IBUF_inst/I
    E13                                                               r  axis_clk_IBUF_inst/INBUF_INST/PAD
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.380    14.380 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    14.380    axis_clk_IBUF_inst/OUT
    E13                                                               r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    14.380 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    14.666    axis_clk_IBUF
    BUFGCE_X0Y72                                                      r  axis_clk_IBUF_BUFG_inst/I
    BUFGCE_X0Y72         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.690 r  axis_clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=281, routed)         1.582    16.272    axis_clk_IBUF_BUFG
    SLR Crossing[0->1]   
    SLICE_X117Y320       FDCE                                         r  current_data_reg[24]/C
                         clock pessimism              0.000    16.272    
                         inter-SLR compensation      -0.341    15.931    
                         clock uncertainty           -0.035    15.896    
    SLICE_X117Y320       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    15.830    current_data_reg[24]
  -------------------------------------------------------------------
                         required time                         15.830    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                  2.553    





