

================================================================
== Vivado HLS Report for 'udpTxEngine'
================================================================
* Date:           Thu Aug  5 18:58:19 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 2.059 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        2|        2| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ute_state_load = load i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:304]   --->   Operation 4 'load' 'ute_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.65ns)   --->   "switch i3 %ute_state_load, label %udpTxEngine.exit [
    i3 0, label %0
    i3 1, label %3
    i3 2, label %4
    i3 3, label %6
    i3 -4, label %7
  ]" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:304]   --->   Operation 5 'switch' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:396]   --->   Operation 6 'nbreadreq' 'tmp_3' <Predicate = (ute_state_load == 4)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 7 [1/1] (1.15ns)   --->   "%tmp_363 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:397]   --->   Operation 7 'read' 'tmp_363' <Predicate = (ute_state_load == 4 & tmp_3)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_363, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:397]   --->   Operation 8 'bitselect' 'tmp_8' <Predicate = (ute_state_load == 4 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %9, label %._crit_edge968.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:398]   --->   Operation 9 'br' <Predicate = (ute_state_load == 4 & tmp_3)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "store i3 0, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:399]   --->   Operation 10 'store' <Predicate = (ute_state_load == 4 & tmp_3 & tmp_8)> <Delay = 0.63>
ST_1 : Operation 11 [1/1] (0.63ns)   --->   "store i3 0, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:393]   --->   Operation 11 'store' <Predicate = (ute_state_load == 3)> <Delay = 0.63>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:362]   --->   Operation 12 'nbreadreq' 'tmp_2' <Predicate = (ute_state_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 13 [1/1] (1.15ns)   --->   "%tmp_229 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:363]   --->   Operation 13 'read' 'tmp_229' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_229, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:363]   --->   Operation 14 'bitselect' 'tmp_7' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln647_9 = trunc i577 %tmp_229 to i288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:368]   --->   Operation 15 'trunc' 'trunc_ln647_9' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_12_i = call i36 @_ssdm_op_PartSelect.i36.i577.i32.i32(i577 %tmp_229, i32 512, i32 547)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:369]   --->   Operation 16 'partselect' 'p_Result_12_i' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_14_i = call i224 @_ssdm_op_PartSelect.i224.i577.i32.i32(i577 %tmp_229, i32 288, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:372]   --->   Operation 17 'partselect' 'p_Result_14_i' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_16_i = call i28 @_ssdm_op_PartSelect.i28.i577.i32.i32(i577 %tmp_229, i32 548, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:373]   --->   Operation 18 'partselect' 'p_Result_16_i' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br i1 %tmp_7, label %._crit_edge966.i, label %._crit_edge965.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:376]   --->   Operation 19 'br' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.60>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_229, i32 548)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:377]   --->   Operation 20 'bitselect' 'tmp_10' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.12ns)   --->   "%p_Result_9 = xor i1 %tmp_10, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:377]   --->   Operation 21 'xor' 'p_Result_9' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln377 = select i1 %tmp_10, i3 3, i3 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:377]   --->   Operation 22 'select' 'select_ln377' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.63ns)   --->   "store i3 %select_ln377, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:378]   --->   Operation 23 'store' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.63>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "br label %._crit_edge965.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:383]   --->   Operation 24 'br' <Predicate = (ute_state_load == 2 & tmp_2 & tmp_7)> <Delay = 0.60>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* @agmdDataOut_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:316]   --->   Operation 25 'nbreadreq' 'tmp_1' <Predicate = (ute_state_load == 1)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 26 [1/1] (1.15ns)   --->   "%tmp_117 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* @agmdDataOut_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317]   --->   Operation 26 'read' 'tmp_117' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_117, i32 576)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317]   --->   Operation 27 'bitselect' 'tmp_5' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln647_6 = trunc i577 %tmp_117 to i288" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:338]   --->   Operation 28 'trunc' 'trunc_ln647_6' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_2_i = call i36 @_ssdm_op_PartSelect.i36.i577.i32.i32(i577 %tmp_117, i32 512, i32 547)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:339]   --->   Operation 29 'partselect' 'p_Result_2_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i224 @_ssdm_op_PartSelect.i224.i577.i32.i32(i577 %tmp_117, i32 288, i32 511)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341]   --->   Operation 30 'partselect' 'p_Result_4_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i28 @_ssdm_op_PartSelect.i28.i577.i32.i32(i577 %tmp_117, i32 548, i32 575)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:342]   --->   Operation 31 'partselect' 'p_Result_6_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i577.i32(i577 %tmp_117, i32 548)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:347]   --->   Operation 32 'bitselect' 'tmp_6' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%p_Result_5 = xor i1 %tmp_6, true" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:347]   --->   Operation 33 'xor' 'p_Result_5' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln321)   --->   "%select_ln347 = select i1 %tmp_6, i2 -1, i2 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:347]   --->   Operation 34 'select' 'select_ln347' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.12ns) (out node of the LUT)   --->   "%tmp_last_V = and i1 %tmp_5, %p_Result_5" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317]   --->   Operation 35 'and' 'tmp_last_V' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln321 = select i1 %tmp_5, i2 %select_ln347, i2 -2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/TOE/common_utilities/../toe.hpp:155->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:317]   --->   Operation 36 'select' 'select_ln321' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln355 = zext i2 %select_ln321 to i3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:355]   --->   Operation 37 'zext' 'zext_ln355' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.63ns)   --->   "store i3 %zext_ln355, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:355]   --->   Operation 38 'store' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.63>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i97P(i97* @txthMetaData_V, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:306]   --->   Operation 39 'nbreadreq' 'tmp' <Predicate = (ute_state_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge959.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:306]   --->   Operation 40 'br' <Predicate = (ute_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @agmdpayloadLenOut_V_s, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:306]   --->   Operation 41 'nbreadreq' 'tmp_4' <Predicate = (ute_state_load == 0 & tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %2, label %._crit_edge959.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:306]   --->   Operation 42 'br' <Predicate = (ute_state_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.15ns)   --->   "%tmp42 = call i97 @_ssdm_op_Read.ap_fifo.volatile.i97P(i97* @txthMetaData_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 43 'read' 'tmp42' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i97 %tmp42 to i32" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 44 'trunc' 'trunc_ln321' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %trunc_ln321, i32* @currMetaData_theirIP, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 45 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_myIP_V_load_new_s = call i32 @_ssdm_op_PartSelect.i32.i97.i32.i32(i97 %tmp42, i32 32, i32 63)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 46 'partselect' 'tmp_myIP_V_load_new_s' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %tmp_myIP_V_load_new_s, i32* @currMetaData_myIP_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 47 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_theirPort_V_load = call i16 @_ssdm_op_PartSelect.i16.i97.i32.i32(i97 %tmp42, i32 64, i32 79)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 48 'partselect' 'tmp_theirPort_V_load' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %tmp_theirPort_V_load, i16* @currMetaData_theirPo, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 49 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_myPort_V_load_ne = call i16 @_ssdm_op_PartSelect.i16.i97.i32.i32(i97 %tmp42, i32 80, i32 95)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 50 'partselect' 'tmp_myPort_V_load_ne' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %tmp_myPort_V_load_ne, i16* @currMetaData_myPort_s, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 51 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i97.i32(i97 %tmp42, i32 96)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:80->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:307]   --->   Operation 52 'bitselect' 'tmp_9' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.15ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @agmdpayloadLenOut_V_s)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:308]   --->   Operation 53 'read' 'tmp_V' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln214 = add i16 28, %tmp_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:310]   --->   Operation 54 'add' 'add_ln214' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "store i16 %add_ln214, i16* @ip_len_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:310]   --->   Operation 55 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln214_1 = add i16 8, %tmp_V" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:311]   --->   Operation 56 'add' 'add_ln214_1' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i16 %add_ln214_1, i16* @udp_len_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:311]   --->   Operation 57 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.27ns)   --->   "%select_ln312 = select i1 %tmp_9, i3 1, i3 -4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:312]   --->   Operation 58 'select' 'select_ln312' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.63ns)   --->   "store i3 %select_ln312, i3* @ute_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:312]   --->   Operation 59 'store' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.63>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @prevWord_data_V_1, align 16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341]   --->   Operation 60 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @prevWord_keep_V, align 8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:342]   --->   Operation 61 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %8, label %._crit_edge967.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:396]   --->   Operation 62 'br' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i512 %p_Val2_s to i224" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:389]   --->   Operation 63 'trunc' 'trunc_ln414' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_13 = zext i224 %trunc_ln414 to i512" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:389]   --->   Operation 64 'zext' 'p_Result_13' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln414_1 = trunc i64 %p_Val2_1 to i28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:390]   --->   Operation 65 'trunc' 'trunc_ln414_1' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_14 = zext i28 %trunc_ln414_1 to i64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:390]   --->   Operation 66 'zext' 'p_Result_14' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_13, i64 %p_Result_14, i1 true)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:392]   --->   Operation 67 'write' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %5, label %._crit_edge964.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:362]   --->   Operation 68 'br' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln647_7 = trunc i512 %p_Val2_s to i224" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:366]   --->   Operation 69 'trunc' 'trunc_ln647_7' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln647_8 = trunc i64 %p_Val2_1 to i28" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:367]   --->   Operation 70 'trunc' 'trunc_ln647_8' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_11 = call i512 @_ssdm_op_BitConcatenate.i512.i288.i224(i288 %trunc_ln647_9, i224 %trunc_ln647_7)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:368]   --->   Operation 71 'bitconcatenate' 'p_Result_11' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_12 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %p_Result_12_i, i28 %trunc_ln647_8)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:369]   --->   Operation 72 'bitconcatenate' 'p_Result_12' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_7 = call i512 @llvm.part.set.i512.i224(i512 %p_Val2_s, i224 %p_Result_14_i, i32 0, i32 223)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:372]   --->   Operation 73 'partset' 'p_Result_7' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.60ns)   --->   "store i512 %p_Result_7, i512* @prevWord_data_V_1, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:372]   --->   Operation 74 'store' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.60>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @llvm.part.set.i64.i28(i64 %p_Val2_1, i28 %p_Result_16_i, i32 0, i32 27)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:373]   --->   Operation 75 'partset' 'p_Result_8' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.60ns)   --->   "store i64 %p_Result_8, i64* @prevWord_keep_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:373]   --->   Operation 76 'store' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.60>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 [ %p_Result_9, %._crit_edge966.i ], [ false, %5 ]"   --->   Operation 77 'phi' 'tmp_last_V_1' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i1 %tmp_last_V_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:384]   --->   Operation 78 'write' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %_ifconv, label %._crit_edge961.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:316]   --->   Operation 79 'br' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i16* @ip_len_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:321]   --->   Operation 80 'load' 'p_Val2_2' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_239_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_2, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:321]   --->   Operation 81 'partselect' 'p_Result_239_i_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i16 %p_Val2_2 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:321]   --->   Operation 82 'trunc' 'trunc_ln647' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i32* @currMetaData_myIP_V, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 83 'load' 'p_Val2_3' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_237_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 24, i32 31)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 84 'partselect' 'p_Result_237_i_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_237_1_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 16, i32 23)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 85 'partselect' 'p_Result_237_1_i_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_237_2_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 86 'partselect' 'p_Result_237_2_i_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i32 %p_Val2_3 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:328]   --->   Operation 87 'trunc' 'trunc_ln647_1' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i32* @currMetaData_theirIP, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 88 'load' 'p_Val2_4' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_237_i108_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 24, i32 31)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 89 'partselect' 'p_Result_237_i108_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_237_1_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 16, i32 23)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 90 'partselect' 'p_Result_237_1_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_237_2_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 91 'partselect' 'p_Result_237_2_i' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i32 %p_Val2_4 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:329]   --->   Operation 92 'trunc' 'trunc_ln647_2' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i16* @currMetaData_myPort_s, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:331]   --->   Operation 93 'load' 'p_Val2_5' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_239_i113_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_5, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:331]   --->   Operation 94 'partselect' 'p_Result_239_i113_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i16 %p_Val2_5 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:331]   --->   Operation 95 'trunc' 'trunc_ln647_3' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Val2_6 = load i16* @currMetaData_theirPo, align 4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:332]   --->   Operation 96 'load' 'p_Val2_6' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_239_i116_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_6, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:332]   --->   Operation 97 'partselect' 'p_Result_239_i116_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln647_4 = trunc i16 %p_Val2_6 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:332]   --->   Operation 98 'trunc' 'trunc_ln647_4' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_7 = load i16* @udp_len_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:333]   --->   Operation 99 'load' 'p_Val2_7' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_239_i119_s = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_7, i32 8, i32 15)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:333]   --->   Operation 100 'partselect' 'p_Result_239_i119_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln647_5 = trunc i16 %p_Val2_7 to i8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.hpp:110->/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:333]   --->   Operation 101 'trunc' 'trunc_ln647_5' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_BitConcatenate.i512.i288.i16.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i64.i8.i8.i16(i288 %trunc_ln647_6, i16 0, i8 %trunc_ln647_5, i8 %p_Result_239_i119_s, i8 %trunc_ln647_4, i8 %p_Result_239_i116_s, i8 %trunc_ln647_3, i8 %p_Result_239_i113_s, i8 %trunc_ln647_2, i8 %p_Result_237_2_i, i8 %p_Result_237_1_i, i8 %p_Result_237_i108_s, i8 %trunc_ln647_1, i8 %p_Result_237_2_i_i, i8 %p_Result_237_1_i_i, i8 %p_Result_237_i_i, i64 18966575579136, i8 %trunc_ln647, i8 %p_Result_239_i_i, i16 69)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:338]   --->   Operation 102 'bitconcatenate' 'p_Result_s' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_10 = call i64 @_ssdm_op_BitConcatenate.i64.i36.i28(i36 %p_Result_2_i, i28 -1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:339]   --->   Operation 103 'bitconcatenate' 'p_Result_10' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_3 = call i512 @llvm.part.set.i512.i224(i512 %p_Val2_s, i224 %p_Result_4_i, i32 0, i32 223)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341]   --->   Operation 104 'partset' 'p_Result_3' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.60ns)   --->   "store i512 %p_Result_3, i512* @prevWord_data_V_1, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341]   --->   Operation 105 'store' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.60>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_4 = call i64 @llvm.part.set.i64.i28(i64 %p_Val2_1, i28 %p_Result_6_i, i32 0, i32 27)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:342]   --->   Operation 106 'partset' 'p_Result_4' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.60ns)   --->   "store i64 %p_Result_4, i64* @prevWord_keep_V, align 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:342]   --->   Operation 107 'store' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.60>
ST_2 : Operation 108 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_s, i64 %p_Result_10, i1 %tmp_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:358]   --->   Operation 108 'write' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @agmdDataOut_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @agmdpayloadLenOut_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 110 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i97* @txthMetaData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, [5 x i8]* @p_str2224, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 0, i32 0, i32 0, i32 0, [13 x i8]* @p_str25, [1 x i8]* @p_str22) nounwind"   --->   Operation 112 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:290]   --->   Operation 113 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br label %._crit_edge968.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:399]   --->   Operation 114 'br' <Predicate = (ute_state_load == 4 & tmp_3 & tmp_8)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge967.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:400]   --->   Operation 115 'br' <Predicate = (ute_state_load == 4 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:401]   --->   Operation 116 'br' <Predicate = (ute_state_load == 4)> <Delay = 0.00>
ST_3 : Operation 117 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_13, i64 %p_Result_14, i1 true)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:392]   --->   Operation 117 'write' <Predicate = (ute_state_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:394]   --->   Operation 118 'br' <Predicate = (ute_state_load == 3)> <Delay = 0.00>
ST_3 : Operation 119 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_11, i64 %p_Result_12, i1 %tmp_last_V_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:384]   --->   Operation 119 'write' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br label %._crit_edge964.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:385]   --->   Operation 120 'br' <Predicate = (ute_state_load == 2 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:386]   --->   Operation 121 'br' <Predicate = (ute_state_load == 2)> <Delay = 0.00>
ST_3 : Operation 122 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i64P.i1P(i512* %DataOut_V_data_V, i64* %DataOut_V_keep_V, i1* %DataOut_V_last_V, i512 %p_Result_s, i64 %p_Result_10, i1 %tmp_last_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:358]   --->   Operation 122 'write' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge961.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:359]   --->   Operation 123 'br' <Predicate = (ute_state_load == 1 & tmp_1)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:360]   --->   Operation 124 'br' <Predicate = (ute_state_load == 1)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge959.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:313]   --->   Operation 125 'br' <Predicate = (ute_state_load == 0 & tmp & tmp_4)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "br label %udpTxEngine.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:314]   --->   Operation 126 'br' <Predicate = (ute_state_load == 0)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.2ns.

 <State 1>: 2.06ns
The critical path consists of the following:
	fifo read on port 'agmdDataOut_V' (/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:363) [58]  (1.15 ns)
	'select' operation ('select_ln377', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:377) [76]  (0.278 ns)
	'store' operation ('store_ln378', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:378) of variable 'select_ln377', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:377 on static variable 'ute_state' [77]  (0.631 ns)

 <State 2>: 0.603ns
The critical path consists of the following:
	'load' operation ('__Val2__', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:341) on static variable 'prevWord_data_V_1' [29]  (0 ns)
	'store' operation ('store_ln372', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:372) of variable '__Result__', /home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:372 on static variable 'prevWord_data_V_1' [68]  (0.603 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
