3
avrora/sim/mcu/USART$DataRegister.write(B)V
PTG:
Vars:
9
$r4 1 15 
$r7 1 9 
r0 1 -1 
$r6 1 26 
$r2 1 9 
$r1 1 1 
$r5 1 9 
$r8 1 40 
$r3 1 12 
Fields: 6
12 UDRE_flag 15
9 transmitter 40
9 UCSRnA_reg 12
9 UCSRnB_reg 26
-1 transmitRegister 1
-1 this$0 9
Accesses: 8
0 1 -1 
36 1 -1 
37 1 9 
22 1 -1 
23 1 9 
8 1 -1 
9 1 9 
12 1 12 
Functions: 4
19 1 15 
5 1 1 
26 1 26 
43 1 40 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/USART$DataRegister.read()B
PTG:
Vars:
2
$r1 1 1 
r0 1 -1 
Fields: 1
-1 receiveRegister 1
Accesses: 1
0 1 -1 
Functions: 1
1 1 1 
Constructors: 0

Summary: 1
-1 
avrora/sim/mcu/USART$DataRegister.<init>(Lavrora/sim/mcu/USART;)V
PTG:
Vars:
4
r0 1 -1 
$r2 1 10 
$r3 1 21 
r1 1 -2 
Fields: 0
Accesses: 3
17 1 -1 
2 1 -1 
29 1 -1 
Functions: 3
6 1 -1 
26 2 -1 21 
14 1 10 
Constructors: 3
6 -1
26 21
14 10

Summary: 2
0 -1 
