-sverilog  -Xmonet  -p1800_macro_expansion=xlrm_macro_exp_in_escape  -Xspyglass=0x10000  -partial_OPDL -verbose  +define+SYNTHESIS -q  -error=noMPD   ../../../../checks/rvfi_macros.vh defines.sv ../../../../checks/rvfi_channel.sv ../../../../checks/rvfi_testbench.sv ../../../../checks/rvfi_cover_check.sv ../../wrapper.sv ../../scrv32i.sv -timescale=1ns/1ns -XVSILangChk=/home/trainee1/riscv-formal/cores/scrv32i/vcf/make_folder/vcst_rtdb/.internal/design/.read_log/readlog_0.log 