# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../rtl/include" \
"../../../../../../rtl/pkg/sa_params_pkg.sv" \
"../../../../../../rtl/axi/axi_addr_gen.sv" \
"../../../../../../rtl/mem/bram_pingpong.sv" \
"../../../../../../sim/tb/unit/dma_read_stub.sv" \
"../../../../../../rtl/mem/dpram_wrapper.sv" \
"../../../../../../rtl/core/tile_loader.sv" \
"../../../../../../sim/tb/unit/tb_tile_loader.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
