DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.3 (Build 4)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 228,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 119,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 217,0
)
)
uid 2139,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 7
suid 218,0
)
)
uid 2141,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 219,0
)
)
uid 2143,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "masterWr"
t "std_ulogic"
o 9
suid 220,0
)
)
uid 2145,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "MISO"
t "std_logic"
o 1
suid 221,0
)
)
uid 2147,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "MOSI"
t "std_ulogic"
o 3
suid 222,0
)
)
uid 2149,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 223,0
)
)
uid 2151,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 224,0
)
)
uid 2153,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 12
suid 225,0
)
)
uid 2155,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 13
suid 226,0
)
)
uid 2157,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "slaveRd"
t "std_ulogic"
o 14
suid 227,0
)
)
uid 2159,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "SS_n"
t "std_ulogic"
o 4
suid 228,0
)
)
uid 2161,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 132,0
optionalChildren [
*26 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *27 (MRCItem
litem &1
pos 12
dimension 20
)
uid 134,0
optionalChildren [
*28 (MRCItem
litem &2
pos 0
dimension 20
uid 135,0
)
*29 (MRCItem
litem &3
pos 1
dimension 23
uid 136,0
)
*30 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 137,0
)
*31 (MRCItem
litem &14
pos 0
dimension 20
uid 2140,0
)
*32 (MRCItem
litem &15
pos 1
dimension 20
uid 2142,0
)
*33 (MRCItem
litem &16
pos 2
dimension 20
uid 2144,0
)
*34 (MRCItem
litem &17
pos 3
dimension 20
uid 2146,0
)
*35 (MRCItem
litem &18
pos 4
dimension 20
uid 2148,0
)
*36 (MRCItem
litem &19
pos 5
dimension 20
uid 2150,0
)
*37 (MRCItem
litem &20
pos 6
dimension 20
uid 2152,0
)
*38 (MRCItem
litem &21
pos 7
dimension 20
uid 2154,0
)
*39 (MRCItem
litem &22
pos 8
dimension 20
uid 2156,0
)
*40 (MRCItem
litem &23
pos 9
dimension 20
uid 2158,0
)
*41 (MRCItem
litem &24
pos 10
dimension 20
uid 2160,0
)
*42 (MRCItem
litem &25
pos 11
dimension 20
uid 2162,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 138,0
optionalChildren [
*43 (MRCItem
litem &5
pos 0
dimension 20
uid 139,0
)
*44 (MRCItem
litem &7
pos 1
dimension 50
uid 140,0
)
*45 (MRCItem
litem &8
pos 2
dimension 100
uid 141,0
)
*46 (MRCItem
litem &9
pos 3
dimension 50
uid 142,0
)
*47 (MRCItem
litem &10
pos 4
dimension 100
uid 143,0
)
*48 (MRCItem
litem &11
pos 5
dimension 100
uid 144,0
)
*49 (MRCItem
litem &12
pos 6
dimension 50
uid 145,0
)
*50 (MRCItem
litem &13
pos 7
dimension 80
uid 146,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 133,0
vaOverrides [
]
)
]
)
uid 118,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *51 (LEmptyRow
)
uid 148,0
optionalChildren [
*52 (RefLabelRowHdr
)
*53 (TitleRowHdr
)
*54 (FilterRowHdr
)
*55 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*56 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*57 (GroupColHdr
tm "GroupColHdrMgr"
)
*58 (NameColHdr
tm "GenericNameColHdrMgr"
)
*59 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*60 (InitColHdr
tm "GenericValueColHdrMgr"
)
*61 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*62 (EolColHdr
tm "GenericEolColHdrMgr"
)
*63 (LogGeneric
generic (GiElement
name "spiDataBitNb"
type "positive"
value ""
)
uid 318,0
)
*64 (LogGeneric
generic (GiElement
name "cPol"
type "std_ulogic"
value ""
)
uid 608,0
)
*65 (LogGeneric
generic (GiElement
name "cPha"
type "std_ulogic"
value ""
)
uid 610,0
)
*66 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value ""
)
uid 2054,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 160,0
optionalChildren [
*67 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *68 (MRCItem
litem &51
pos 4
dimension 20
)
uid 162,0
optionalChildren [
*69 (MRCItem
litem &52
pos 0
dimension 20
uid 163,0
)
*70 (MRCItem
litem &53
pos 1
dimension 23
uid 164,0
)
*71 (MRCItem
litem &54
pos 2
hidden 1
dimension 20
uid 165,0
)
*72 (MRCItem
litem &63
pos 1
dimension 20
uid 319,0
)
*73 (MRCItem
litem &64
pos 2
dimension 20
uid 609,0
)
*74 (MRCItem
litem &65
pos 3
dimension 20
uid 611,0
)
*75 (MRCItem
litem &66
pos 0
dimension 20
uid 2055,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 166,0
optionalChildren [
*76 (MRCItem
litem &55
pos 0
dimension 20
uid 167,0
)
*77 (MRCItem
litem &57
pos 1
dimension 50
uid 168,0
)
*78 (MRCItem
litem &58
pos 2
dimension 100
uid 169,0
)
*79 (MRCItem
litem &59
pos 3
dimension 100
uid 170,0
)
*80 (MRCItem
litem &60
pos 4
dimension 50
uid 171,0
)
*81 (MRCItem
litem &61
pos 5
dimension 50
uid 172,0
)
*82 (MRCItem
litem &62
pos 6
dimension 80
uid 173,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 161,0
vaOverrides [
]
)
]
)
uid 147,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hdl"
)
(vvPair
variable "HDSDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spi@fifo_master_tester/interface.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spi@fifo_master_tester/interface.user"
)
(vvPair
variable "SourceDir"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spi@fifo_master_tester"
)
(vvPair
variable "d_logical"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spiFifo_master_tester"
)
(vvPair
variable "date"
value "02/16/21"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "16"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "spiFifo_master_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "francois"
)
(vvPair
variable "graphical_source_date"
value "02/16/21"
)
(vvPair
variable "graphical_source_group"
value "francois"
)
(vvPair
variable "graphical_source_host"
value "Aphrodite"
)
(vvPair
variable "graphical_source_time"
value "11:05:31"
)
(vvPair
variable "group"
value "francois"
)
(vvPair
variable "host"
value "Aphrodite"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "SPI_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/SPI_test"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "spiFifo_master_tester"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spi@fifo_master_tester/interface"
)
(vvPair
variable "p_logical"
value "/home/francois/Documents/HEVs/Idito/FPGA/Libs/SPI_test/hds/spiFifo_master_tester/interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_ActelPath"
value "D:\\Projects\\Trypano\\ControlBoard\\IglooTester\\Board\\actel\\boardTester"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$SCRATCH_DIR\\$DESIGN_NAME\\$ISE_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "11:05:31"
)
(vvPair
variable "unit"
value "spiFifo_master_tester"
)
(vvPair
variable "user"
value "francois"
)
(vvPair
variable "version"
value "2019.3 (Build 4)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 117,0
optionalChildren [
*83 (SymbolBody
uid 8,0
optionalChildren [
*84 (CptPort
uid 2079,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2080,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38625,5250,39375,6000"
)
tg (CPTG
uid 2081,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2082,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "38550,7000,39450,9500"
st "clock"
ju 2
blo "39250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2083,0
va (VaSet
font "courier,8,0"
)
xt "44000,8300,61000,9200"
st "clock      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 5
suid 217,0
)
)
)
*85 (CptPort
uid 2084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2085,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 2086,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2087,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "22550,7000,23450,12500"
st "masterData"
ju 2
blo "23250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2088,0
va (VaSet
font "courier,8,0"
)
xt "44000,9200,77000,10100"
st "masterData : OUT    std_ulogic_vector (spiDataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "masterData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 7
suid 218,0
)
)
)
*86 (CptPort
uid 2089,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2090,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 2091,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2092,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "24550,7000,25450,12500"
st "masterFull"
ju 2
blo "25250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2093,0
va (VaSet
font "courier,8,0"
)
xt "44000,4700,61000,5600"
st "masterFull : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "masterFull"
t "std_ulogic"
o 8
suid 219,0
)
)
)
*87 (CptPort
uid 2094,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2095,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 2096,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2097,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "26550,7000,27450,11000"
st "masterWr"
ju 2
blo "27250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2098,0
va (VaSet
font "courier,8,0"
)
xt "44000,10100,61000,11000"
st "masterWr   : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "masterWr"
t "std_ulogic"
o 9
suid 220,0
)
)
)
*88 (CptPort
uid 2099,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2100,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63625,5250,64375,6000"
)
tg (CPTG
uid 2101,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2102,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "63550,7000,64450,9000"
st "MISO"
ju 2
blo "64250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2103,0
va (VaSet
font "courier,8,0"
)
xt "44000,2000,60500,2900"
st "MISO       : IN     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MISO"
t "std_logic"
o 1
suid 221,0
)
)
)
*89 (CptPort
uid 2104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2105,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65625,5250,66375,6000"
)
tg (CPTG
uid 2106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2107,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "65550,7000,66450,9000"
st "MOSI"
ju 2
blo "66250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2108,0
va (VaSet
font "courier,8,0"
)
xt "44000,2900,61000,3800"
st "MOSI       : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "MOSI"
t "std_ulogic"
o 3
suid 222,0
)
)
)
*90 (CptPort
uid 2109,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2110,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,5250,41375,6000"
)
tg (CPTG
uid 2111,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2112,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "40550,7000,41450,9500"
st "reset"
ju 2
blo "41250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2113,0
va (VaSet
font "courier,8,0"
)
xt "44000,11000,61000,11900"
st "reset      : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "reset"
t "std_ulogic"
o 10
suid 223,0
)
)
)
*91 (CptPort
uid 2114,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2115,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,5250,68375,6000"
)
tg (CPTG
uid 2116,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2117,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "67550,7000,68450,9000"
st "sClk"
ju 2
blo "68250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2118,0
va (VaSet
font "courier,8,0"
)
xt "44000,5600,61000,6500"
st "sClk       : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "sClk"
t "std_ulogic"
o 11
suid 224,0
)
)
)
*92 (CptPort
uid 2119,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2120,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 2121,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2122,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "28550,7000,29450,11500"
st "slaveData"
ju 2
blo "29250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2123,0
va (VaSet
font "courier,8,0"
)
xt "44000,6500,77000,7400"
st "slaveData  : IN     std_ulogic_vector (spiDataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "slaveData"
t "std_ulogic_vector"
b "(spiDataBitNb-1 DOWNTO 0)"
o 12
suid 225,0
)
)
)
*93 (CptPort
uid 2124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2125,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 2126,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2127,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "30550,7000,31450,12500"
st "slaveEmpty"
ju 2
blo "31250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2128,0
va (VaSet
font "courier,8,0"
)
xt "44000,7400,61000,8300"
st "slaveEmpty : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "slaveEmpty"
t "std_ulogic"
o 13
suid 226,0
)
)
)
*94 (CptPort
uid 2129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2130,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 2131,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2132,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "32550,7000,33450,10500"
st "slaveRd"
ju 2
blo "33250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2133,0
va (VaSet
font "courier,8,0"
)
xt "44000,11900,60000,12800"
st "slaveRd    : OUT    std_ulogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "slaveRd"
t "std_ulogic"
o 14
suid 227,0
)
)
)
*95 (CptPort
uid 2134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2135,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69625,5250,70375,6000"
)
tg (CPTG
uid 2136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2137,0
ro 270
va (VaSet
font "courier,8,0"
)
xt "69550,7000,70450,9000"
st "SS_n"
ju 2
blo "70250,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2138,0
va (VaSet
font "courier,8,0"
)
xt "44000,3800,61000,4700"
st "SS_n       : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "SS_n"
t "std_ulogic"
o 4
suid 228,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,78000,14000"
)
oxt "15000,6000,75000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "courier,8,1"
)
xt "41000,9100,45000,10000"
st "SPI_test"
blo "41000,9800"
)
second (Text
uid 12,0
va (VaSet
font "courier,8,1"
)
xt "41000,10000,52000,10900"
st "spiFifo_master_tester"
blo "41000,10700"
)
)
gi *96 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "courier,8,0"
)
xt "22500,6000,37000,11400"
st "Generic Declarations

clockFrequency real         
spiDataBitNb   positive     
cPol           std_ulogic   
cPha           std_ulogic   "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "real"
value ""
)
(GiElement
name "spiDataBitNb"
type "positive"
value ""
)
(GiElement
name "cPol"
type "std_ulogic"
value ""
)
(GiElement
name "cPha"
type "std_ulogic"
value ""
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *97 (PackageList
uid 16,0
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
uid 17,0
va (VaSet
font "courier,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*99 (MLText
uid 18,0
va (VaSet
)
xt "0,1000,18600,4000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "4055,210,5133,920"
viewArea "-500,-500,68755,43159"
cachedDiagramExtent "0,0,78000,14000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2600,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "courier,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "SPI_test"
entityName "spiFifo_master_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,33000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "courier,8,1"
)
xt "22200,15000,25800,16000"
st "<library>"
blo "22200,15800"
)
second (Text
va (VaSet
font "courier,8,1"
)
xt "22200,16000,24800,17000"
st "<cell>"
blo "22200,16800"
)
)
gi *100 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "0,12000,10500,12900"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "courier,8,0"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *101 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "courier,8,1"
)
xt "42000,0,47400,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "courier,8,1"
)
xt "42000,1000,44700,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "courier,8,1"
)
xt "42000,12800,44400,13800"
st "User:"
blo "42000,13600"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "courier,8,0"
)
xt "44000,13800,44000,13800"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 2162,0
activeModelName "Symbol:GEN"
)
