Analysis & Synthesis report for LAB4
Thu Sep  1 20:06:38 2016
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LAB4|image_controller:inst3|state
 11. State Machine - |LAB4|sdram:inst4|state
 12. State Machine - |LAB4|fl_controller:inst2|state
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component
 19. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated
 20. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p
 21. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p
 22. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram
 23. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp
 24. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12
 25. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_8d9:wrfull_reg
 26. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp
 27. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp
 28. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp
 29. Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17
 30. Parameter Settings for User Entity Instance: fl_controller:inst2
 31. Parameter Settings for User Entity Instance: clk_25:inst8|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: sdram:inst4
 33. Parameter Settings for User Entity Instance: image_controller:inst3
 34. Parameter Settings for User Entity Instance: clk_133:inst|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component
 36. altpll Parameter Settings by Entity Instance
 37. dcfifo Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "VGA_module:inst1|FIFO_reader:controller"
 39. Port Connectivity Checks: "VGA_module:inst1|VGA_fifoIP:buffer"
 40. Post-Synthesis Netlist Statistics for Top Partition
 41. Elapsed Time Per Partition
 42. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep  1 20:06:37 2016       ;
; Quartus Prime Version              ; 16.0.1 Build 218 06/01/2016 SJ Lite Edition ;
; Revision Name                      ; LAB4                                        ;
; Top-level Entity Name              ; LAB4                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 872                                         ;
;     Total combinational functions  ; 818                                         ;
;     Dedicated logic registers      ; 332                                         ;
; Total registers                    ; 332                                         ;
; Total pins                         ; 149                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; LAB4               ; LAB4               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+
; VGA_pixelLogic.v                 ; yes             ; User Verilog HDL File              ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_pixelLogic.v                   ;         ;
; VGA_module.v                     ; yes             ; User Verilog HDL File              ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_module.v                       ;         ;
; VGA_controller.v                 ; yes             ; User Verilog HDL File              ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_controller.v                   ;         ;
; LAB4.bdf                         ; yes             ; User Block Diagram/Schematic File  ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/LAB4.bdf                           ;         ;
; sdram.v                          ; yes             ; User Verilog HDL File              ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/sdram.v                            ;         ;
; image_controller.v               ; yes             ; User Verilog HDL File              ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/image_controller.v                 ;         ;
; fl_controller.v                  ; yes             ; User Verilog HDL File              ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/fl_controller.v                    ;         ;
; clk_133.v                        ; yes             ; User Wizard-Generated File         ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_133.v                          ;         ;
; clk_25.v                         ; yes             ; User Wizard-Generated File         ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_25.v                           ;         ;
; VGA_fifoIP.v                     ; yes             ; User Wizard-Generated File         ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_fifoIP.v                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/clk_25_altpll.v               ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/clk_25_altpll.v                 ;         ;
; db/clk_133_altpll.v              ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/clk_133_altpll.v                ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                       ; /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_23n1.tdf               ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf                 ;         ;
; db/a_gray2bin_sgb.tdf            ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_gray2bin_sgb.tdf              ;         ;
; db/a_graycounter_r57.tdf         ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_graycounter_r57.tdf           ;         ;
; db/a_graycounter_njc.tdf         ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_graycounter_njc.tdf           ;         ;
; db/altsyncram_gv61.tdf           ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/altsyncram_gv61.tdf             ;         ;
; db/alt_synch_pipe_unl.tdf        ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/alt_synch_pipe_unl.tdf          ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_fd9.tdf                 ;         ;
; db/dffpipe_8d9.tdf               ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_8d9.tdf                 ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_ed9.tdf                 ;         ;
; db/alt_synch_pipe_vnl.tdf        ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/alt_synch_pipe_vnl.tdf          ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_gd9.tdf                 ;         ;
; db/cmpr_d66.tdf                  ; yes             ; Auto-Generated Megafunction        ; /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/cmpr_d66.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                       ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                               ;
+---------------------------------------------+-------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 872                                                                                 ;
;                                             ;                                                                                     ;
; Total combinational functions               ; 818                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                     ;
;     -- 4 input functions                    ; 411                                                                                 ;
;     -- 3 input functions                    ; 113                                                                                 ;
;     -- <=2 input functions                  ; 294                                                                                 ;
;                                             ;                                                                                     ;
; Logic elements by mode                      ;                                                                                     ;
;     -- normal mode                          ; 621                                                                                 ;
;     -- arithmetic mode                      ; 197                                                                                 ;
;                                             ;                                                                                     ;
; Total registers                             ; 332                                                                                 ;
;     -- Dedicated logic registers            ; 332                                                                                 ;
;     -- I/O registers                        ; 0                                                                                   ;
;                                             ;                                                                                     ;
; I/O pins                                    ; 149                                                                                 ;
; Total memory bits                           ; 1536                                                                                ;
;                                             ;                                                                                     ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                   ;
;                                             ;                                                                                     ;
; Total PLLs                                  ; 2                                                                                   ;
;     -- PLLs                                 ; 2                                                                                   ;
;                                             ;                                                                                     ;
; Maximum fan-out node                        ; clk_133:inst|altpll:altpll_component|clk_133_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 241                                                                                 ;
; Total fan-out                               ; 4326                                                                                ;
; Average fan-out                             ; 2.89                                                                                ;
+---------------------------------------------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name        ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |LAB4                                            ; 818 (0)           ; 332 (0)      ; 1536        ; 0            ; 0       ; 0         ; 149  ; 0            ; |LAB4                                                                                                                                        ; LAB4               ; work         ;
;    |VGA_module:inst1|                            ; 154 (8)           ; 105 (0)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1                                                                                                                       ; VGA_module         ; work         ;
;       |FIFO_reader:controller|                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|FIFO_reader:controller                                                                                                ; FIFO_reader        ; work         ;
;       |PixelLogic:dac_interface|                 ; 85 (85)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|PixelLogic:dac_interface                                                                                              ; PixelLogic         ; work         ;
;       |VGA_fifoIP:buffer|                        ; 60 (0)            ; 82 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer                                                                                                     ; VGA_fifoIP         ; work         ;
;          |dcfifo:dcfifo_component|               ; 60 (0)            ; 82 (0)       ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;             |dcfifo_23n1:auto_generated|         ; 60 (9)            ; 82 (21)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated                                                  ; dcfifo_23n1        ; work         ;
;                |a_gray2bin_sgb:wrptr_g_gray2bin| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin                  ; a_gray2bin_sgb     ; work         ;
;                |a_gray2bin_sgb:ws_dgrp_gray2bin| ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_gray2bin_sgb:ws_dgrp_gray2bin                  ; a_gray2bin_sgb     ; work         ;
;                |a_graycounter_njc:wrptr_g1p|     ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p                      ; a_graycounter_njc  ; work         ;
;                |a_graycounter_r57:rdptr_g1p|     ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p                      ; a_graycounter_r57  ; work         ;
;                |alt_synch_pipe_unl:rs_dgwp|      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp                       ; alt_synch_pipe_unl ; work         ;
;                   |dffpipe_fd9:dffpipe12|        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12 ; dffpipe_fd9        ; work         ;
;                |alt_synch_pipe_vnl:ws_dgrp|      ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp                       ; alt_synch_pipe_vnl ; work         ;
;                   |dffpipe_gd9:dffpipe17|        ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17 ; dffpipe_gd9        ; work         ;
;                |altsyncram_gv61:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram                         ; altsyncram_gv61    ; work         ;
;                |cmpr_d66:rdempty_eq_comp|        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|cmpr_d66:rdempty_eq_comp                         ; cmpr_d66           ; work         ;
;                |cmpr_d66:wrfull_eq_comp|         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|cmpr_d66:wrfull_eq_comp                          ; cmpr_d66           ; work         ;
;                |dffpipe_8d9:wrfull_reg|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_8d9:wrfull_reg                           ; dffpipe_8d9        ; work         ;
;                |dffpipe_ed9:ws_brp|              ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp                               ; dffpipe_ed9        ; work         ;
;                |dffpipe_ed9:ws_bwp|              ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp                               ; dffpipe_ed9        ; work         ;
;    |clk_133:inst|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_133:inst                                                                                                                           ; clk_133            ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_133:inst|altpll:altpll_component                                                                                                   ; altpll             ; work         ;
;          |clk_133_altpll:auto_generated|         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_133:inst|altpll:altpll_component|clk_133_altpll:auto_generated                                                                     ; clk_133_altpll     ; work         ;
;    |clk_25:inst8|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_25:inst8                                                                                                                           ; clk_25             ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_25:inst8|altpll:altpll_component                                                                                                   ; altpll             ; work         ;
;          |clk_25_altpll:auto_generated|          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|clk_25:inst8|altpll:altpll_component|clk_25_altpll:auto_generated                                                                      ; clk_25_altpll      ; work         ;
;    |fl_controller:inst2|                         ; 118 (118)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|fl_controller:inst2                                                                                                                    ; fl_controller      ; work         ;
;    |image_controller:inst3|                      ; 277 (277)         ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|image_controller:inst3                                                                                                                 ; image_controller   ; work         ;
;    |sdram:inst4|                                 ; 269 (269)         ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LAB4|sdram:inst4                                                                                                                            ; sdram              ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; None ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |LAB4|clk_133:inst                       ; clk_133.v       ;
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |LAB4|VGA_module:inst1|VGA_fifoIP:buffer ; VGA_fifoIP.v    ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |LAB4|clk_25:inst8                       ; clk_25.v        ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|image_controller:inst3|state                                                                                                                                                                        ;
+----------------------+---------------+-------------------+------------------+----------------------+----------------------+------------------+-------------------+---------------+-------------------+--------------------+
; Name                 ; state.Writing ; state.WaitingFIFO ; state.WaitToRead ; state.StartingMemory ; state.ResetingMemory ; state.NewVGALine ; state.NewAddrLine ; state.ItsOver ; state.ALittleWait ; state.AtTheBegging ;
+----------------------+---------------+-------------------+------------------+----------------------+----------------------+------------------+-------------------+---------------+-------------------+--------------------+
; state.AtTheBegging   ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 0                  ;
; state.ALittleWait    ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 1                 ; 1                  ;
; state.ItsOver        ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 1             ; 0                 ; 1                  ;
; state.NewAddrLine    ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 1                 ; 0             ; 0                 ; 1                  ;
; state.NewVGALine     ; 0             ; 0                 ; 0                ; 0                    ; 0                    ; 1                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.ResetingMemory ; 0             ; 0                 ; 0                ; 0                    ; 1                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.StartingMemory ; 0             ; 0                 ; 0                ; 1                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.WaitToRead     ; 0             ; 0                 ; 1                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.WaitingFIFO    ; 0             ; 1                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
; state.Writing        ; 1             ; 0                 ; 0                ; 0                    ; 0                    ; 0                ; 0                 ; 0             ; 0                 ; 1                  ;
+----------------------+---------------+-------------------+------------------+----------------------+----------------------+------------------+-------------------+---------------+-------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|sdram:inst4|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------+----------------+--------------------+-------------------+-------------------+-------------------+--------------------+---------------+-------------------+----------------+----------------+----------------+------------------+----------------+----------------+----------------+----------------+----------------+------------------------+------------------------+------------------------+------------+----------------------+-------------------+------------------+-----------------+
; Name                   ; state.NOPTIME6 ; state.RandomAcess2 ; state.Writing_PRE ; state.Starting_FL ; state.Reseting_FL ; state.RefreshWrite ; state.Refresh ; state.RandomAcess ; state.REFTIME2 ; state.REFTIME1 ; state.REFTIME0 ; state.PRECHARGIN ; state.NOPTIME5 ; state.NOPTIME4 ; state.NOPTIME3 ; state.NOPTIME2 ; state.LoadMODE ; state.InicializandoREF ; state.InicializandoPRE ; state.InicializandoNOP ; state.IDLE ; state.ForeverWaiting ; state.ActivatingR ; state.Activating ; state.Desligado ;
+------------------------+----------------+--------------------+-------------------+-------------------+-------------------+--------------------+---------------+-------------------+----------------+----------------+----------------+------------------+----------------+----------------+----------------+----------------+----------------+------------------------+------------------------+------------------------+------------+----------------------+-------------------+------------------+-----------------+
; state.Desligado        ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 0               ;
; state.Activating       ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 1                ; 1               ;
; state.ActivatingR      ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 1                 ; 0                ; 1               ;
; state.ForeverWaiting   ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 1                    ; 0                 ; 0                ; 1               ;
; state.IDLE             ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 1          ; 0                    ; 0                 ; 0                ; 1               ;
; state.InicializandoNOP ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 1                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.InicializandoPRE ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 1                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.InicializandoREF ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.LoadMODE         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME2         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME3         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME4         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME5         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.PRECHARGIN       ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 1                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.REFTIME0         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 1              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.REFTIME1         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 1              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.REFTIME2         ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 1              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.RandomAcess      ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 1                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.Refresh          ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 1             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.RefreshWrite     ; 0              ; 0                  ; 0                 ; 0                 ; 0                 ; 1                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.Reseting_FL      ; 0              ; 0                  ; 0                 ; 0                 ; 1                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.Starting_FL      ; 0              ; 0                  ; 0                 ; 1                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.Writing_PRE      ; 0              ; 0                  ; 1                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.RandomAcess2     ; 0              ; 1                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
; state.NOPTIME6         ; 1              ; 0                  ; 0                 ; 0                 ; 0                 ; 0                  ; 0             ; 0                 ; 0              ; 0              ; 0              ; 0                ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                      ; 0                      ; 0                      ; 0          ; 0                    ; 0                 ; 0                ; 1               ;
+------------------------+----------------+--------------------+-------------------+-------------------+-------------------+--------------------+---------------+-------------------+----------------+----------------+----------------+------------------+----------------+----------------+----------------+----------------+----------------+------------------------+------------------------+------------------------+------------+----------------------+-------------------+------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LAB4|fl_controller:inst2|state                                                                                                                                                    ;
+---------------------+-------------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------------+------------------+------------+
; Name                ; state.Stabilizing ; state.Sending ; state.Reseting ; state.Reading2 ; state.Reading1 ; state.Reading0 ; state.Pre_Read ; state.Getting_ready ; state.Addressing ; state.IDLE ;
+---------------------+-------------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------------+------------------+------------+
; state.IDLE          ; 0                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 0          ;
; state.Addressing    ; 0                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 1                ; 1          ;
; state.Getting_ready ; 0                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                   ; 0                ; 1          ;
; state.Pre_Read      ; 0                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                   ; 0                ; 1          ;
; state.Reading0      ; 0                 ; 0             ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                   ; 0                ; 1          ;
; state.Reading1      ; 0                 ; 0             ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
; state.Reading2      ; 0                 ; 0             ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
; state.Reseting      ; 0                 ; 0             ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
; state.Sending       ; 0                 ; 1             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
; state.Stabilizing   ; 1                 ; 0             ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                   ; 0                ; 1          ;
+---------------------+-------------------+---------------+----------------+----------------+----------------+----------------+----------------+---------------------+------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[6] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[4] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[5] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[2] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[3] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[0] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe19a[1] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[6] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[4] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[5] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[2] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[3] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[0] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17|dffe18a[1] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; yes                                                              ; yes                                        ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; Register name                                                                                                       ; Reason for Removal                           ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
; sdram:inst4|DRAM_ADDR[12]                                                                                           ; Stuck at GND due to stuck port data_in       ;
; sdram:inst4|DRAM_BA[0,1]                                                                                            ; Stuck at GND due to stuck port data_in       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp|dffe16a[6] ; Lost fanout                                  ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp|dffe16a[6] ; Lost fanout                                  ;
; image_controller:inst3|state~2                                                                                      ; Lost fanout                                  ;
; image_controller:inst3|state~3                                                                                      ; Lost fanout                                  ;
; image_controller:inst3|state~4                                                                                      ; Lost fanout                                  ;
; image_controller:inst3|state~5                                                                                      ; Lost fanout                                  ;
; sdram:inst4|state~2                                                                                                 ; Lost fanout                                  ;
; sdram:inst4|state~3                                                                                                 ; Lost fanout                                  ;
; sdram:inst4|state~4                                                                                                 ; Lost fanout                                  ;
; sdram:inst4|state~5                                                                                                 ; Lost fanout                                  ;
; sdram:inst4|state~6                                                                                                 ; Lost fanout                                  ;
; fl_controller:inst2|state~2                                                                                         ; Lost fanout                                  ;
; fl_controller:inst2|state~3                                                                                         ; Lost fanout                                  ;
; fl_controller:inst2|state~4                                                                                         ; Lost fanout                                  ;
; fl_controller:inst2|state~5                                                                                         ; Lost fanout                                  ;
; sdram:inst4|state.NOPTIME3                                                                                          ; Merged with sdram:inst4|CFL_ack              ;
; sdram:inst4|state.Starting_FL                                                                                       ; Merged with sdram:inst4|CFL_start            ;
; image_controller:inst3|state.StartingMemory                                                                         ; Merged with image_controller:inst3|RAM_start ;
; sdram:inst4|state.ActivatingR                                                                                       ; Merged with sdram:inst4|CGRAM_rdy            ;
; Total Number of Removed Registers = 22                                                                              ;                                              ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 332   ;
; Number of registers using Synchronous Clear  ; 147   ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 82    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 93    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                            ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram:inst4|CFL_rst_n                                                                                                        ; 36      ;
; image_controller:inst3|RAM_reset_n                                                                                           ; 62      ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; 7       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0 ; 6       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6    ; 4       ;
; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 6                                                                                       ;         ;
+------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LAB4|image_controller:inst3|RAM_addr[11]                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LAB4|VGA_module:inst1|PixelLogic:dac_interface|hcount[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |LAB4|sdram:inst4|support_count2[1]                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |LAB4|sdram:inst4|row_data[11]                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LAB4|VGA_module:inst1|PixelLogic:dac_interface|vcount[6] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LAB4|sdram:inst4|column_data[2]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LAB4|sdram:inst4|DRAM_ADDR[1]                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |LAB4|sdram:inst4|DRAM_ADDR[5]                            ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |LAB4|image_controller:inst3|IMG_COUNT_Y[8]               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |LAB4|image_controller:inst3|tipo[1]                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |LAB4|image_controller:inst3|FREE[0]                      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |LAB4|image_controller:inst3|IMG_COUNT_X[2]               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 4 LEs                ; 28 LEs                 ; Yes        ; |LAB4|fl_controller:inst2|wait_count[3]                   ;
; 21:1               ; 5 bits    ; 70 LEs        ; 5 LEs                ; 65 LEs                 ; Yes        ; |LAB4|image_controller:inst3|support_count[1]             ;
; 27:1               ; 2 bits    ; 36 LEs        ; 2 LEs                ; 34 LEs                 ; Yes        ; |LAB4|sdram:inst4|support_count[1]                        ;
; 33:1               ; 6 bits    ; 132 LEs       ; 18 LEs               ; 114 LEs                ; Yes        ; |LAB4|sdram:inst4|Refresh_count[3]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LAB4|fl_controller:inst2|current_data[16]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LAB4|fl_controller:inst2|current_data[10]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |LAB4|fl_controller:inst2|current_data[6]                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |LAB4|fl_controller:inst2|state                           ;
; 10:1               ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; No         ; |LAB4|image_controller:inst3|Selector40                   ;
; 11:1               ; 10 bits   ; 70 LEs        ; 30 LEs               ; 40 LEs                 ; No         ; |LAB4|image_controller:inst3|Selector51                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------+
; Assignment                      ; Value ; From ; To                               ;
+---------------------------------+-------+------+----------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                ;
+---------------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                    ;
+---------------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                       ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                  ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fl_controller:inst2 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                         ;
; Addressing     ; 0001  ; Unsigned Binary                         ;
; Getting_ready  ; 0010  ; Unsigned Binary                         ;
; Pre_Read       ; 0011  ; Unsigned Binary                         ;
; Reading0       ; 0100  ; Unsigned Binary                         ;
; Reading1       ; 0101  ; Unsigned Binary                         ;
; Reading2       ; 0110  ; Unsigned Binary                         ;
; Reseting       ; 0111  ; Unsigned Binary                         ;
; Sending        ; 1000  ; Unsigned Binary                         ;
; Stabilizing    ; 1001  ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_25:inst8|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------+
; Parameter Name                ; Value                    ; Type                   ;
+-------------------------------+--------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                ;
; PLL_TYPE                      ; AUTO                     ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_25 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                ;
; LOCK_HIGH                     ; 1                        ; Untyped                ;
; LOCK_LOW                      ; 1                        ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                ;
; SKIP_VCO                      ; OFF                      ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                ;
; BANDWIDTH                     ; 0                        ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                ;
; DOWN_SPREAD                   ; 0                        ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK0_DIVIDE_BY                ; 2                        ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                ;
; DPA_DIVIDER                   ; 0                        ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                ;
; VCO_MIN                       ; 0                        ; Untyped                ;
; VCO_MAX                       ; 0                        ; Untyped                ;
; VCO_CENTER                    ; 0                        ; Untyped                ;
; PFD_MIN                       ; 0                        ; Untyped                ;
; PFD_MAX                       ; 0                        ; Untyped                ;
; M_INITIAL                     ; 0                        ; Untyped                ;
; M                             ; 0                        ; Untyped                ;
; N                             ; 1                        ; Untyped                ;
; M2                            ; 1                        ; Untyped                ;
; N2                            ; 1                        ; Untyped                ;
; SS                            ; 1                        ; Untyped                ;
; C0_HIGH                       ; 0                        ; Untyped                ;
; C1_HIGH                       ; 0                        ; Untyped                ;
; C2_HIGH                       ; 0                        ; Untyped                ;
; C3_HIGH                       ; 0                        ; Untyped                ;
; C4_HIGH                       ; 0                        ; Untyped                ;
; C5_HIGH                       ; 0                        ; Untyped                ;
; C6_HIGH                       ; 0                        ; Untyped                ;
; C7_HIGH                       ; 0                        ; Untyped                ;
; C8_HIGH                       ; 0                        ; Untyped                ;
; C9_HIGH                       ; 0                        ; Untyped                ;
; C0_LOW                        ; 0                        ; Untyped                ;
; C1_LOW                        ; 0                        ; Untyped                ;
; C2_LOW                        ; 0                        ; Untyped                ;
; C3_LOW                        ; 0                        ; Untyped                ;
; C4_LOW                        ; 0                        ; Untyped                ;
; C5_LOW                        ; 0                        ; Untyped                ;
; C6_LOW                        ; 0                        ; Untyped                ;
; C7_LOW                        ; 0                        ; Untyped                ;
; C8_LOW                        ; 0                        ; Untyped                ;
; C9_LOW                        ; 0                        ; Untyped                ;
; C0_INITIAL                    ; 0                        ; Untyped                ;
; C1_INITIAL                    ; 0                        ; Untyped                ;
; C2_INITIAL                    ; 0                        ; Untyped                ;
; C3_INITIAL                    ; 0                        ; Untyped                ;
; C4_INITIAL                    ; 0                        ; Untyped                ;
; C5_INITIAL                    ; 0                        ; Untyped                ;
; C6_INITIAL                    ; 0                        ; Untyped                ;
; C7_INITIAL                    ; 0                        ; Untyped                ;
; C8_INITIAL                    ; 0                        ; Untyped                ;
; C9_INITIAL                    ; 0                        ; Untyped                ;
; C0_MODE                       ; BYPASS                   ; Untyped                ;
; C1_MODE                       ; BYPASS                   ; Untyped                ;
; C2_MODE                       ; BYPASS                   ; Untyped                ;
; C3_MODE                       ; BYPASS                   ; Untyped                ;
; C4_MODE                       ; BYPASS                   ; Untyped                ;
; C5_MODE                       ; BYPASS                   ; Untyped                ;
; C6_MODE                       ; BYPASS                   ; Untyped                ;
; C7_MODE                       ; BYPASS                   ; Untyped                ;
; C8_MODE                       ; BYPASS                   ; Untyped                ;
; C9_MODE                       ; BYPASS                   ; Untyped                ;
; C0_PH                         ; 0                        ; Untyped                ;
; C1_PH                         ; 0                        ; Untyped                ;
; C2_PH                         ; 0                        ; Untyped                ;
; C3_PH                         ; 0                        ; Untyped                ;
; C4_PH                         ; 0                        ; Untyped                ;
; C5_PH                         ; 0                        ; Untyped                ;
; C6_PH                         ; 0                        ; Untyped                ;
; C7_PH                         ; 0                        ; Untyped                ;
; C8_PH                         ; 0                        ; Untyped                ;
; C9_PH                         ; 0                        ; Untyped                ;
; L0_HIGH                       ; 1                        ; Untyped                ;
; L1_HIGH                       ; 1                        ; Untyped                ;
; G0_HIGH                       ; 1                        ; Untyped                ;
; G1_HIGH                       ; 1                        ; Untyped                ;
; G2_HIGH                       ; 1                        ; Untyped                ;
; G3_HIGH                       ; 1                        ; Untyped                ;
; E0_HIGH                       ; 1                        ; Untyped                ;
; E1_HIGH                       ; 1                        ; Untyped                ;
; E2_HIGH                       ; 1                        ; Untyped                ;
; E3_HIGH                       ; 1                        ; Untyped                ;
; L0_LOW                        ; 1                        ; Untyped                ;
; L1_LOW                        ; 1                        ; Untyped                ;
; G0_LOW                        ; 1                        ; Untyped                ;
; G1_LOW                        ; 1                        ; Untyped                ;
; G2_LOW                        ; 1                        ; Untyped                ;
; G3_LOW                        ; 1                        ; Untyped                ;
; E0_LOW                        ; 1                        ; Untyped                ;
; E1_LOW                        ; 1                        ; Untyped                ;
; E2_LOW                        ; 1                        ; Untyped                ;
; E3_LOW                        ; 1                        ; Untyped                ;
; L0_INITIAL                    ; 1                        ; Untyped                ;
; L1_INITIAL                    ; 1                        ; Untyped                ;
; G0_INITIAL                    ; 1                        ; Untyped                ;
; G1_INITIAL                    ; 1                        ; Untyped                ;
; G2_INITIAL                    ; 1                        ; Untyped                ;
; G3_INITIAL                    ; 1                        ; Untyped                ;
; E0_INITIAL                    ; 1                        ; Untyped                ;
; E1_INITIAL                    ; 1                        ; Untyped                ;
; E2_INITIAL                    ; 1                        ; Untyped                ;
; E3_INITIAL                    ; 1                        ; Untyped                ;
; L0_MODE                       ; BYPASS                   ; Untyped                ;
; L1_MODE                       ; BYPASS                   ; Untyped                ;
; G0_MODE                       ; BYPASS                   ; Untyped                ;
; G1_MODE                       ; BYPASS                   ; Untyped                ;
; G2_MODE                       ; BYPASS                   ; Untyped                ;
; G3_MODE                       ; BYPASS                   ; Untyped                ;
; E0_MODE                       ; BYPASS                   ; Untyped                ;
; E1_MODE                       ; BYPASS                   ; Untyped                ;
; E2_MODE                       ; BYPASS                   ; Untyped                ;
; E3_MODE                       ; BYPASS                   ; Untyped                ;
; L0_PH                         ; 0                        ; Untyped                ;
; L1_PH                         ; 0                        ; Untyped                ;
; G0_PH                         ; 0                        ; Untyped                ;
; G1_PH                         ; 0                        ; Untyped                ;
; G2_PH                         ; 0                        ; Untyped                ;
; G3_PH                         ; 0                        ; Untyped                ;
; E0_PH                         ; 0                        ; Untyped                ;
; E1_PH                         ; 0                        ; Untyped                ;
; E2_PH                         ; 0                        ; Untyped                ;
; E3_PH                         ; 0                        ; Untyped                ;
; M_PH                          ; 0                        ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                ;
; CLK0_COUNTER                  ; G0                       ; Untyped                ;
; CLK1_COUNTER                  ; G0                       ; Untyped                ;
; CLK2_COUNTER                  ; G0                       ; Untyped                ;
; CLK3_COUNTER                  ; G0                       ; Untyped                ;
; CLK4_COUNTER                  ; G0                       ; Untyped                ;
; CLK5_COUNTER                  ; G0                       ; Untyped                ;
; CLK6_COUNTER                  ; E0                       ; Untyped                ;
; CLK7_COUNTER                  ; E1                       ; Untyped                ;
; CLK8_COUNTER                  ; E2                       ; Untyped                ;
; CLK9_COUNTER                  ; E3                       ; Untyped                ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                ;
; M_TIME_DELAY                  ; 0                        ; Untyped                ;
; N_TIME_DELAY                  ; 0                        ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                ;
; VCO_POST_SCALE                ; 0                        ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                ;
; CBXI_PARAMETER                ; clk_25_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE         ;
+-------------------------------+--------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:inst4 ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; Desligado        ; 00000 ; Unsigned Binary               ;
; Activating       ; 00001 ; Unsigned Binary               ;
; ActivatingR      ; 00010 ; Unsigned Binary               ;
; ForeverWaiting   ; 00011 ; Unsigned Binary               ;
; IDLE             ; 00100 ; Unsigned Binary               ;
; InicializandoNOP ; 00101 ; Unsigned Binary               ;
; InicializandoPRE ; 00110 ; Unsigned Binary               ;
; InicializandoREF ; 00111 ; Unsigned Binary               ;
; LoadMODE         ; 01000 ; Unsigned Binary               ;
; NOPTIME2         ; 01001 ; Unsigned Binary               ;
; NOPTIME3         ; 01010 ; Unsigned Binary               ;
; NOPTIME4         ; 01011 ; Unsigned Binary               ;
; NOPTIME5         ; 01100 ; Unsigned Binary               ;
; PRECHARGIN       ; 01101 ; Unsigned Binary               ;
; REFTIME0         ; 01110 ; Unsigned Binary               ;
; REFTIME1         ; 01111 ; Unsigned Binary               ;
; REFTIME2         ; 10000 ; Unsigned Binary               ;
; RandomAcess      ; 10001 ; Unsigned Binary               ;
; Refresh          ; 10010 ; Unsigned Binary               ;
; RefreshWrite     ; 10011 ; Unsigned Binary               ;
; Reseting_FL      ; 10100 ; Unsigned Binary               ;
; Starting_FL      ; 10101 ; Unsigned Binary               ;
; Writing_PRE      ; 10110 ; Unsigned Binary               ;
; RandomAcess2     ; 10111 ; Unsigned Binary               ;
; NOPTIME6         ; 11000 ; Unsigned Binary               ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_controller:inst3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; AtTheBegging   ; 0000  ; Unsigned Binary                            ;
; ALittleWait    ; 0001  ; Unsigned Binary                            ;
; ItsOver        ; 0010  ; Unsigned Binary                            ;
; NewAddrLine    ; 0011  ; Unsigned Binary                            ;
; NewVGALine     ; 0100  ; Unsigned Binary                            ;
; ResetingMemory ; 0101  ; Unsigned Binary                            ;
; StartingMemory ; 0110  ; Unsigned Binary                            ;
; WaitToRead     ; 0111  ; Unsigned Binary                            ;
; WaitingFIFO    ; 1000  ; Unsigned Binary                            ;
; Writing        ; 1001  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_133:inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------+
; Parameter Name                ; Value                     ; Type                  ;
+-------------------------------+---------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped               ;
; PLL_TYPE                      ; AUTO                      ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_133 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped               ;
; LOCK_HIGH                     ; 1                         ; Untyped               ;
; LOCK_LOW                      ; 1                         ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped               ;
; SKIP_VCO                      ; OFF                       ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped               ;
; BANDWIDTH                     ; 0                         ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped               ;
; DOWN_SPREAD                   ; 0                         ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 3                         ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 3                         ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped               ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 6667                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped               ;
; DPA_DIVIDER                   ; 0                         ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped               ;
; VCO_MIN                       ; 0                         ; Untyped               ;
; VCO_MAX                       ; 0                         ; Untyped               ;
; VCO_CENTER                    ; 0                         ; Untyped               ;
; PFD_MIN                       ; 0                         ; Untyped               ;
; PFD_MAX                       ; 0                         ; Untyped               ;
; M_INITIAL                     ; 0                         ; Untyped               ;
; M                             ; 0                         ; Untyped               ;
; N                             ; 1                         ; Untyped               ;
; M2                            ; 1                         ; Untyped               ;
; N2                            ; 1                         ; Untyped               ;
; SS                            ; 1                         ; Untyped               ;
; C0_HIGH                       ; 0                         ; Untyped               ;
; C1_HIGH                       ; 0                         ; Untyped               ;
; C2_HIGH                       ; 0                         ; Untyped               ;
; C3_HIGH                       ; 0                         ; Untyped               ;
; C4_HIGH                       ; 0                         ; Untyped               ;
; C5_HIGH                       ; 0                         ; Untyped               ;
; C6_HIGH                       ; 0                         ; Untyped               ;
; C7_HIGH                       ; 0                         ; Untyped               ;
; C8_HIGH                       ; 0                         ; Untyped               ;
; C9_HIGH                       ; 0                         ; Untyped               ;
; C0_LOW                        ; 0                         ; Untyped               ;
; C1_LOW                        ; 0                         ; Untyped               ;
; C2_LOW                        ; 0                         ; Untyped               ;
; C3_LOW                        ; 0                         ; Untyped               ;
; C4_LOW                        ; 0                         ; Untyped               ;
; C5_LOW                        ; 0                         ; Untyped               ;
; C6_LOW                        ; 0                         ; Untyped               ;
; C7_LOW                        ; 0                         ; Untyped               ;
; C8_LOW                        ; 0                         ; Untyped               ;
; C9_LOW                        ; 0                         ; Untyped               ;
; C0_INITIAL                    ; 0                         ; Untyped               ;
; C1_INITIAL                    ; 0                         ; Untyped               ;
; C2_INITIAL                    ; 0                         ; Untyped               ;
; C3_INITIAL                    ; 0                         ; Untyped               ;
; C4_INITIAL                    ; 0                         ; Untyped               ;
; C5_INITIAL                    ; 0                         ; Untyped               ;
; C6_INITIAL                    ; 0                         ; Untyped               ;
; C7_INITIAL                    ; 0                         ; Untyped               ;
; C8_INITIAL                    ; 0                         ; Untyped               ;
; C9_INITIAL                    ; 0                         ; Untyped               ;
; C0_MODE                       ; BYPASS                    ; Untyped               ;
; C1_MODE                       ; BYPASS                    ; Untyped               ;
; C2_MODE                       ; BYPASS                    ; Untyped               ;
; C3_MODE                       ; BYPASS                    ; Untyped               ;
; C4_MODE                       ; BYPASS                    ; Untyped               ;
; C5_MODE                       ; BYPASS                    ; Untyped               ;
; C6_MODE                       ; BYPASS                    ; Untyped               ;
; C7_MODE                       ; BYPASS                    ; Untyped               ;
; C8_MODE                       ; BYPASS                    ; Untyped               ;
; C9_MODE                       ; BYPASS                    ; Untyped               ;
; C0_PH                         ; 0                         ; Untyped               ;
; C1_PH                         ; 0                         ; Untyped               ;
; C2_PH                         ; 0                         ; Untyped               ;
; C3_PH                         ; 0                         ; Untyped               ;
; C4_PH                         ; 0                         ; Untyped               ;
; C5_PH                         ; 0                         ; Untyped               ;
; C6_PH                         ; 0                         ; Untyped               ;
; C7_PH                         ; 0                         ; Untyped               ;
; C8_PH                         ; 0                         ; Untyped               ;
; C9_PH                         ; 0                         ; Untyped               ;
; L0_HIGH                       ; 1                         ; Untyped               ;
; L1_HIGH                       ; 1                         ; Untyped               ;
; G0_HIGH                       ; 1                         ; Untyped               ;
; G1_HIGH                       ; 1                         ; Untyped               ;
; G2_HIGH                       ; 1                         ; Untyped               ;
; G3_HIGH                       ; 1                         ; Untyped               ;
; E0_HIGH                       ; 1                         ; Untyped               ;
; E1_HIGH                       ; 1                         ; Untyped               ;
; E2_HIGH                       ; 1                         ; Untyped               ;
; E3_HIGH                       ; 1                         ; Untyped               ;
; L0_LOW                        ; 1                         ; Untyped               ;
; L1_LOW                        ; 1                         ; Untyped               ;
; G0_LOW                        ; 1                         ; Untyped               ;
; G1_LOW                        ; 1                         ; Untyped               ;
; G2_LOW                        ; 1                         ; Untyped               ;
; G3_LOW                        ; 1                         ; Untyped               ;
; E0_LOW                        ; 1                         ; Untyped               ;
; E1_LOW                        ; 1                         ; Untyped               ;
; E2_LOW                        ; 1                         ; Untyped               ;
; E3_LOW                        ; 1                         ; Untyped               ;
; L0_INITIAL                    ; 1                         ; Untyped               ;
; L1_INITIAL                    ; 1                         ; Untyped               ;
; G0_INITIAL                    ; 1                         ; Untyped               ;
; G1_INITIAL                    ; 1                         ; Untyped               ;
; G2_INITIAL                    ; 1                         ; Untyped               ;
; G3_INITIAL                    ; 1                         ; Untyped               ;
; E0_INITIAL                    ; 1                         ; Untyped               ;
; E1_INITIAL                    ; 1                         ; Untyped               ;
; E2_INITIAL                    ; 1                         ; Untyped               ;
; E3_INITIAL                    ; 1                         ; Untyped               ;
; L0_MODE                       ; BYPASS                    ; Untyped               ;
; L1_MODE                       ; BYPASS                    ; Untyped               ;
; G0_MODE                       ; BYPASS                    ; Untyped               ;
; G1_MODE                       ; BYPASS                    ; Untyped               ;
; G2_MODE                       ; BYPASS                    ; Untyped               ;
; G3_MODE                       ; BYPASS                    ; Untyped               ;
; E0_MODE                       ; BYPASS                    ; Untyped               ;
; E1_MODE                       ; BYPASS                    ; Untyped               ;
; E2_MODE                       ; BYPASS                    ; Untyped               ;
; E3_MODE                       ; BYPASS                    ; Untyped               ;
; L0_PH                         ; 0                         ; Untyped               ;
; L1_PH                         ; 0                         ; Untyped               ;
; G0_PH                         ; 0                         ; Untyped               ;
; G1_PH                         ; 0                         ; Untyped               ;
; G2_PH                         ; 0                         ; Untyped               ;
; G3_PH                         ; 0                         ; Untyped               ;
; E0_PH                         ; 0                         ; Untyped               ;
; E1_PH                         ; 0                         ; Untyped               ;
; E2_PH                         ; 0                         ; Untyped               ;
; E3_PH                         ; 0                         ; Untyped               ;
; M_PH                          ; 0                         ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped               ;
; CLK0_COUNTER                  ; G0                        ; Untyped               ;
; CLK1_COUNTER                  ; G0                        ; Untyped               ;
; CLK2_COUNTER                  ; G0                        ; Untyped               ;
; CLK3_COUNTER                  ; G0                        ; Untyped               ;
; CLK4_COUNTER                  ; G0                        ; Untyped               ;
; CLK5_COUNTER                  ; G0                        ; Untyped               ;
; CLK6_COUNTER                  ; E0                        ; Untyped               ;
; CLK7_COUNTER                  ; E1                        ; Untyped               ;
; CLK8_COUNTER                  ; E2                        ; Untyped               ;
; CLK9_COUNTER                  ; E3                        ; Untyped               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped               ;
; M_TIME_DELAY                  ; 0                         ; Untyped               ;
; N_TIME_DELAY                  ; 0                         ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped               ;
; VCO_POST_SCALE                ; 0                         ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped               ;
; CBXI_PARAMETER                ; clk_133_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE        ;
+-------------------------------+---------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                           ;
+-------------------------+--------------+----------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH               ; 24           ; Signed Integer                                                 ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                 ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                        ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                        ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                        ;
; CBXI_PARAMETER          ; dcfifo_23n1  ; Untyped                                                        ;
+-------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 2                                    ;
; Entity Instance               ; clk_25:inst8|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
; Entity Instance               ; clk_133:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                            ;
+----------------------------+------------------------------------------------------------+
; Name                       ; Value                                                      ;
+----------------------------+------------------------------------------------------------+
; Number of entity instances ; 1                                                          ;
; Entity Instance            ; VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                 ;
;     -- LPM_WIDTH           ; 24                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                        ;
;     -- USE_EAB             ; ON                                                         ;
+----------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_module:inst1|FIFO_reader:controller" ;
+-------------+--------+----------+-----------------------------------+
; Port        ; Type   ; Severity ; Details                           ;
+-------------+--------+----------+-----------------------------------+
; vga_started ; Output ; Info     ; Explicitly unconnected            ;
+-------------+--------+----------+-----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "VGA_module:inst1|VGA_fifoIP:buffer" ;
+--------+--------+----------+-----------------------------------+
; Port   ; Type   ; Severity ; Details                           ;
+--------+--------+----------+-----------------------------------+
; wrfull ; Output ; Info     ; Explicitly unconnected            ;
+--------+--------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 149                         ;
; cycloneiii_ff         ; 332                         ;
;     CLR               ; 60                          ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 22                          ;
;     ENA SCLR          ; 56                          ;
;     ENA SCLR SLD      ; 7                           ;
;     SCLR              ; 76                          ;
;     SCLR SLD          ; 8                           ;
;     SLD               ; 3                           ;
;     plain             ; 92                          ;
; cycloneiii_io_obuf    ; 24                          ;
; cycloneiii_lcell_comb ; 822                         ;
;     arith             ; 197                         ;
;         2 data inputs ; 192                         ;
;         3 data inputs ; 5                           ;
;     normal            ; 625                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 108                         ;
;         4 data inputs ; 411                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.1 Build 218 06/01/2016 SJ Lite Edition
    Info: Processing started: Thu Sep  1 20:06:25 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file VGA_pixelLogic.v
    Info (12023): Found entity 1: PixelLogic File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_pixelLogic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_module.v
    Info (12023): Found entity 1: VGA_module File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file VGA_controller.v
    Info (12023): Found entity 1: FIFO_reader File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file LAB4.bdf
    Info (12023): Found entity 1: LAB4
Info (12021): Found 1 design units, including 1 entities, in source file sdram.v
    Info (12023): Found entity 1: sdram File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/sdram.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file image_controller.v
    Info (12023): Found entity 1: image_controller File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/image_controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file fl_controller.v
    Info (12023): Found entity 1: fl_controller File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/fl_controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file DE2_115_GOLDEN_TOP.v
    Info (12023): Found entity 1: DE2_115_GOLDEN_TOP File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/DE2_115_GOLDEN_TOP.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file clk_133.v
    Info (12023): Found entity 1: clk_133 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_133.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clk_25.v
    Info (12023): Found entity 1: clk_25 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_25.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file teste2.bdf
    Info (12023): Found entity 1: teste2
Info (12021): Found 1 design units, including 1 entities, in source file VGA_fifoIP.v
    Info (12023): Found entity 1: VGA_fifoIP File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_fifoIP.v Line: 40
Info (12127): Elaborating entity "LAB4" for the top level hierarchy
Info (12128): Elaborating entity "fl_controller" for hierarchy "fl_controller:inst2"
Info (12128): Elaborating entity "clk_25" for hierarchy "clk_25:inst8"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_25:inst8|altpll:altpll_component" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_25.v Line: 91
Info (12130): Elaborated megafunction instantiation "clk_25:inst8|altpll:altpll_component" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_25.v Line: 91
Info (12133): Instantiated megafunction "clk_25:inst8|altpll:altpll_component" with the following parameter: File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_25.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_25"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_25_altpll.v
    Info (12023): Found entity 1: clk_25_altpll File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/clk_25_altpll.v Line: 30
Info (12128): Elaborating entity "clk_25_altpll" for hierarchy "clk_25:inst8|altpll:altpll_component|clk_25_altpll:auto_generated" File: /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:inst4"
Info (12128): Elaborating entity "image_controller" for hierarchy "image_controller:inst3"
Info (10264): Verilog HDL Case Statement information at image_controller.v(246): all case item expressions in this case statement are onehot File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/image_controller.v Line: 246
Info (12128): Elaborating entity "clk_133" for hierarchy "clk_133:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_133:inst|altpll:altpll_component" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_133.v Line: 95
Info (12130): Elaborated megafunction instantiation "clk_133:inst|altpll:altpll_component" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_133.v Line: 95
Info (12133): Instantiated megafunction "clk_133:inst|altpll:altpll_component" with the following parameter: File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/clk_133.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "6667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_133"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_133_altpll.v
    Info (12023): Found entity 1: clk_133_altpll File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/clk_133_altpll.v Line: 30
Info (12128): Elaborating entity "clk_133_altpll" for hierarchy "clk_133:inst|altpll:altpll_component|clk_133_altpll:auto_generated" File: /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "VGA_module" for hierarchy "VGA_module:inst1"
Warning (10230): Verilog HDL assignment warning at VGA_module.v(39): truncated value with size 32 to match size of target (7) File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_module.v Line: 39
Info (12128): Elaborating entity "VGA_fifoIP" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_module.v Line: 61
Info (12128): Elaborating entity "dcfifo" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_fifoIP.v Line: 93
Info (12130): Elaborated megafunction instantiation "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_fifoIP.v Line: 93
Info (12133): Instantiated megafunction "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component" with the following parameter: File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_fifoIP.v Line: 93
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_23n1.tdf
    Info (12023): Found entity 1: dcfifo_23n1 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_23n1" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated" File: /home/aluno/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf
    Info (12023): Found entity 1: a_gray2bin_sgb File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_gray2bin_sgb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_sgb" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_gray2bin_sgb:wrptr_g_gray2bin" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf
    Info (12023): Found entity 1: a_graycounter_r57 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_graycounter_r57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_r57" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_r57:rdptr_g1p" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf
    Info (12023): Found entity 1: a_graycounter_njc File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_graycounter_njc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_njc" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|a_graycounter_njc:wrptr_g1p" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gv61.tdf
    Info (12023): Found entity 1: altsyncram_gv61 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/altsyncram_gv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gv61" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|altsyncram_gv61:fifo_ram" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_8d9:wrfull_reg" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|dffpipe_ed9:ws_brp" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vnl File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/alt_synch_pipe_vnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_vnl" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|alt_synch_pipe_vnl:ws_dgrp|dffpipe_gd9:dffpipe17" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/alt_synch_pipe_vnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/cmpr_d66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "VGA_module:inst1|VGA_fifoIP:buffer|dcfifo:dcfifo_component|dcfifo_23n1:auto_generated|cmpr_d66:rdempty_eq_comp" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/dcfifo_23n1.tdf Line: 76
Info (12128): Elaborating entity "FIFO_reader" for hierarchy "VGA_module:inst1|FIFO_reader:controller" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_module.v Line: 68
Info (12128): Elaborating entity "PixelLogic" for hierarchy "VGA_module:inst1|PixelLogic:dac_interface" File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_module.v Line: 83
Warning (10230): Verilog HDL assignment warning at VGA_pixelLogic.v(107): truncated value with size 32 to match size of target (8) File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_pixelLogic.v Line: 107
Warning (10230): Verilog HDL assignment warning at VGA_pixelLogic.v(108): truncated value with size 32 to match size of target (8) File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_pixelLogic.v Line: 108
Warning (10230): Verilog HDL assignment warning at VGA_pixelLogic.v(109): truncated value with size 32 to match size of target (8) File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/VGA_pixelLogic.v Line: 109
Info (13000): Registers with preset signals will power-up high File: /media/aluno/RF/PARTE1_AEAEAEAEAEAEAEAEAEAEAE/db/a_graycounter_r57.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FL_WE_N" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[0]"
Info (21057): Implemented 1055 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 109 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 880 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 1343 megabytes
    Info: Processing ended: Thu Sep  1 20:06:38 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:25


