**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_92T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:49:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1280     0.1280 r
  U315/ZN (INV_X8)                                      0.0286     0.1566 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1566 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0332     0.1898 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0638     0.2536 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0642     0.3178 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0629     0.3807 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0638     0.4444 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0238     0.4682 f
  mul__inst/U6805/ZN (INV_X2)                           0.0162     0.4845 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0295     0.5140 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0473     0.5613 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0675     0.6288 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0704     0.6993 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0367     0.7359 f
  mul__inst/U7201/ZN (INV_X2)                           0.0189     0.7548 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0184     0.7733 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0278     0.8011 r
  mul__inst/U6809/ZN (INV_X2)                           0.0132     0.8143 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0245     0.8388 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0156     0.8544 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0298     0.8842 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8842 r
  U276/ZN (INV_X4)                                      0.0100     0.8941 f
  U360/ZN (NOR2_X2)                                     0.0180     0.9121 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9121 r
  data arrival time                                                0.9121

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0450    -0.0450
  data required time                                              -0.0450
  --------------------------------------------------------------------------
  data required time                                              -0.0450
  data arrival time                                               -0.9121
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9572


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:49:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1184     0.1184 r
  U208/ZN (INV_X4)                                      0.0137     0.1322 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1322 f
  mul__inst/U23/Z (BUF_X4)                              0.0435     0.1756 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0230     0.1986 r
  mul__inst/U3712/S (FA_X1)                             0.1479     0.3465 f
  mul__inst/U3713/S (FA_X1)                             0.1461     0.4926 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0263     0.5189 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0234     0.5423 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0179     0.5602 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0323     0.5926 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0281     0.6207 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0352     0.6560 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0230     0.6789 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0218     0.7008 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0274     0.7282 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0221     0.7503 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0256     0.7759 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0347     0.8106 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0320     0.8426 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0254     0.8680 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0175     0.8855 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0209     0.9064 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0205     0.9269 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0221     0.9490 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0223     0.9712 f
  mul__inst/U3157/ZN (INV_X2)                           0.0158     0.9870 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0158     1.0028 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0265     1.0293 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0293 r
  U159/ZN (INV_X4)                                      0.0100     1.0393 f
  U365/ZN (NOR2_X2)                                     0.0180     1.0573 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0573 r
  data arrival time                                                1.0573

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0450     0.4450
  data required time                                               0.4450
  --------------------------------------------------------------------------
  data required time                                               0.4450
  data arrival time                                               -1.0573
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6123


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:49:51 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_92T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9865 mW   (77%)
  Net Switching Power  = 912.2620 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8988 mW  (100%)

Cell Leakage Power     =  65.8850 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7710        9.6610e-03            2.8791            1.7835  (  44.98%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2156            0.9026           63.0050            2.1812  (  55.02%)
--------------------------------------------------------------------------------------------------
Total              2.9865 mW         0.9123 mW        65.8842 uW         3.9647 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:49:51 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_92T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_71T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1127     0.1127 r
  U339/ZN (INV_X8)                                      0.0240     0.1367 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1367 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0432     0.1799 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0227     0.2026 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0408     0.2434 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0153     0.2587 f
  mul__inst/U4966/ZN (INV_X2)                           0.0172     0.2759 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0211     0.2970 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0581     0.3551 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0173     0.3723 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0231     0.3954 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0361     0.4315 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0168     0.4483 f
  mul__inst/U4964/ZN (INV_X2)                           0.0140     0.4623 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0224     0.4848 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0262     0.5109 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0166     0.5275 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0323     0.5598 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0247     0.5845 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0230     0.6075 r
  mul__inst/U4631/ZN (INV_X2)                           0.0119     0.6194 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0142     0.6336 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0212     0.6548 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0204     0.6752 r
  mul__inst/U5114/ZN (INV_X4)                           0.0106     0.6858 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0227     0.7085 r
  mul__inst/U6499/ZN (INV_X2)                           0.0121     0.7206 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0161     0.7367 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0173     0.7540 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0195     0.7735 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7735 r
  U274/ZN (INV_X4)                                      0.0091     0.7826 f
  U358/ZN (NOR2_X2)                                     0.0155     0.7981 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7981 r
  data arrival time                                                0.7981

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0392    -0.0392
  data required time                                              -0.0392
  --------------------------------------------------------------------------
  data required time                                              -0.0392
  data arrival time                                               -0.7981
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8372


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1044     0.1044 r
  U208/ZN (INV_X4)                                      0.0125     0.1169 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1169 f
  mul__inst/U23/Z (BUF_X4)                              0.0382     0.1551 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0201     0.1752 r
  mul__inst/U3712/S (FA_X1)                             0.1294     0.3046 f
  mul__inst/U3713/S (FA_X1)                             0.1264     0.4310 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0237     0.4547 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0204     0.4750 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0163     0.4913 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0279     0.5192 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0248     0.5440 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0301     0.5741 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0202     0.5943 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0191     0.6134 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0244     0.6378 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0196     0.6573 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0227     0.6800 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0297     0.7097 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0281     0.7378 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0222     0.7600 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0157     0.7756 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0182     0.7938 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0183     0.8121 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0193     0.8314 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0198     0.8512 f
  mul__inst/U3157/ZN (INV_X2)                           0.0139     0.8652 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0139     0.8791 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0229     0.9020 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9020 r
  U159/ZN (INV_X4)                                      0.0091     0.9111 f
  U365/ZN (NOR2_X2)                                     0.0155     0.9266 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9266 r
  data arrival time                                                0.9266

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0392     0.4508
  data required time                                               0.4508
  --------------------------------------------------------------------------
  data required time                                               0.4508
  data arrival time                                               -0.9266
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4758


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:01 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_71T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9807 mW   (77%)
  Net Switching Power  = 911.3607 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8921 mW  (100%)

Cell Leakage Power     =  53.1254 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7790        9.6467e-03            2.3499            1.7910  (  45.40%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2017            0.9017           50.7748            2.1542  (  54.60%)
--------------------------------------------------------------------------------------------------
Total              2.9807 mW         0.9114 mW        53.1247 uW         3.9452 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:01 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_71T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_102T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1356     0.1356 r
  U315/ZN (INV_X8)                                      0.0301     0.1658 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1658 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0354     0.2012 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0678     0.2690 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0685     0.3374 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0670     0.4045 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0679     0.4724 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0253     0.4977 f
  mul__inst/U6805/ZN (INV_X2)                           0.0173     0.5149 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0310     0.5459 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0507     0.5966 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0721     0.6687 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0749     0.7436 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0391     0.7826 f
  mul__inst/U7201/ZN (INV_X2)                           0.0201     0.8028 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0194     0.8222 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0298     0.8520 r
  mul__inst/U6809/ZN (INV_X2)                           0.0139     0.8658 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0262     0.8920 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0164     0.9084 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0318     0.9402 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9402 r
  U276/ZN (INV_X4)                                      0.0104     0.9506 f
  U360/ZN (NOR2_X2)                                     0.0193     0.9699 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9699 r
  data arrival time                                                0.9699

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0452    -0.0452
  data required time                                              -0.0452
  --------------------------------------------------------------------------
  data required time                                              -0.0452
  data arrival time                                               -0.9699
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0151


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1254     0.1254 r
  U208/ZN (INV_X4)                                      0.0144     0.1397 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1397 f
  mul__inst/U23/Z (BUF_X4)                              0.0461     0.1858 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0244     0.2102 r
  mul__inst/U3712/S (FA_X1)                             0.1571     0.3673 f
  mul__inst/U3713/S (FA_X1)                             0.1558     0.5231 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0278     0.5509 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0250     0.5759 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0187     0.5946 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0346     0.6292 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0300     0.6592 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0378     0.6970 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0245     0.7214 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0233     0.7447 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0288     0.7736 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0235     0.7971 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0271     0.8242 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0372     0.8614 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0341     0.8955 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0272     0.9227 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0184     0.9411 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0223     0.9634 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0216     0.9850 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0236     1.0085 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0235     1.0320 f
  mul__inst/U3157/ZN (INV_X2)                           0.0167     1.0488 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0167     1.0655 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0283     1.0938 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0938 r
  U159/ZN (INV_X4)                                      0.0104     1.1042 f
  U365/ZN (NOR2_X2)                                     0.0193     1.1235 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1235 r
  data arrival time                                                1.1235

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0452     0.4448
  data required time                                               0.4448
  --------------------------------------------------------------------------
  data required time                                               0.4448
  data arrival time                                               -1.1235
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6787


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:13 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_102T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9917 mW   (77%)
  Net Switching Power  = 912.6387 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9044 mW  (100%)

Cell Leakage Power     =  73.2687 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7764        9.6626e-03            3.1848            1.7893  (  44.98%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2153            0.9030           70.0830            2.1884  (  55.02%)
--------------------------------------------------------------------------------------------------
Total              2.9917 mW         0.9126 mW        73.2678 uW         3.9776 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:13 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_102T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_37T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0906     0.0906 r
  U313/ZN (INV_X8)                                      0.0166     0.1072 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1072 f
  mul__inst/U6967/ZN (INV_X8)                           0.0150     0.1222 r
  mul__inst/U6494/ZN (INV_X8)                           0.0092     0.1314 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0295     0.1610 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0114     0.1724 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0168     0.1892 f
  mul__inst/U6940/ZN (INV_X2)                           0.0120     0.2012 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0136     0.2149 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0142     0.2290 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0442     0.2732 r
  mul__inst/U4010/ZN (INV_X2)                           0.0107     0.2839 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0135     0.2974 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0188     0.3162 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0276     0.3438 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0137     0.3575 f
  mul__inst/U4964/ZN (INV_X2)                           0.0108     0.3683 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0184     0.3867 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0206     0.4073 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0136     0.4209 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0244     0.4453 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0205     0.4658 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0177     0.4835 r
  mul__inst/U4631/ZN (INV_X2)                           0.0098     0.4934 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0110     0.5044 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0171     0.5215 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0163     0.5377 r
  mul__inst/U5114/ZN (INV_X4)                           0.0085     0.5462 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0175     0.5637 r
  mul__inst/U6499/ZN (INV_X2)                           0.0102     0.5740 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0123     0.5863 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0140     0.6003 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0153     0.6156 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6156 r
  U274/ZN (INV_X4)                                      0.0078     0.6234 f
  U358/ZN (NOR2_X2)                                     0.0117     0.6351 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6351 r
  data arrival time                                                0.6351

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0332    -0.0332
  data required time                                              -0.0332
  --------------------------------------------------------------------------
  data required time                                              -0.0332
  data arrival time                                               -0.6351
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6683


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0840     0.0840 r
  U208/ZN (INV_X4)                                      0.0107     0.0947 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0947 f
  mul__inst/U23/Z (BUF_X4)                              0.0306     0.1253 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0159     0.1412 r
  mul__inst/U3712/S (FA_X1)                             0.1025     0.2437 f
  mul__inst/U3713/S (FA_X1)                             0.0978     0.3415 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0199     0.3614 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0160     0.3774 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0133     0.3907 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0213     0.4120 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0201     0.4321 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0229     0.4550 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0165     0.4715 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0151     0.4866 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0197     0.5063 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0154     0.5217 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0186     0.5404 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0227     0.5631 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0227     0.5858 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0177     0.6035 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0126     0.6161 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0143     0.6304 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0149     0.6453 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0151     0.6605 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0162     0.6767 f
  mul__inst/U3157/ZN (INV_X2)                           0.0109     0.6875 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0113     0.6989 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0179     0.7167 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7167 r
  U159/ZN (INV_X4)                                      0.0078     0.7246 f
  U365/ZN (NOR2_X2)                                     0.0117     0.7363 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7363 r
  data arrival time                                                0.7363

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0332     0.4568
  data required time                                               0.4568
  --------------------------------------------------------------------------
  data required time                                               0.4568
  data arrival time                                               -0.7363
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2795


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:24 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_37T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9276 mW   (76%)
  Net Switching Power  = 910.3615 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8379 mW  (100%)

Cell Leakage Power     =  38.9533 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7398        9.6308e-03            1.7568            1.7512  (  45.17%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1878            0.9007           37.1959            2.1257  (  54.83%)
--------------------------------------------------------------------------------------------------
Total              2.9276 mW         0.9104 mW        38.9527 uW         3.8769 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:24 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_37T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_90T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1265     0.1265 r
  U315/ZN (INV_X8)                                      0.0283     0.1548 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1548 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0327     0.1875 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0630     0.2505 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0634     0.3139 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0621     0.3760 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0629     0.4389 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0235     0.4624 f
  mul__inst/U6805/ZN (INV_X2)                           0.0160     0.4784 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0292     0.5077 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0467     0.5544 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0666     0.6210 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0695     0.6906 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0362     0.7268 f
  mul__inst/U7201/ZN (INV_X2)                           0.0187     0.7454 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0182     0.7637 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0274     0.7911 r
  mul__inst/U6809/ZN (INV_X2)                           0.0131     0.8042 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0241     0.8283 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0155     0.8438 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0294     0.8732 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8732 r
  U276/ZN (INV_X4)                                      0.0099     0.8830 f
  U360/ZN (NOR2_X2)                                     0.0178     0.9008 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9008 r
  data arrival time                                                0.9008

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0450    -0.0450
  data required time                                              -0.0450
  --------------------------------------------------------------------------
  data required time                                              -0.0450
  data arrival time                                               -0.9008
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9458


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1171     0.1171 r
  U208/ZN (INV_X4)                                      0.0136     0.1307 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1307 f
  mul__inst/U23/Z (BUF_X4)                              0.0429     0.1736 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0227     0.1963 r
  mul__inst/U3712/S (FA_X1)                             0.1461     0.3424 f
  mul__inst/U3713/S (FA_X1)                             0.1441     0.4865 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0261     0.5126 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0232     0.5358 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0177     0.5535 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0319     0.5854 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0278     0.6132 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0347     0.6479 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0227     0.6706 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0216     0.6922 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0271     0.7193 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0219     0.7411 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0253     0.7664 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0342     0.8006 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0316     0.8322 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0251     0.8573 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0173     0.8747 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0206     0.8953 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0203     0.9155 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0218     0.9373 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0220     0.9593 f
  mul__inst/U3157/ZN (INV_X2)                           0.0156     0.9749 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0156     0.9906 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0262     1.0167 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0167 r
  U159/ZN (INV_X4)                                      0.0099     1.0266 f
  U365/ZN (NOR2_X2)                                     0.0178     1.0444 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0444 r
  data arrival time                                                1.0444

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0450     0.4450
  data required time                                               0.4450
  --------------------------------------------------------------------------
  data required time                                               0.4450
  data arrival time                                               -1.0444
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5994


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:35 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_90T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9789 mW   (77%)
  Net Switching Power  = 912.1934 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8911 mW  (100%)

Cell Leakage Power     =  64.5137 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7601        9.6600e-03            2.8222            1.7725  (  44.81%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2189            0.9025           61.6907            2.1831  (  55.19%)
--------------------------------------------------------------------------------------------------
Total              2.9789 mW         0.9122 mW        64.5129 uW         3.9556 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:36 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_90T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_86T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1235     0.1235 r
  U315/ZN (INV_X8)                                      0.0277     0.1513 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1513 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0319     0.1831 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0615     0.2446 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0618     0.3064 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0605     0.3669 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0613     0.4282 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0229     0.4511 f
  mul__inst/U6805/ZN (INV_X2)                           0.0157     0.4668 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0287     0.4954 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0454     0.5408 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0649     0.6057 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0678     0.6735 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0353     0.7088 f
  mul__inst/U7201/ZN (INV_X2)                           0.0182     0.7270 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0179     0.7448 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0266     0.7715 r
  mul__inst/U6809/ZN (INV_X2)                           0.0129     0.7843 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0234     0.8077 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0152     0.8229 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0286     0.8515 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8515 r
  U276/ZN (INV_X4)                                      0.0097     0.8612 f
  U360/ZN (NOR2_X2)                                     0.0173     0.8785 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.8785 r
  data arrival time                                                0.8785

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0444    -0.0444
  data required time                                              -0.0444
  --------------------------------------------------------------------------
  data required time                                              -0.0444
  data arrival time                                               -0.8785
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9229


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1143     0.1143 r
  U208/ZN (INV_X4)                                      0.0134     0.1277 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1277 f
  mul__inst/U23/Z (BUF_X4)                              0.0419     0.1696 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0221     0.1918 r
  mul__inst/U3712/S (FA_X1)                             0.1424     0.3342 f
  mul__inst/U3713/S (FA_X1)                             0.1403     0.4745 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0255     0.5000 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0225     0.5226 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0174     0.5400 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0311     0.5710 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0272     0.5982 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0338     0.6320 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0222     0.6542 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0210     0.6752 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0265     0.7017 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0214     0.7230 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0248     0.7478 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0332     0.7811 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0309     0.8120 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0245     0.8364 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0170     0.8534 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0200     0.8735 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0198     0.8933 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0213     0.9146 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0215     0.9361 f
  mul__inst/U3157/ZN (INV_X2)                           0.0152     0.9513 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0153     0.9666 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0255     0.9921 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9921 r
  U159/ZN (INV_X4)                                      0.0097     1.0018 f
  U365/ZN (NOR2_X2)                                     0.0173     1.0191 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0191 r
  data arrival time                                                1.0191

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0444     0.4456
  data required time                                               0.4456
  --------------------------------------------------------------------------
  data required time                                               0.4456
  data arrival time                                               -1.0191
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5734


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:46 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_86T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9835 mW   (77%)
  Net Switching Power  = 911.8819 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8953 mW  (100%)

Cell Leakage Power     =  61.8772 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7705        9.6552e-03            2.7133            1.7828  (  45.05%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2130            0.9022           59.1630            2.1744  (  54.95%)
--------------------------------------------------------------------------------------------------
Total              2.9835 mW         0.9119 mW        61.8764 uW         3.9572 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:46 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_86T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_103T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1365     0.1365 r
  U315/ZN (INV_X8)                                      0.0303     0.1667 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1667 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0356     0.2024 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0682     0.2706 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0689     0.3395 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0675     0.4069 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0684     0.4753 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0254     0.5007 f
  mul__inst/U6805/ZN (INV_X2)                           0.0174     0.5181 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0311     0.5492 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0510     0.6002 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0725     0.6728 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0753     0.7481 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0393     0.7874 f
  mul__inst/U7201/ZN (INV_X2)                           0.0203     0.8077 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0195     0.8272 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0300     0.8572 r
  mul__inst/U6809/ZN (INV_X2)                           0.0139     0.8711 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0264     0.8975 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0165     0.9139 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0320     0.9459 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9459 r
  U276/ZN (INV_X4)                                      0.0104     0.9563 f
  U360/ZN (NOR2_X2)                                     0.0194     0.9758 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9758 r
  data arrival time                                                0.9758

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0452    -0.0452
  data required time                                              -0.0452
  --------------------------------------------------------------------------
  data required time                                              -0.0452
  data arrival time                                               -0.9758
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0210


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1262     0.1262 r
  U208/ZN (INV_X4)                                      0.0144     0.1406 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1406 f
  mul__inst/U23/Z (BUF_X4)                              0.0463     0.1869 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0246     0.2115 r
  mul__inst/U3712/S (FA_X1)                             0.1581     0.3695 f
  mul__inst/U3713/S (FA_X1)                             0.1568     0.5263 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0278     0.5542 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0252     0.5794 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0188     0.5982 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0348     0.6329 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0301     0.6631 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0381     0.7012 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0246     0.7258 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0234     0.7492 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0290     0.7782 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0237     0.8019 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0273     0.8292 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0375     0.8666 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0343     0.9009 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0274     0.9283 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0185     0.9467 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0224     0.9692 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0217     0.9909 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0237     1.0146 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0236     1.0382 f
  mul__inst/U3157/ZN (INV_X2)                           0.0168     1.0550 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0168     1.0719 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0285     1.1004 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1004 r
  U159/ZN (INV_X4)                                      0.0104     1.1108 f
  U365/ZN (NOR2_X2)                                     0.0194     1.1302 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1302 r
  data arrival time                                                1.1302

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0452     0.4448
  data required time                                               0.4448
  --------------------------------------------------------------------------
  data required time                                               0.4448
  data arrival time                                               -1.1302
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6855


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:57 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_103T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   3.0009 mW   (77%)
  Net Switching Power  = 912.5443 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9135 mW  (100%)

Cell Leakage Power     =  74.0576 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7867        9.6622e-03            3.2171            1.7996  (  45.13%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2142            0.9029           70.8395            2.1879  (  54.87%)
--------------------------------------------------------------------------------------------------
Total              3.0009 mW         0.9125 mW        74.0567 uW         3.9875 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:50:57 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_103T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_110T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1419     0.1419 r
  U315/ZN (INV_X8)                                      0.0314     0.1733 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1733 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0373     0.2107 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0711     0.2817 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0719     0.3537 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0704     0.4241 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0714     0.4955 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0265     0.5220 f
  mul__inst/U6805/ZN (INV_X2)                           0.0182     0.5402 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0322     0.5724 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0533     0.6257 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0758     0.7015 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0785     0.7800 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0411     0.8211 f
  mul__inst/U7201/ZN (INV_X2)                           0.0212     0.8423 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0202     0.8625 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0314     0.8939 r
  mul__inst/U6809/ZN (INV_X2)                           0.0144     0.9083 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0276     0.9359 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0170     0.9529 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0334     0.9863 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9863 r
  U276/ZN (INV_X4)                                      0.0108     0.9970 f
  U360/ZN (NOR2_X2)                                     0.0203     1.0174 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0174 r
  data arrival time                                                1.0174

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0503    -0.0503
  data required time                                              -0.0503
  --------------------------------------------------------------------------
  data required time                                              -0.0503
  data arrival time                                               -1.0174
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0677


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1312     0.1312 r
  U208/ZN (INV_X4)                                      0.0149     0.1461 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1461 f
  mul__inst/U23/Z (BUF_X4)                              0.0483     0.1944 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0256     0.2200 r
  mul__inst/U3712/S (FA_X1)                             0.1647     0.3847 f
  mul__inst/U3713/S (FA_X1)                             0.1637     0.5484 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0288     0.5772 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0264     0.6036 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0194     0.6230 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0364     0.6594 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0315     0.6909 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0400     0.7309 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0257     0.7566 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0245     0.7810 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0301     0.8111 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0247     0.8358 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0284     0.8642 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0393     0.9036 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0357     0.9393 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0286     0.9679 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0191     0.9870 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0234     1.0104 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0225     1.0330 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0248     1.0577 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0246     1.0823 f
  mul__inst/U3157/ZN (INV_X2)                           0.0176     1.0999 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0175     1.1174 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0298     1.1471 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1471 r
  U159/ZN (INV_X4)                                      0.0108     1.1579 f
  U365/ZN (NOR2_X2)                                     0.0203     1.1782 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1782 r
  data arrival time                                                1.1782

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0503     0.4397
  data required time                                               0.4397
  --------------------------------------------------------------------------
  data required time                                               0.4397
  data arrival time                                               -1.1782
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7386


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:08 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_110T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9884 mW   (77%)
  Net Switching Power  = 913.0147 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9015 mW  (100%)

Cell Leakage Power     =  79.8485 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7747        9.6674e-03            3.4572            1.7878  (  44.91%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2137            0.9033           76.3904            2.1935  (  55.09%)
--------------------------------------------------------------------------------------------------
Total              2.9884 mW         0.9130 mW        79.8475 uW         3.9813 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:08 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_110T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_65T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1086     0.1086 r
  U339/ZN (INV_X8)                                      0.0233     0.1319 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1319 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0413     0.1732 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0219     0.1950 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0389     0.2339 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0148     0.2487 f
  mul__inst/U4966/ZN (INV_X2)                           0.0165     0.2652 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0204     0.2856 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0558     0.3413 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0166     0.3579 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0223     0.3802 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0345     0.4148 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0162     0.4309 f
  mul__inst/U4964/ZN (INV_X2)                           0.0134     0.4443 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0217     0.4660 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0251     0.4911 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0161     0.5072 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0308     0.5380 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0239     0.5619 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0220     0.5839 r
  mul__inst/U4631/ZN (INV_X2)                           0.0115     0.5955 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0136     0.6090 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0205     0.6295 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0196     0.6491 r
  mul__inst/U5114/ZN (INV_X4)                           0.0102     0.6593 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0217     0.6810 r
  mul__inst/U6499/ZN (INV_X2)                           0.0118     0.6928 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0154     0.7082 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0167     0.7249 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0187     0.7436 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7436 r
  U274/ZN (INV_X4)                                      0.0088     0.7524 f
  U358/ZN (NOR2_X2)                                     0.0148     0.7672 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7672 r
  data arrival time                                                0.7672

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0391    -0.0391
  data required time                                              -0.0391
  --------------------------------------------------------------------------
  data required time                                              -0.0391
  data arrival time                                               -0.7672
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8063


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1005     0.1005 r
  U208/ZN (INV_X4)                                      0.0122     0.1127 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1127 f
  mul__inst/U23/Z (BUF_X4)                              0.0368     0.1495 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0193     0.1688 r
  mul__inst/U3712/S (FA_X1)                             0.1244     0.2932 f
  mul__inst/U3713/S (FA_X1)                             0.1210     0.4142 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0229     0.4371 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0196     0.4567 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0157     0.4724 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0266     0.4990 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0239     0.5229 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0287     0.5516 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0195     0.5711 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0184     0.5895 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0235     0.6130 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0188     0.6318 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0219     0.6537 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0283     0.6820 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0271     0.7090 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0213     0.7303 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0152     0.7455 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0174     0.7629 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0178     0.7807 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0185     0.7992 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0192     0.8184 f
  mul__inst/U3157/ZN (INV_X2)                           0.0133     0.8317 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0135     0.8452 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0220     0.8672 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8672 r
  U159/ZN (INV_X4)                                      0.0088     0.8760 f
  U365/ZN (NOR2_X2)                                     0.0148     0.8908 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8908 r
  data arrival time                                                0.8908

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0391     0.4509
  data required time                                               0.4509
  --------------------------------------------------------------------------
  data required time                                               0.4509
  data arrival time                                               -0.8908
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4399


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:19 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_65T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9293 mW   (76%)
  Net Switching Power  = 911.0022 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8403 mW  (100%)

Cell Leakage Power     =  50.0912 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7354        9.6444e-03            2.2238            1.7473  (  44.91%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1939            0.9014           47.8667            2.1431  (  55.09%)
--------------------------------------------------------------------------------------------------
Total              2.9293 mW         0.9110 mW        50.0905 uW         3.8904 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:19 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_65T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_113T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1443     0.1443 r
  U315/ZN (INV_X8)                                      0.0319     0.1762 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1762 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0380     0.2142 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0723     0.2865 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0732     0.3597 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0717     0.4314 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0727     0.5041 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0270     0.5310 f
  mul__inst/U6805/ZN (INV_X2)                           0.0185     0.5495 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0327     0.5822 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0543     0.6365 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0772     0.7137 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0799     0.7936 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0418     0.8354 f
  mul__inst/U7201/ZN (INV_X2)                           0.0216     0.8570 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0204     0.8775 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0320     0.9094 r
  mul__inst/U6809/ZN (INV_X2)                           0.0146     0.9240 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0282     0.9522 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0172     0.9694 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0340     1.0034 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0034 r
  U276/ZN (INV_X4)                                      0.0109     1.0143 f
  U360/ZN (NOR2_X2)                                     0.0207     1.0351 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0351 r
  data arrival time                                                1.0351

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0510    -0.0510
  data required time                                              -0.0510
  --------------------------------------------------------------------------
  data required time                                              -0.0510
  data arrival time                                               -1.0351
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0861


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1333     0.1333 r
  U208/ZN (INV_X4)                                      0.0151     0.1484 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1484 f
  mul__inst/U23/Z (BUF_X4)                              0.0491     0.1975 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0261     0.2236 r
  mul__inst/U3712/S (FA_X1)                             0.1676     0.3911 f
  mul__inst/U3713/S (FA_X1)                             0.1668     0.5579 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0292     0.5871 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0269     0.6140 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0197     0.6337 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0371     0.6708 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0320     0.7028 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0408     0.7436 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0262     0.7698 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0249     0.7947 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0305     0.8251 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0252     0.8503 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0289     0.8792 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0401     0.9193 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0364     0.9556 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0292     0.9848 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0194     1.0042 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0238     1.0280 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0229     1.0509 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0252     1.0761 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0250     1.1011 f
  mul__inst/U3157/ZN (INV_X2)                           0.0179     1.1189 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0178     1.1367 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0303     1.1671 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1671 r
  U159/ZN (INV_X4)                                      0.0109     1.1780 f
  U365/ZN (NOR2_X2)                                     0.0207     1.1987 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1987 r
  data arrival time                                                1.1987

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0510     0.4390
  data required time                                               0.4390
  --------------------------------------------------------------------------
  data required time                                               0.4390
  data arrival time                                               -1.1987
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7597


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:30 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_113T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9918 mW   (77%)
  Net Switching Power  = 912.9632 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9048 mW  (100%)

Cell Leakage Power     =  82.4806 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7751        9.6679e-03            3.5660            1.7883  (  44.85%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2168            0.9033           78.9136            2.1990  (  55.15%)
--------------------------------------------------------------------------------------------------
Total              2.9918 mW         0.9130 mW        82.4796 uW         3.9873 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:30 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_113T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_59T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1045     0.1045 r
  U339/ZN (INV_X8)                                      0.0226     0.1271 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1271 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0396     0.1666 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0211     0.1877 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0370     0.2247 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0143     0.2390 f
  mul__inst/U4966/ZN (INV_X2)                           0.0158     0.2548 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0197     0.2745 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0535     0.3280 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0160     0.3440 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0215     0.3655 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0329     0.3984 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0156     0.4140 f
  mul__inst/U4964/ZN (INV_X2)                           0.0128     0.4268 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0210     0.4478 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0240     0.4718 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0156     0.4874 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0294     0.5168 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0231     0.5398 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0211     0.5609 r
  mul__inst/U4631/ZN (INV_X2)                           0.0112     0.5721 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0130     0.5851 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0197     0.6048 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0188     0.6236 r
  mul__inst/U5114/ZN (INV_X4)                           0.0098     0.6335 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0207     0.6542 r
  mul__inst/U6499/ZN (INV_X2)                           0.0114     0.6657 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0147     0.6804 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0161     0.6965 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0179     0.7144 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7144 r
  U274/ZN (INV_X4)                                      0.0086     0.7231 f
  U358/ZN (NOR2_X2)                                     0.0141     0.7372 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7372 r
  data arrival time                                                0.7372

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0386    -0.0386
  data required time                                              -0.0386
  --------------------------------------------------------------------------
  data required time                                              -0.0386
  data arrival time                                               -0.7372
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7757


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0968     0.0968 r
  U208/ZN (INV_X4)                                      0.0119     0.1087 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1087 f
  mul__inst/U23/Z (BUF_X4)                              0.0354     0.1441 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0185     0.1626 r
  mul__inst/U3712/S (FA_X1)                             0.1194     0.2820 f
  mul__inst/U3713/S (FA_X1)                             0.1158     0.3979 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0222     0.4201 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0188     0.4389 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0151     0.4540 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0254     0.4794 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0230     0.5024 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0274     0.5298 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0187     0.5486 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0177     0.5662 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0227     0.5889 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0181     0.6069 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0212     0.6281 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0270     0.6551 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0260     0.6812 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0204     0.7016 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0146     0.7162 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0167     0.7330 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0172     0.7502 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0177     0.7679 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0185     0.7865 f
  mul__inst/U3157/ZN (INV_X2)                           0.0127     0.7992 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0130     0.8122 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0211     0.8332 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8332 r
  U159/ZN (INV_X4)                                      0.0086     0.8419 f
  U365/ZN (NOR2_X2)                                     0.0141     0.8560 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8560 r
  data arrival time                                                0.8560

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0386     0.4514
  data required time                                               0.4514
  --------------------------------------------------------------------------
  data required time                                               0.4514
  data arrival time                                               -0.8560
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4045


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:41 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_59T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9511 mW   (76%)
  Net Switching Power  = 910.8717 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8620 mW  (100%)

Cell Leakage Power     =  47.3028 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7622        9.6420e-03            2.1071            1.7740  (  45.38%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1889            0.9012           45.1950            2.1353  (  54.62%)
--------------------------------------------------------------------------------------------------
Total              2.9511 mW         0.9109 mW        47.3021 uW         3.9093 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:41 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_59T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_42T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0936     0.0936 r
  U313/ZN (INV_X8)                                      0.0170     0.1106 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1106 f
  mul__inst/U6967/ZN (INV_X8)                           0.0156     0.1262 r
  mul__inst/U6494/ZN (INV_X8)                           0.0095     0.1357 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0306     0.1663 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0119     0.1782 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0174     0.1956 f
  mul__inst/U6940/ZN (INV_X2)                           0.0125     0.2080 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0141     0.2221 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0147     0.2368 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0458     0.2826 r
  mul__inst/U4010/ZN (INV_X2)                           0.0110     0.2935 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0140     0.3076 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0194     0.3269 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0288     0.3557 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0141     0.3698 f
  mul__inst/U4964/ZN (INV_X2)                           0.0112     0.3810 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0190     0.4000 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0213     0.4213 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0140     0.4353 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0255     0.4609 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0210     0.4819 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0185     0.5004 r
  mul__inst/U4631/ZN (INV_X2)                           0.0102     0.5105 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0115     0.5220 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0177     0.5397 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0168     0.5565 r
  mul__inst/U5114/ZN (INV_X4)                           0.0088     0.5653 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0182     0.5835 r
  mul__inst/U6499/ZN (INV_X2)                           0.0106     0.5941 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0128     0.6070 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0145     0.6215 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0158     0.6373 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6373 r
  U274/ZN (INV_X4)                                      0.0080     0.6453 f
  U358/ZN (NOR2_X2)                                     0.0122     0.6576 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6576 r
  data arrival time                                                0.6576

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.6576
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6908


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0868     0.0868 r
  U208/ZN (INV_X4)                                      0.0111     0.0979 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0979 f
  mul__inst/U23/Z (BUF_X4)                              0.0317     0.1295 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0165     0.1460 r
  mul__inst/U3712/S (FA_X1)                             0.1062     0.2522 f
  mul__inst/U3713/S (FA_X1)                             0.1017     0.3539 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0204     0.3743 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0166     0.3909 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0137     0.4045 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0222     0.4268 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0207     0.4475 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0239     0.4714 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0170     0.4884 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0157     0.5041 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0203     0.5244 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0160     0.5404 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0193     0.5596 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0237     0.5833 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0234     0.6067 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0183     0.6250 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0131     0.6381 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0148     0.6529 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0154     0.6683 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0157     0.6840 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0167     0.7007 f
  mul__inst/U3157/ZN (INV_X2)                           0.0113     0.7120 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0117     0.7237 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0186     0.7423 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7423 r
  U159/ZN (INV_X4)                                      0.0080     0.7503 f
  U365/ZN (NOR2_X2)                                     0.0122     0.7625 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7625 r
  data arrival time                                                0.7625

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.7625
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3058


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:52 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_42T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9330 mW   (76%)
  Net Switching Power  = 910.5649 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8436 mW  (100%)

Cell Leakage Power     =  40.6127 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7441        9.6333e-03            1.8269            1.7556  (  45.20%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1889            0.9009           38.7852            2.1286  (  54.80%)
--------------------------------------------------------------------------------------------------
Total              2.9330 mW         0.9106 mW        40.6121 uW         3.8842 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:51:52 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_42T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_84T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1220     0.1220 r
  U339/ZN (INV_X8)                                      0.0257     0.1477 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1477 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0474     0.1951 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0245     0.2197 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0452     0.2648 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0164     0.2812 f
  mul__inst/U4966/ZN (INV_X2)                           0.0188     0.3000 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0227     0.3227 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0631     0.3858 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0187     0.4045 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0248     0.4293 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0396     0.4689 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0182     0.4872 f
  mul__inst/U4964/ZN (INV_X2)                           0.0154     0.5026 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0242     0.5268 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0286     0.5554 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0179     0.5733 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0356     0.6089 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0266     0.6355 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0252     0.6607 r
  mul__inst/U4631/ZN (INV_X2)                           0.0126     0.6733 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0155     0.6888 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0230     0.7118 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0222     0.7340 r
  mul__inst/U5114/ZN (INV_X4)                           0.0114     0.7454 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0249     0.7703 r
  mul__inst/U6499/ZN (INV_X2)                           0.0128     0.7831 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0177     0.8008 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0187     0.8195 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0213     0.8408 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8408 r
  U274/ZN (INV_X4)                                      0.0096     0.8504 f
  U358/ZN (NOR2_X2)                                     0.0170     0.8674 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8674 r
  data arrival time                                                0.8674

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0445    -0.0445
  data required time                                              -0.0445
  --------------------------------------------------------------------------
  data required time                                              -0.0445
  data arrival time                                               -0.8674
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9119


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1130     0.1130 r
  U208/ZN (INV_X4)                                      0.0133     0.1262 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1262 f
  mul__inst/U23/Z (BUF_X4)                              0.0414     0.1676 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0218     0.1895 r
  mul__inst/U3712/S (FA_X1)                             0.1407     0.3302 f
  mul__inst/U3713/S (FA_X1)                             0.1384     0.4686 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0253     0.4939 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0222     0.5161 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0172     0.5334 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0306     0.5640 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0269     0.5908 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0333     0.6241 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0219     0.6460 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0208     0.6667 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0262     0.6930 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0211     0.7141 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0245     0.7386 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0327     0.7713 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0305     0.8018 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0242     0.8260 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0168     0.8428 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0198     0.8627 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0196     0.8823 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0211     0.9034 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0213     0.9247 f
  mul__inst/U3157/ZN (INV_X2)                           0.0150     0.9397 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0151     0.9548 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0251     0.9799 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9799 r
  U159/ZN (INV_X4)                                      0.0096     0.9896 f
  U365/ZN (NOR2_X2)                                     0.0170     1.0066 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0066 r
  data arrival time                                                1.0066

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0445     0.4455
  data required time                                               0.4455
  --------------------------------------------------------------------------
  data required time                                               0.4455
  data arrival time                                               -1.0066
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5611


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:04 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_84T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9710 mW   (77%)
  Net Switching Power  = 911.9919 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8830 mW  (100%)

Cell Leakage Power     =  60.6111 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7605        9.6547e-03            2.6605            1.7728  (  44.95%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2105            0.9023           57.9498            2.1708  (  55.05%)
--------------------------------------------------------------------------------------------------
Total              2.9710 mW         0.9120 mW        60.6103 uW         3.9436 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:04 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_84T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_31T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0870     0.0870 r
  U313/ZN (INV_X8)                                      0.0162     0.1032 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1032 f
  mul__inst/U6967/ZN (INV_X8)                           0.0143     0.1176 r
  mul__inst/U6494/ZN (INV_X8)                           0.0089     0.1265 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0283     0.1548 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0109     0.1657 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0162     0.1818 f
  mul__inst/U6940/ZN (INV_X2)                           0.0115     0.1933 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0131     0.2064 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0135     0.2200 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0423     0.2623 r
  mul__inst/U4010/ZN (INV_X2)                           0.0103     0.2726 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0129     0.2855 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0181     0.3036 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0263     0.3299 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0133     0.3431 f
  mul__inst/U4964/ZN (INV_X2)                           0.0102     0.3534 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0178     0.3712 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0198     0.3909 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0130     0.4039 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0232     0.4271 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0199     0.4470 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0168     0.4638 r
  mul__inst/U4631/ZN (INV_X2)                           0.0094     0.4732 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0105     0.4837 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0165     0.5002 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0156     0.5158 r
  mul__inst/U5114/ZN (INV_X4)                           0.0082     0.5240 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0167     0.5407 r
  mul__inst/U6499/ZN (INV_X2)                           0.0097     0.5504 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0117     0.5621 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0135     0.5756 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0146     0.5902 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5902 r
  U274/ZN (INV_X4)                                      0.0075     0.5977 f
  U358/ZN (NOR2_X2)                                     0.0111     0.6089 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6089 r
  data arrival time                                                0.6089

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0328    -0.0328
  data required time                                              -0.0328
  --------------------------------------------------------------------------
  data required time                                              -0.0328
  data arrival time                                               -0.6089
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6417


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0808     0.0808 r
  U208/ZN (INV_X4)                                      0.0103     0.0911 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0911 f
  mul__inst/U23/Z (BUF_X4)                              0.0294     0.1205 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0152     0.1357 r
  mul__inst/U3712/S (FA_X1)                             0.0982     0.2339 f
  mul__inst/U3713/S (FA_X1)                             0.0931     0.3270 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0194     0.3464 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0153     0.3617 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0128     0.3745 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0203     0.3948 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0194     0.4142 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0218     0.4359 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0158     0.4517 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0144     0.4661 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0190     0.4851 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0147     0.4998 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0180     0.5178 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0217     0.5394 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0219     0.5614 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0170     0.5783 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0121     0.5904 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0137     0.6041 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0143     0.6184 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0145     0.6329 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0156     0.6485 f
  mul__inst/U3157/ZN (INV_X2)                           0.0104     0.6588 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0109     0.6698 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0171     0.6869 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6869 r
  U159/ZN (INV_X4)                                      0.0075     0.6943 f
  U365/ZN (NOR2_X2)                                     0.0111     0.7054 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7054 r
  data arrival time                                                0.7054

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0328     0.4572
  data required time                                               0.4572
  --------------------------------------------------------------------------
  data required time                                               0.4572
  data arrival time                                               -0.7054
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2483


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:16 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_31T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9017 mW   (76%)
  Net Switching Power  = 910.0284 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8117 mW  (100%)

Cell Leakage Power     =  37.1256 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7293        9.6286e-03            1.6799            1.7406  (  45.23%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1724            0.9004           35.4451            2.1082  (  54.77%)
--------------------------------------------------------------------------------------------------
Total              2.9017 mW         0.9100 mW        37.1250 uW         3.8488 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:16 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_31T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_28T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0853     0.0853 r
  U313/ZN (INV_X8)                                      0.0160     0.1013 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1013 f
  mul__inst/U6967/ZN (INV_X8)                           0.0140     0.1153 r
  mul__inst/U6494/ZN (INV_X8)                           0.0088     0.1241 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0277     0.1518 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0106     0.1624 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0159     0.1782 f
  mul__inst/U6940/ZN (INV_X2)                           0.0112     0.1894 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0129     0.2023 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0132     0.2156 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0414     0.2569 r
  mul__inst/U4010/ZN (INV_X2)                           0.0102     0.2671 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0126     0.2797 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0178     0.2975 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0256     0.3230 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0130     0.3361 f
  mul__inst/U4964/ZN (INV_X2)                           0.0100     0.3461 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0175     0.3636 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0194     0.3829 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0127     0.3956 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0226     0.4182 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0196     0.4377 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0164     0.4542 r
  mul__inst/U4631/ZN (INV_X2)                           0.0092     0.4634 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0103     0.4737 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0161     0.4898 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0153     0.5051 r
  mul__inst/U5114/ZN (INV_X4)                           0.0080     0.5132 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0163     0.5294 r
  mul__inst/U6499/ZN (INV_X2)                           0.0095     0.5390 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0113     0.5503 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0133     0.5636 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0143     0.5779 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5779 r
  U274/ZN (INV_X4)                                      0.0074     0.5853 f
  U358/ZN (NOR2_X2)                                     0.0108     0.5961 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.5961 r
  data arrival time                                                0.5961

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0275    -0.0275
  data required time                                              -0.0275
  --------------------------------------------------------------------------
  data required time                                              -0.0275
  data arrival time                                               -0.5961
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6236


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0792     0.0792 r
  U208/ZN (INV_X4)                                      0.0101     0.0894 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0894 f
  mul__inst/U23/Z (BUF_X4)                              0.0288     0.1182 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0148     0.1330 r
  mul__inst/U3712/S (FA_X1)                             0.0961     0.2291 f
  mul__inst/U3713/S (FA_X1)                             0.0909     0.3200 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0190     0.3390 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0150     0.3540 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0126     0.3666 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0198     0.3863 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0191     0.4054 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0212     0.4266 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0155     0.4422 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0141     0.4562 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0186     0.4748 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0144     0.4892 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0176     0.5068 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0211     0.5280 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0215     0.5495 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0166     0.5661 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0118     0.5780 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0134     0.5913 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0141     0.6054 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0142     0.6195 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0153     0.6348 f
  mul__inst/U3157/ZN (INV_X2)                           0.0101     0.6450 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0107     0.6557 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0167     0.6724 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6724 r
  U159/ZN (INV_X4)                                      0.0074     0.6797 f
  U365/ZN (NOR2_X2)                                     0.0108     0.6905 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.6905 r
  data arrival time                                                0.6905

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0275     0.4625
  data required time                                               0.4625
  --------------------------------------------------------------------------
  data required time                                               0.4625
  data arrival time                                               -0.6905
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2280


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:28 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_28T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.8999 mW   (76%)
  Net Switching Power  = 910.0056 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8100 mW  (100%)

Cell Leakage Power     =  36.2755 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7274        9.6284e-03            1.6437            1.7387  (  45.20%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1726            0.9004           34.6313            2.1076  (  54.80%)
--------------------------------------------------------------------------------------------------
Total              2.8999 mW         0.9100 mW        36.2750 uW         3.8462 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:28 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_28T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_34T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0888     0.0888 r
  U313/ZN (INV_X8)                                      0.0164     0.1052 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1052 f
  mul__inst/U6967/ZN (INV_X8)                           0.0147     0.1199 r
  mul__inst/U6494/ZN (INV_X8)                           0.0091     0.1290 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0289     0.1579 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0112     0.1690 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0165     0.1855 f
  mul__inst/U6940/ZN (INV_X2)                           0.0118     0.1973 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0134     0.2107 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0139     0.2246 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0432     0.2678 r
  mul__inst/U4010/ZN (INV_X2)                           0.0105     0.2783 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0132     0.2915 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0184     0.3099 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0270     0.3369 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0135     0.3504 f
  mul__inst/U4964/ZN (INV_X2)                           0.0105     0.3609 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0181     0.3790 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0202     0.3992 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0133     0.4125 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0238     0.4363 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0202     0.4564 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0173     0.4737 r
  mul__inst/U4631/ZN (INV_X2)                           0.0096     0.4833 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0108     0.4941 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0168     0.5109 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0160     0.5268 r
  mul__inst/U5114/ZN (INV_X4)                           0.0084     0.5352 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0171     0.5523 r
  mul__inst/U6499/ZN (INV_X2)                           0.0100     0.5622 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0120     0.5742 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0138     0.5880 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0149     0.6030 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6030 r
  U274/ZN (INV_X4)                                      0.0077     0.6106 f
  U358/ZN (NOR2_X2)                                     0.0114     0.6221 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6221 r
  data arrival time                                                0.6221

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0331    -0.0331
  data required time                                              -0.0331
  --------------------------------------------------------------------------
  data required time                                              -0.0331
  data arrival time                                               -0.6221
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6552


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0824     0.0824 r
  U208/ZN (INV_X4)                                      0.0105     0.0929 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0929 f
  mul__inst/U23/Z (BUF_X4)                              0.0300     0.1229 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0155     0.1384 r
  mul__inst/U3712/S (FA_X1)                             0.1003     0.2387 f
  mul__inst/U3713/S (FA_X1)                             0.0954     0.3342 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0196     0.3538 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0157     0.3695 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0130     0.3825 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0208     0.4033 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0197     0.4231 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0223     0.4454 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0162     0.4616 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0148     0.4764 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0193     0.4957 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0151     0.5108 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0183     0.5291 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0222     0.5513 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0223     0.5736 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0173     0.5909 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0124     0.6033 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0140     0.6173 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0146     0.6319 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0148     0.6467 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0159     0.6626 f
  mul__inst/U3157/ZN (INV_X2)                           0.0106     0.6732 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0111     0.6843 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0175     0.7018 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7018 r
  U159/ZN (INV_X4)                                      0.0077     0.7095 f
  U365/ZN (NOR2_X2)                                     0.0114     0.7209 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7209 r
  data arrival time                                                0.7209

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0331     0.4569
  data required time                                               0.4569
  --------------------------------------------------------------------------
  data required time                                               0.4569
  data arrival time                                               -0.7209
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2640


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:40 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_34T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9277 mW   (76%)
  Net Switching Power  = 910.1918 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8379 mW  (100%)

Cell Leakage Power     =  38.0165 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7456        9.6341e-03            1.7174            1.7569  (  45.33%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1822            0.9006           36.2985            2.1190  (  54.67%)
--------------------------------------------------------------------------------------------------
Total              2.9277 mW         0.9102 mW        38.0159 uW         3.8759 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:40 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_34T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_41T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0930     0.0930 r
  U313/ZN (INV_X8)                                      0.0169     0.1099 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1099 f
  mul__inst/U6967/ZN (INV_X8)                           0.0154     0.1254 r
  mul__inst/U6494/ZN (INV_X8)                           0.0095     0.1348 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0304     0.1652 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0118     0.1771 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0172     0.1943 f
  mul__inst/U6940/ZN (INV_X2)                           0.0124     0.2067 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0140     0.2207 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0146     0.2353 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0454     0.2807 r
  mul__inst/U4010/ZN (INV_X2)                           0.0109     0.2916 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0139     0.3055 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0192     0.3248 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0286     0.3534 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0140     0.3674 f
  mul__inst/U4964/ZN (INV_X2)                           0.0111     0.3785 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0189     0.3974 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0211     0.4185 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0139     0.4325 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0253     0.4578 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0209     0.4787 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0183     0.4970 r
  mul__inst/U4631/ZN (INV_X2)                           0.0101     0.5071 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0114     0.5185 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0176     0.5361 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0167     0.5528 r
  mul__inst/U5114/ZN (INV_X4)                           0.0087     0.5616 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0181     0.5796 r
  mul__inst/U6499/ZN (INV_X2)                           0.0105     0.5901 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0127     0.6028 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0144     0.6173 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0157     0.6330 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6330 r
  U274/ZN (INV_X4)                                      0.0080     0.6410 f
  U358/ZN (NOR2_X2)                                     0.0121     0.6531 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6531 r
  data arrival time                                                0.6531

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0332    -0.0332
  data required time                                              -0.0332
  --------------------------------------------------------------------------
  data required time                                              -0.0332
  data arrival time                                               -0.6531
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6863


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0862     0.0862 r
  U208/ZN (INV_X4)                                      0.0110     0.0972 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0972 f
  mul__inst/U23/Z (BUF_X4)                              0.0314     0.1287 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0164     0.1450 r
  mul__inst/U3712/S (FA_X1)                             0.1054     0.2505 f
  mul__inst/U3713/S (FA_X1)                             0.1009     0.3514 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0203     0.3717 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0165     0.3881 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0136     0.4017 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0220     0.4238 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0206     0.4444 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0237     0.4680 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0169     0.4849 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0156     0.5005 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0202     0.5207 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0159     0.5366 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0191     0.5557 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0235     0.5792 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0233     0.6025 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0182     0.6207 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0130     0.6336 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0147     0.6484 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0153     0.6637 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0156     0.6793 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0166     0.6959 f
  mul__inst/U3157/ZN (INV_X2)                           0.0112     0.7071 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0116     0.7187 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0184     0.7371 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7371 r
  U159/ZN (INV_X4)                                      0.0080     0.7451 f
  U365/ZN (NOR2_X2)                                     0.0121     0.7572 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7572 r
  data arrival time                                                0.7572

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0332     0.4568
  data required time                                               0.4568
  --------------------------------------------------------------------------
  data required time                                               0.4568
  data arrival time                                               -0.7572
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3005


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:51 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_41T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9481 mW   (76%)
  Net Switching Power  = 910.5952 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8587 mW  (100%)

Cell Leakage Power     =  40.2704 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7597        9.6333e-03            1.8125            1.7712  (  45.43%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1884            0.9010           38.4572            2.1278  (  54.57%)
--------------------------------------------------------------------------------------------------
Total              2.9481 mW         0.9106 mW        40.2698 uW         3.8989 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:52:51 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_41T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_109T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1411     0.1411 r
  U315/ZN (INV_X8)                                      0.0312     0.1724 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1724 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0370     0.2094 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0707     0.2801 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0715     0.3516 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0700     0.4216 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0710     0.4925 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0264     0.5189 f
  mul__inst/U6805/ZN (INV_X2)                           0.0181     0.5369 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0321     0.5690 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0530     0.6220 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0753     0.6973 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0781     0.7754 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0408     0.8162 f
  mul__inst/U7201/ZN (INV_X2)                           0.0211     0.8373 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0201     0.8574 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0312     0.8886 r
  mul__inst/U6809/ZN (INV_X2)                           0.0143     0.9029 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0274     0.9304 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0169     0.9473 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0332     0.9805 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9805 r
  U276/ZN (INV_X4)                                      0.0107     0.9912 f
  U360/ZN (NOR2_X2)                                     0.0202     1.0114 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0114 r
  data arrival time                                                1.0114

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0503    -0.0503
  data required time                                              -0.0503
  --------------------------------------------------------------------------
  data required time                                              -0.0503
  data arrival time                                               -1.0114
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0617


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1305     0.1305 r
  U208/ZN (INV_X4)                                      0.0148     0.1453 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1453 f
  mul__inst/U23/Z (BUF_X4)                              0.0480     0.1933 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0255     0.2188 r
  mul__inst/U3712/S (FA_X1)                             0.1637     0.3825 f
  mul__inst/U3713/S (FA_X1)                             0.1627     0.5453 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0287     0.5739 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0262     0.6001 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0193     0.6194 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0362     0.6556 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0313     0.6869 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0397     0.7266 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0256     0.7521 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0243     0.7764 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0299     0.8063 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0246     0.8309 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0282     0.8591 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0390     0.8982 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0355     0.9337 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0284     0.9621 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0190     0.9812 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0233     1.0044 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0224     1.0268 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0246     1.0514 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0244     1.0759 f
  mul__inst/U3157/ZN (INV_X2)                           0.0175     1.0934 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0174     1.1108 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0296     1.1403 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1403 r
  U159/ZN (INV_X4)                                      0.0107     1.1510 f
  U365/ZN (NOR2_X2)                                     0.0202     1.1713 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1713 r
  data arrival time                                                1.1713

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0503     0.4397
  data required time                                               0.4397
  --------------------------------------------------------------------------
  data required time                                               0.4397
  data arrival time                                               -1.1713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7316


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:01 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_109T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9891 mW   (77%)
  Net Switching Power  = 912.9757 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9021 mW  (100%)

Cell Leakage Power     =  78.9886 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7756        9.6673e-03            3.4217            1.7887  (  44.93%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2135            0.9033           75.5659            2.1924  (  55.07%)
--------------------------------------------------------------------------------------------------
Total              2.9891 mW         0.9130 mW        78.9876 uW         3.9811 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:01 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_109T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_62T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1065     0.1065 r
  U339/ZN (INV_X8)                                      0.0229     0.1294 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1294 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0405     0.1699 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0215     0.1913 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0380     0.2293 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0145     0.2438 f
  mul__inst/U4966/ZN (INV_X2)                           0.0161     0.2600 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0200     0.2800 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0546     0.3346 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0163     0.3509 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0219     0.3727 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0337     0.4064 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0159     0.4223 f
  mul__inst/U4964/ZN (INV_X2)                           0.0131     0.4354 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0213     0.4568 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0246     0.4813 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0158     0.4971 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0301     0.5272 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0235     0.5507 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0215     0.5723 r
  mul__inst/U4631/ZN (INV_X2)                           0.0114     0.5836 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0133     0.5969 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0201     0.6170 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0192     0.6362 r
  mul__inst/U5114/ZN (INV_X4)                           0.0100     0.6462 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0212     0.6675 r
  mul__inst/U6499/ZN (INV_X2)                           0.0116     0.6791 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0151     0.6942 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0164     0.7106 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0183     0.7289 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7289 r
  U274/ZN (INV_X4)                                      0.0087     0.7376 f
  U358/ZN (NOR2_X2)                                     0.0145     0.7521 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7521 r
  data arrival time                                                0.7521

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0390    -0.0390
  data required time                                              -0.0390
  --------------------------------------------------------------------------
  data required time                                              -0.0390
  data arrival time                                               -0.7521
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7911


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0987     0.0987 r
  U208/ZN (INV_X4)                                      0.0120     0.1107 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1107 f
  mul__inst/U23/Z (BUF_X4)                              0.0361     0.1468 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0189     0.1657 r
  mul__inst/U3712/S (FA_X1)                             0.1218     0.2875 f
  mul__inst/U3713/S (FA_X1)                             0.1184     0.4060 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0226     0.4285 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0192     0.4477 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0154     0.4631 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0260     0.4892 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0234     0.5126 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0281     0.5406 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0191     0.5597 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0180     0.5777 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0231     0.6008 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0184     0.6192 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0216     0.6408 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0276     0.6684 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0265     0.6950 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0209     0.7158 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0149     0.7308 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0171     0.7478 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0175     0.7653 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0181     0.7835 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0189     0.8023 f
  mul__inst/U3157/ZN (INV_X2)                           0.0130     0.8154 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0132     0.8286 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0215     0.8501 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8501 r
  U159/ZN (INV_X4)                                      0.0087     0.8588 f
  U365/ZN (NOR2_X2)                                     0.0145     0.8733 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8733 r
  data arrival time                                                0.8733

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0390     0.4510
  data required time                                               0.4510
  --------------------------------------------------------------------------
  data required time                                               0.4510
  data arrival time                                               -0.8733
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4223


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:11 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_62T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9597 mW   (76%)
  Net Switching Power  = 910.9557 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8706 mW  (100%)

Cell Leakage Power     =  48.6709 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7639        9.6424e-03            2.1644            1.7757  (  45.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1957            0.9013           46.5057            2.1436  (  54.69%)
--------------------------------------------------------------------------------------------------
Total              2.9597 mW         0.9110 mW        48.6702 uW         3.9193 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:11 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_62T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_67T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1099     0.1099 r
  U339/ZN (INV_X8)                                      0.0235     0.1334 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1334 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0420     0.1754 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0221     0.1975 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0395     0.2370 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0149     0.2520 f
  mul__inst/U4966/ZN (INV_X2)                           0.0167     0.2687 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0206     0.2893 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0565     0.3459 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0168     0.3626 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0226     0.3852 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0350     0.4202 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0164     0.4366 f
  mul__inst/U4964/ZN (INV_X2)                           0.0136     0.4502 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0219     0.4722 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0254     0.4976 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0163     0.5139 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0313     0.5452 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0241     0.5693 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0223     0.5917 r
  mul__inst/U4631/ZN (INV_X2)                           0.0117     0.6033 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0137     0.6171 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0207     0.6378 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0198     0.6576 r
  mul__inst/U5114/ZN (INV_X4)                           0.0104     0.6679 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0220     0.6900 r
  mul__inst/U6499/ZN (INV_X2)                           0.0119     0.7018 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0157     0.7175 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0169     0.7344 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0189     0.7533 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7533 r
  U274/ZN (INV_X4)                                      0.0089     0.7622 f
  U358/ZN (NOR2_X2)                                     0.0150     0.7773 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7773 r
  data arrival time                                                0.7773

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0391    -0.0391
  data required time                                              -0.0391
  --------------------------------------------------------------------------
  data required time                                              -0.0391
  data arrival time                                               -0.7773
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8163


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1018     0.1018 r
  U208/ZN (INV_X4)                                      0.0123     0.1141 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1141 f
  mul__inst/U23/Z (BUF_X4)                              0.0372     0.1513 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0196     0.1709 r
  mul__inst/U3712/S (FA_X1)                             0.1260     0.2969 f
  mul__inst/U3713/S (FA_X1)                             0.1228     0.4198 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0232     0.4429 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0198     0.4628 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0159     0.4787 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0271     0.5057 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0242     0.5299 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0292     0.5591 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0197     0.5788 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0186     0.5974 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0238     0.6212 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0191     0.6402 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0222     0.6624 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0288     0.6912 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0274     0.7186 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0215     0.7401 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0154     0.7555 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0176     0.7731 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0180     0.7910 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0187     0.8097 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0194     0.8292 f
  mul__inst/U3157/ZN (INV_X2)                           0.0135     0.8427 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0136     0.8563 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0223     0.8786 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8786 r
  U159/ZN (INV_X4)                                      0.0089     0.8875 f
  U365/ZN (NOR2_X2)                                     0.0150     0.9025 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9025 r
  data arrival time                                                0.9025

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0391     0.4509
  data required time                                               0.4509
  --------------------------------------------------------------------------
  data required time                                               0.4509
  data arrival time                                               -0.9025
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4516


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:19 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_67T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9605 mW   (76%)
  Net Switching Power  = 911.1143 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8716 mW  (100%)

Cell Leakage Power     =  51.0719 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7615        9.6444e-03            2.2644            1.7734  (  45.21%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1990            0.9015           48.8067            2.1493  (  54.79%)
--------------------------------------------------------------------------------------------------
Total              2.9605 mW         0.9111 mW        51.0712 uW         3.9227 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:19 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_67T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_125T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1539     0.1539 r
  U339/ZN (INV_X8)                                      0.0317     0.1856 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1856 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0619     0.2475 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0313     0.2788 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0599     0.3387 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0205     0.3592 f
  mul__inst/U4966/ZN (INV_X2)                           0.0240     0.3833 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0284     0.4116 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0804     0.4920 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0236     0.5155 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0310     0.5465 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0519     0.5985 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0231     0.6216 f
  mul__inst/U4964/ZN (INV_X2)                           0.0196     0.6412 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0301     0.6713 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0373     0.7086 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0220     0.7306 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0471     0.7778 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0336     0.8114 f
  mul__inst/U21/ZN (NAND2_X2)                           0.0361     0.8475 r
  mul__inst/U4591/ZN (NAND2_X4)                         0.0347     0.8822 f
  mul__inst/U4466/ZN (NOR3_X1)                          0.0716     0.9538 r
  mul__inst/U1409/ZN (OAI21_X1)                         0.0418     0.9956 f
  mul__inst/U4106/ZN (INV_X2)                           0.0222     1.0178 r
  mul__inst/U4100/ZN (NOR2_X2)                          0.0206     1.0384 f
  mul__inst/U1411/ZN (NAND3_X2)                         0.0366     1.0751 r
  mul__inst/d[36] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0751 r
  U379/ZN (INV_X4)                                      0.0115     1.0865 f
  U363/ZN (NOR2_X2)                                     0.0224     1.1089 r
  c_reg_reg[25]/D (DFFR_X1)                             0.0000     1.1089 r
  data arrival time                                                1.1089

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0512    -0.0512
  data required time                                              -0.0512
  --------------------------------------------------------------------------
  data required time                                              -0.0512
  data arrival time                                               -1.1089
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1601


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1422     0.1422 r
  U208/ZN (INV_X4)                                      0.0159     0.1581 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1581 f
  mul__inst/U23/Z (BUF_X4)                              0.0525     0.2106 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0280     0.2385 r
  mul__inst/U3712/S (FA_X1)                             0.1792     0.4177 f
  mul__inst/U3713/S (FA_X1)                             0.1790     0.5967 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0310     0.6278 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0290     0.6567 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0208     0.6775 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0400     0.7175 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0344     0.7518 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0440     0.7959 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0281     0.8240 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0268     0.8508 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0323     0.8831 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0270     0.9101 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0308     0.9410 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0433     0.9843 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0390     1.0233 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0314     1.0546 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0206     1.0752 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0256     1.1008 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0243     1.1251 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0270     1.1521 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0266     1.1787 f
  mul__inst/U3157/ZN (INV_X2)                           0.0191     1.1978 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0189     1.2167 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0326     1.2493 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.2493 r
  U159/ZN (INV_X4)                                      0.0115     1.2608 f
  U365/ZN (NOR2_X2)                                     0.0224     1.2832 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2832 r
  data arrival time                                                1.2832

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0512     0.4388
  data required time                                               0.4388
  --------------------------------------------------------------------------
  data required time                                               0.4388
  data arrival time                                               -1.2832
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8444


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:30 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_125T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   3.0077 mW   (77%)
  Net Switching Power  = 913.3933 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9210 mW  (100%)

Cell Leakage Power     =  93.9938 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7861        9.6713e-03            4.0437            1.7998  (  44.83%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2216            0.9037           89.9490            2.2153  (  55.17%)
--------------------------------------------------------------------------------------------------
Total              3.0077 mW         0.9134 mW        93.9928 uW         4.0150 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:30 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_125T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_100T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1341     0.1341 r
  U315/ZN (INV_X8)                                      0.0298     0.1639 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1639 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0349     0.1988 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0670     0.2658 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0676     0.3334 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0662     0.3995 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0671     0.4666 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0249     0.4916 f
  mul__inst/U6805/ZN (INV_X2)                           0.0170     0.5086 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0307     0.5393 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0500     0.5893 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0712     0.6604 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0740     0.7344 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0386     0.7730 f
  mul__inst/U7201/ZN (INV_X2)                           0.0199     0.7929 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0192     0.8121 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0294     0.8414 r
  mul__inst/U6809/ZN (INV_X2)                           0.0137     0.8552 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0259     0.8810 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0163     0.8973 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0314     0.9287 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9287 r
  U276/ZN (INV_X4)                                      0.0103     0.9390 f
  U360/ZN (NOR2_X2)                                     0.0190     0.9580 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9580 r
  data arrival time                                                0.9580

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0452    -0.0452
  data required time                                              -0.0452
  --------------------------------------------------------------------------
  data required time                                              -0.0452
  data arrival time                                               -0.9580
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0032


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1240     0.1240 r
  U208/ZN (INV_X4)                                      0.0142     0.1383 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1383 f
  mul__inst/U23/Z (BUF_X4)                              0.0455     0.1838 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0241     0.2079 r
  mul__inst/U3712/S (FA_X1)                             0.1552     0.3631 f
  mul__inst/U3713/S (FA_X1)                             0.1538     0.5170 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0275     0.5444 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0247     0.5691 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0186     0.5877 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0341     0.6218 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0296     0.6514 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0373     0.6887 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0242     0.7129 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0230     0.7359 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0285     0.7644 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0232     0.7877 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0268     0.8145 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0367     0.8512 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0337     0.8848 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0269     0.9117 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0182     0.9299 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0220     0.9519 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0214     0.9733 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0233     0.9965 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0233     1.0198 f
  mul__inst/U3157/ZN (INV_X2)                           0.0165     1.0363 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0165     1.0529 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0280     1.0808 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0808 r
  U159/ZN (INV_X4)                                      0.0103     1.0911 f
  U365/ZN (NOR2_X2)                                     0.0190     1.1102 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1102 r
  data arrival time                                                1.1102

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0452     0.4448
  data required time                                               0.4448
  --------------------------------------------------------------------------
  data required time                                               0.4448
  data arrival time                                               -1.1102
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6653


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:42 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_100T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9948 mW   (77%)
  Net Switching Power  = 912.5398 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9073 mW  (100%)

Cell Leakage Power     =  71.7145 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7802        9.6653e-03            3.1203            1.7930  (  45.06%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2146            0.9029           68.5933            2.1860  (  54.94%)
--------------------------------------------------------------------------------------------------
Total              2.9948 mW         0.9125 mW        71.7136 uW         3.9790 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:42 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_100T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_49T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0980     0.0980 r
  U313/ZN (INV_X8)                                      0.0176     0.1156 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1156 f
  mul__inst/U6967/ZN (INV_X8)                           0.0164     0.1319 r
  mul__inst/U6494/ZN (INV_X8)                           0.0099     0.1418 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0322     0.1740 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0125     0.1865 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0182     0.2047 f
  mul__inst/U6940/ZN (INV_X2)                           0.0130     0.2177 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0147     0.2324 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0154     0.2478 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0481     0.2960 r
  mul__inst/U4010/ZN (INV_X2)                           0.0113     0.3073 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0148     0.3221 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0202     0.3423 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0305     0.3728 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0147     0.3875 f
  mul__inst/U4964/ZN (INV_X2)                           0.0119     0.3994 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0198     0.4192 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0224     0.4416 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0147     0.4563 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0271     0.4834 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0219     0.5053 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0196     0.5248 r
  mul__inst/U4631/ZN (INV_X2)                           0.0107     0.5355 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0121     0.5475 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0185     0.5661 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0176     0.5837 r
  mul__inst/U5114/ZN (INV_X4)                           0.0092     0.5929 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0192     0.6121 r
  mul__inst/U6499/ZN (INV_X2)                           0.0109     0.6231 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0136     0.6367 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0152     0.6518 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0167     0.6685 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6685 r
  U274/ZN (INV_X4)                                      0.0083     0.6768 f
  U358/ZN (NOR2_X2)                                     0.0130     0.6898 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6898 r
  data arrival time                                                0.6898

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0334    -0.0334
  data required time                                              -0.0334
  --------------------------------------------------------------------------
  data required time                                              -0.0334
  data arrival time                                               -0.6898
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7232


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0908     0.0908 r
  U208/ZN (INV_X4)                                      0.0114     0.1022 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1022 f
  mul__inst/U23/Z (BUF_X4)                              0.0332     0.1354 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0173     0.1527 r
  mul__inst/U3712/S (FA_X1)                             0.1115     0.2642 f
  mul__inst/U3713/S (FA_X1)                             0.1074     0.3716 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0211     0.3927 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0175     0.4102 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0143     0.4244 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0235     0.4479 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0216     0.4696 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0253     0.4949 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0177     0.5126 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0165     0.5291 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0213     0.5504 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0168     0.5672 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0201     0.5873 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0250     0.6123 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0245     0.6368 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0191     0.6559 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0137     0.6696 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0156     0.6852 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0162     0.7014 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0165     0.7179 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0174     0.7353 f
  mul__inst/U3157/ZN (INV_X2)                           0.0119     0.7472 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0122     0.7594 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0196     0.7790 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7790 r
  U159/ZN (INV_X4)                                      0.0083     0.7873 f
  U365/ZN (NOR2_X2)                                     0.0130     0.8003 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8003 r
  data arrival time                                                0.8003

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0334     0.4566
  data required time                                               0.4566
  --------------------------------------------------------------------------
  data required time                                               0.4566
  data arrival time                                               -0.8003
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3436


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:52 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_49T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9149 mW   (76%)
  Net Switching Power  = 910.8271 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8258 mW  (100%)

Cell Leakage Power     =  43.1643 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7181        9.6367e-03            1.9342            1.7297  (  44.71%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1968            0.9012           41.2295            2.1392  (  55.29%)
--------------------------------------------------------------------------------------------------
Total              2.9149 mW         0.9108 mW        43.1637 uW         3.8689 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:53:52 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_49T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_36T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0900     0.0900 r
  U313/ZN (INV_X8)                                      0.0166     0.1065 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1065 f
  mul__inst/U6967/ZN (INV_X8)                           0.0149     0.1214 r
  mul__inst/U6494/ZN (INV_X8)                           0.0092     0.1306 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0293     0.1599 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0113     0.1713 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0167     0.1880 f
  mul__inst/U6940/ZN (INV_X2)                           0.0120     0.1999 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0136     0.2135 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0141     0.2276 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0438     0.2714 r
  mul__inst/U4010/ZN (INV_X2)                           0.0106     0.2821 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0134     0.2954 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0187     0.3141 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0274     0.3415 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0136     0.3551 f
  mul__inst/U4964/ZN (INV_X2)                           0.0107     0.3658 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0183     0.3842 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0204     0.4046 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0135     0.4181 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0242     0.4423 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0204     0.4627 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0176     0.4803 r
  mul__inst/U4631/ZN (INV_X2)                           0.0098     0.4900 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0109     0.5010 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0170     0.5180 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0162     0.5341 r
  mul__inst/U5114/ZN (INV_X4)                           0.0085     0.5426 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0174     0.5600 r
  mul__inst/U6499/ZN (INV_X2)                           0.0101     0.5701 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0122     0.5823 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0140     0.5963 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0152     0.6114 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6114 r
  U274/ZN (INV_X4)                                      0.0078     0.6192 f
  U358/ZN (NOR2_X2)                                     0.0116     0.6309 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6309 r
  data arrival time                                                0.6309

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0332    -0.0332
  data required time                                              -0.0332
  --------------------------------------------------------------------------
  data required time                                              -0.0332
  data arrival time                                               -0.6309
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6640


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0835     0.0835 r
  U208/ZN (INV_X4)                                      0.0107     0.0941 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0941 f
  mul__inst/U23/Z (BUF_X4)                              0.0304     0.1245 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0158     0.1403 r
  mul__inst/U3712/S (FA_X1)                             0.1018     0.2421 f
  mul__inst/U3713/S (FA_X1)                             0.0970     0.3391 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0198     0.3589 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0159     0.3748 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0132     0.3880 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0211     0.4091 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0200     0.4291 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0227     0.4518 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0164     0.4682 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0150     0.4832 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0196     0.5028 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0153     0.5181 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0185     0.5366 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0225     0.5592 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0226     0.5818 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0176     0.5993 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0125     0.6119 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0142     0.6260 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0148     0.6409 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0150     0.6559 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0161     0.6720 f
  mul__inst/U3157/ZN (INV_X2)                           0.0108     0.6828 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0113     0.6940 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0178     0.7118 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7118 r
  U159/ZN (INV_X4)                                      0.0078     0.7195 f
  U365/ZN (NOR2_X2)                                     0.0116     0.7312 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7312 r
  data arrival time                                                0.7312

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0332     0.4568
  data required time                                               0.4568
  --------------------------------------------------------------------------
  data required time                                               0.4568
  data arrival time                                               -0.7312
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2743


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:03 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_36T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9228 mW   (76%)
  Net Switching Power  = 910.3117 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8331 mW  (100%)

Cell Leakage Power     =  38.6344 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7338        9.6309e-03            1.7435            1.7452  (  45.07%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1890            0.9007           36.8903            2.1266  (  54.93%)
--------------------------------------------------------------------------------------------------
Total              2.9228 mW         0.9103 mW        38.6338 uW         3.8717 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:03 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_36T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_116T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1467     0.1467 r
  U315/ZN (INV_X8)                                      0.0324     0.1791 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1791 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0387     0.2178 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0735     0.2913 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0746     0.3659 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0731     0.4390 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0740     0.5130 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0274     0.5404 f
  mul__inst/U6805/ZN (INV_X2)                           0.0188     0.5592 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0331     0.5923 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0554     0.6477 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0786     0.7263 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0813     0.8076 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0426     0.8502 f
  mul__inst/U7201/ZN (INV_X2)                           0.0220     0.8722 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0207     0.8929 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0326     0.9255 r
  mul__inst/U6809/ZN (INV_X2)                           0.0148     0.9403 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0287     0.9690 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0174     0.9864 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0347     1.0211 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0211 r
  U276/ZN (INV_X4)                                      0.0110     1.0321 f
  U360/ZN (NOR2_X2)                                     0.0211     1.0532 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0532 r
  data arrival time                                                1.0532

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0510    -0.0510
  data required time                                              -0.0510
  --------------------------------------------------------------------------
  data required time                                              -0.0510
  data arrival time                                               -1.0532
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1042


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1356     0.1356 r
  U208/ZN (INV_X4)                                      0.0153     0.1508 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1508 f
  mul__inst/U23/Z (BUF_X4)                              0.0499     0.2008 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0266     0.2273 r
  mul__inst/U3712/S (FA_X1)                             0.1704     0.3977 f
  mul__inst/U3713/S (FA_X1)                             0.1698     0.5675 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0297     0.5972 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0274     0.6245 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0200     0.6445 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0378     0.6823 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0326     0.7149 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0416     0.7564 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0267     0.7831 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0254     0.8085 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0309     0.8394 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0257     0.8651 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0294     0.8944 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0409     0.9353 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0370     0.9723 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0297     1.0020 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0197     1.0217 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0243     1.0460 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0232     1.0692 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0256     1.0948 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0254     1.1202 f
  mul__inst/U3157/ZN (INV_X2)                           0.0182     1.1384 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0181     1.1564 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0309     1.1874 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1874 r
  U159/ZN (INV_X4)                                      0.0110     1.1984 f
  U365/ZN (NOR2_X2)                                     0.0211     1.2195 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2195 r
  data arrival time                                                1.2195

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0510     0.4390
  data required time                                               0.4390
  --------------------------------------------------------------------------
  data required time                                               0.4390
  data arrival time                                               -1.2195
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7805


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:14 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_116T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9949 mW   (77%)
  Net Switching Power  = 913.2094 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9081 mW  (100%)

Cell Leakage Power     =  85.2098 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7761        9.6692e-03            3.6790            1.7894  (  44.81%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2188            0.9035           81.5298            2.2039  (  55.19%)
--------------------------------------------------------------------------------------------------
Total              2.9949 mW         0.9132 mW        85.2088 uW         3.9933 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:14 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_116T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_99T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1334     0.1334 r
  U315/ZN (INV_X8)                                      0.0297     0.1630 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1630 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0347     0.1977 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0666     0.2642 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0671     0.3314 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0657     0.3971 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0667     0.4638 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0248     0.4886 f
  mul__inst/U6805/ZN (INV_X2)                           0.0169     0.5055 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0305     0.5360 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0497     0.5857 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0707     0.6564 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0735     0.7299 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0383     0.7682 f
  mul__inst/U7201/ZN (INV_X2)                           0.0198     0.7880 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0191     0.8071 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0292     0.8363 r
  mul__inst/U6809/ZN (INV_X2)                           0.0137     0.8500 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0257     0.8756 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0162     0.8918 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0312     0.9230 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9230 r
  U276/ZN (INV_X4)                                      0.0103     0.9333 f
  U360/ZN (NOR2_X2)                                     0.0189     0.9522 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9522 r
  data arrival time                                                0.9522

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0452    -0.0452
  data required time                                              -0.0452
  --------------------------------------------------------------------------
  data required time                                              -0.0452
  data arrival time                                               -0.9522
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9973


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1234     0.1234 r
  U208/ZN (INV_X4)                                      0.0142     0.1375 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1375 f
  mul__inst/U23/Z (BUF_X4)                              0.0453     0.1828 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0240     0.2068 r
  mul__inst/U3712/S (FA_X1)                             0.1543     0.3611 f
  mul__inst/U3713/S (FA_X1)                             0.1528     0.5140 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0273     0.5413 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0245     0.5658 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0185     0.5843 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0339     0.6182 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0294     0.6476 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0371     0.6847 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0240     0.7087 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0228     0.7316 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0284     0.7600 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0231     0.7831 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0267     0.8097 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0365     0.8462 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0334     0.8796 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0267     0.9063 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0181     0.9244 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0218     0.9463 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0212     0.9675 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0231     0.9906 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0231     1.0138 f
  mul__inst/U3157/ZN (INV_X2)                           0.0164     1.0302 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0165     1.0467 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0278     1.0744 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0744 r
  U159/ZN (INV_X4)                                      0.0103     1.0847 f
  U365/ZN (NOR2_X2)                                     0.0189     1.1036 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1036 r
  data arrival time                                                1.1036

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0452     0.4448
  data required time                                               0.4448
  --------------------------------------------------------------------------
  data required time                                               0.4448
  data arrival time                                               -1.1036
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6588


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:25 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_99T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9879 mW   (77%)
  Net Switching Power  = 912.5513 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9004 mW  (100%)

Cell Leakage Power     =  70.9625 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7752        9.6654e-03            3.0893            1.7879  (  45.02%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2127            0.9029           67.8723            2.1835  (  54.98%)
--------------------------------------------------------------------------------------------------
Total              2.9879 mW         0.9126 mW        70.9616 uW         3.9714 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:25 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_99T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_96T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1310     0.1310 r
  U315/ZN (INV_X8)                                      0.0292     0.1602 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1602 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0340     0.1943 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0654     0.2596 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0659     0.3255 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0645     0.3901 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0654     0.4555 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0244     0.4798 f
  mul__inst/U6805/ZN (INV_X2)                           0.0166     0.4965 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0301     0.5266 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0486     0.5752 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0693     0.6445 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0722     0.7167 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0376     0.7543 f
  mul__inst/U7201/ZN (INV_X2)                           0.0194     0.7737 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0188     0.7926 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0286     0.8211 r
  mul__inst/U6809/ZN (INV_X2)                           0.0135     0.8346 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0252     0.8598 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0159     0.8756 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0306     0.9062 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9062 r
  U276/ZN (INV_X4)                                      0.0101     0.9163 f
  U360/ZN (NOR2_X2)                                     0.0185     0.9349 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9349 r
  data arrival time                                                0.9349

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0451    -0.0451
  data required time                                              -0.0451
  --------------------------------------------------------------------------
  data required time                                              -0.0451
  data arrival time                                               -0.9349
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9799


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1212     0.1212 r
  U208/ZN (INV_X4)                                      0.0140     0.1352 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1352 f
  mul__inst/U23/Z (BUF_X4)                              0.0445     0.1797 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0235     0.2032 r
  mul__inst/U3712/S (FA_X1)                             0.1516     0.3548 f
  mul__inst/U3713/S (FA_X1)                             0.1499     0.5047 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0269     0.5316 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0241     0.5557 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0182     0.5739 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0332     0.6071 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0289     0.6360 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0363     0.6722 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0236     0.6958 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0224     0.7182 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0280     0.7462 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0227     0.7689 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0262     0.7951 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0357     0.8308 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0328     0.8636 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0262     0.8897 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0179     0.9076 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0214     0.9290 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0209     0.9499 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0227     0.9726 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0227     0.9953 f
  mul__inst/U3157/ZN (INV_X2)                           0.0161     1.0115 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0162     1.0277 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0272     1.0549 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0549 r
  U159/ZN (INV_X4)                                      0.0101     1.0650 f
  U365/ZN (NOR2_X2)                                     0.0185     1.0836 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0836 r
  data arrival time                                                1.0836

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0451     0.4449
  data required time                                               0.4449
  --------------------------------------------------------------------------
  data required time                                               0.4449
  data arrival time                                               -1.0836
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6386


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:36 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_96T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9766 mW   (77%)
  Net Switching Power  = 912.4595 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8890 mW  (100%)

Cell Leakage Power     =  68.7308 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7645        9.6633e-03            2.9969            1.7771  (  44.90%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2121            0.9028           65.7331            2.1806  (  55.10%)
--------------------------------------------------------------------------------------------------
Total              2.9766 mW         0.9125 mW        68.7299 uW         3.9578 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:36 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_96T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_122T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1515     0.1515 r
  U339/ZN (INV_X8)                                      0.0312     0.1827 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1827 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0608     0.2435 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0308     0.2743 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0588     0.3330 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0202     0.3532 f
  mul__inst/U4966/ZN (INV_X2)                           0.0236     0.3769 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0279     0.4048 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0791     0.4838 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0232     0.5070 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0305     0.5375 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0510     0.5886 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0227     0.6113 f
  mul__inst/U4964/ZN (INV_X2)                           0.0193     0.6306 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0296     0.6602 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0366     0.6968 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0217     0.7186 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0462     0.7648 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0330     0.7978 f
  mul__inst/U21/ZN (NAND2_X2)                           0.0355     0.8333 r
  mul__inst/U4591/ZN (NAND2_X4)                         0.0342     0.8675 f
  mul__inst/U4466/ZN (NOR3_X1)                          0.0702     0.9377 r
  mul__inst/U1409/ZN (OAI21_X1)                         0.0412     0.9789 f
  mul__inst/U4106/ZN (INV_X2)                           0.0218     1.0007 r
  mul__inst/U4100/ZN (NOR2_X2)                          0.0204     1.0211 f
  mul__inst/U1411/ZN (NAND3_X2)                         0.0360     1.0571 r
  mul__inst/d[36] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0571 r
  U379/ZN (INV_X4)                                      0.0113     1.0684 f
  U363/ZN (NOR2_X2)                                     0.0220     1.0903 r
  c_reg_reg[25]/D (DFFR_X1)                             0.0000     1.0903 r
  data arrival time                                                1.0903

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0511    -0.0511
  data required time                                              -0.0511
  --------------------------------------------------------------------------
  data required time                                              -0.0511
  data arrival time                                               -1.0903
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1415


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1400     0.1400 r
  U208/ZN (INV_X4)                                      0.0156     0.1556 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1556 f
  mul__inst/U23/Z (BUF_X4)                              0.0516     0.2073 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0275     0.2348 r
  mul__inst/U3712/S (FA_X1)                             0.1762     0.4110 f
  mul__inst/U3713/S (FA_X1)                             0.1759     0.5869 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0306     0.6174 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0284     0.6459 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0205     0.6664 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0393     0.7056 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0338     0.7394 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0432     0.7826 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0277     0.8103 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0263     0.8366 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0318     0.8684 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0266     0.8949 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0303     0.9253 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0425     0.9678 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0383     1.0061 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0308     1.0369 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0203     1.0572 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0251     1.0823 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0239     1.1062 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0265     1.1328 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0262     1.1590 f
  mul__inst/U3157/ZN (INV_X2)                           0.0188     1.1777 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0186     1.1964 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0320     1.2284 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.2284 r
  U159/ZN (INV_X4)                                      0.0113     1.2397 f
  U365/ZN (NOR2_X2)                                     0.0220     1.2617 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2617 r
  data arrival time                                                1.2617

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0511     0.4389
  data required time                                               0.4389
  --------------------------------------------------------------------------
  data required time                                               0.4389
  data arrival time                                               -1.2617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8228


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:48 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_122T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9910 mW   (77%)
  Net Switching Power  = 913.2117 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9042 mW  (100%)

Cell Leakage Power     =  90.9579 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7672        9.6717e-03            3.9178            1.7808  (  44.57%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2238            0.9035           87.0391            2.2144  (  55.43%)
--------------------------------------------------------------------------------------------------
Total              2.9910 mW         0.9132 mW        90.9569 uW         3.9952 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:48 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_122T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_98T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1325     0.1325 r
  U315/ZN (INV_X8)                                      0.0295     0.1620 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1620 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0345     0.1965 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0662     0.2627 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0667     0.3294 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0653     0.3948 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0662     0.4610 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0246     0.4856 f
  mul__inst/U6805/ZN (INV_X2)                           0.0168     0.5025 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0304     0.5329 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0493     0.5822 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0702     0.6524 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0731     0.7255 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0381     0.7636 f
  mul__inst/U7201/ZN (INV_X2)                           0.0196     0.7832 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0190     0.8022 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0290     0.8312 r
  mul__inst/U6809/ZN (INV_X2)                           0.0136     0.8448 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0255     0.8703 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0161     0.8864 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0310     0.9174 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9174 r
  U276/ZN (INV_X4)                                      0.0102     0.9276 f
  U360/ZN (NOR2_X2)                                     0.0188     0.9464 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9464 r
  data arrival time                                                0.9464

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0451    -0.0451
  data required time                                              -0.0451
  --------------------------------------------------------------------------
  data required time                                              -0.0451
  data arrival time                                               -0.9464
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9915


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1226     0.1226 r
  U208/ZN (INV_X4)                                      0.0141     0.1367 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1367 f
  mul__inst/U23/Z (BUF_X4)                              0.0450     0.1817 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0238     0.2055 r
  mul__inst/U3712/S (FA_X1)                             0.1534     0.3589 f
  mul__inst/U3713/S (FA_X1)                             0.1518     0.5108 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0272     0.5379 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0244     0.5623 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0184     0.5807 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0337     0.6144 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0292     0.6436 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0368     0.6804 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0239     0.7043 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0227     0.7270 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0283     0.7553 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0230     0.7782 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0265     0.8048 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0362     0.8410 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0332     0.8742 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0265     0.9007 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0180     0.9187 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0217     0.9404 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0211     0.9616 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0230     0.9846 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0230     1.0075 f
  mul__inst/U3157/ZN (INV_X2)                           0.0163     1.0239 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0164     1.0403 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0276     1.0679 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0679 r
  U159/ZN (INV_X4)                                      0.0102     1.0781 f
  U365/ZN (NOR2_X2)                                     0.0188     1.0969 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0969 r
  data arrival time                                                1.0969

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0451     0.4449
  data required time                                               0.4449
  --------------------------------------------------------------------------
  data required time                                               0.4449
  data arrival time                                               -1.0969
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6520


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:54:59 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_98T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9880 mW   (77%)
  Net Switching Power  = 912.5667 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9006 mW  (100%)

Cell Leakage Power     =  70.2061 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7769        9.6636e-03            3.0578            1.7896  (  45.07%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2111            0.9029           67.1474            2.1812  (  54.93%)
--------------------------------------------------------------------------------------------------
Total              2.9880 mW         0.9126 mW        70.2052 uW         3.9708 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:00 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_98T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_46T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[17]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[17]/QN (DFFR_X2)                            0.0891     0.0891 r
  U367/ZN (INV_X4)                                      0.0154     0.1045 f
  mul__inst/a[17] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1045 f
  mul__inst/U6827/ZN (INV_X8)                           0.0161     0.1206 r
  mul__inst/U6573/ZN (INV_X8)                           0.0118     0.1324 f
  mul__inst/U5095/ZN (NAND2_X4)                         0.0145     0.1469 r
  mul__inst/U1927/ZN (INV_X4)                           0.0144     0.1613 f
  mul__inst/U4596/ZN (AOI22_X2)                         0.0218     0.1831 r
  mul__inst/U4594/ZN (NAND2_X2)                         0.0180     0.2011 f
  mul__inst/U4593/ZN (INV_X2)                           0.0109     0.2120 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0160     0.2280 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0151     0.2431 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0471     0.2902 r
  mul__inst/U4010/ZN (INV_X2)                           0.0112     0.3014 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0145     0.3158 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0199     0.3357 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0297     0.3654 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0145     0.3799 f
  mul__inst/U4964/ZN (INV_X2)                           0.0116     0.3915 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0194     0.4109 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0219     0.4328 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0144     0.4473 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0264     0.4737 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0215     0.4952 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0191     0.5142 r
  mul__inst/U4631/ZN (INV_X2)                           0.0105     0.5247 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0118     0.5365 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0182     0.5547 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0173     0.5720 r
  mul__inst/U5114/ZN (INV_X4)                           0.0090     0.5810 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0188     0.5998 r
  mul__inst/U6499/ZN (INV_X2)                           0.0108     0.6106 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0133     0.6239 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0149     0.6387 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0163     0.6551 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6551 r
  U274/ZN (INV_X4)                                      0.0082     0.6632 f
  U358/ZN (NOR2_X2)                                     0.0127     0.6759 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6759 r
  data arrival time                                                0.6759

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.6759
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7092


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0891     0.0891 r
  U208/ZN (INV_X4)                                      0.0113     0.1003 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1003 f
  mul__inst/U23/Z (BUF_X4)                              0.0325     0.1329 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0169     0.1498 r
  mul__inst/U3712/S (FA_X1)                             0.1092     0.2590 f
  mul__inst/U3713/S (FA_X1)                             0.1050     0.3640 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0208     0.3848 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0171     0.4019 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0140     0.4159 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0230     0.4388 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0212     0.4601 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0247     0.4848 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0174     0.5022 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0162     0.5183 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0209     0.5392 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0165     0.5557 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0198     0.5754 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0244     0.5999 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0240     0.6239 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0188     0.6426 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0134     0.6561 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0153     0.6713 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0158     0.6872 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0161     0.7033 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0171     0.7204 f
  mul__inst/U3157/ZN (INV_X2)                           0.0116     0.7320 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0120     0.7440 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0191     0.7632 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7632 r
  U159/ZN (INV_X4)                                      0.0081     0.7713 f
  U365/ZN (NOR2_X2)                                     0.0127     0.7840 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7840 r
  data arrival time                                                0.7840

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.7840
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3273


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:11 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_46T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9351 mW   (76%)
  Net Switching Power  = 910.6306 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8457 mW  (100%)

Cell Leakage Power     =  42.0386 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7463        9.6361e-03            1.8871            1.7579  (  45.21%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1888            0.9010           40.1510            2.1299  (  54.79%)
--------------------------------------------------------------------------------------------------
Total              2.9351 mW         0.9106 mW        42.0380 uW         3.8878 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:11 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_46T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_32T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0876     0.0876 r
  U313/ZN (INV_X8)                                      0.0163     0.1039 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1039 f
  mul__inst/U6967/ZN (INV_X8)                           0.0144     0.1183 r
  mul__inst/U6494/ZN (INV_X8)                           0.0090     0.1273 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0285     0.1558 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0110     0.1668 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0163     0.1830 f
  mul__inst/U6940/ZN (INV_X2)                           0.0116     0.1946 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0132     0.2078 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0137     0.2215 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0426     0.2641 r
  mul__inst/U4010/ZN (INV_X2)                           0.0104     0.2744 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0130     0.2874 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0182     0.3057 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0265     0.3322 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0133     0.3455 f
  mul__inst/U4964/ZN (INV_X2)                           0.0103     0.3558 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0179     0.3737 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0199     0.3936 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0131     0.4067 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0234     0.4301 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0200     0.4501 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0170     0.4671 r
  mul__inst/U4631/ZN (INV_X2)                           0.0095     0.4765 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0106     0.4871 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0166     0.5037 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0157     0.5194 r
  mul__inst/U5114/ZN (INV_X4)                           0.0082     0.5277 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0168     0.5445 r
  mul__inst/U6499/ZN (INV_X2)                           0.0098     0.5543 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0118     0.5661 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0136     0.5797 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0147     0.5944 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5944 r
  U274/ZN (INV_X4)                                      0.0076     0.6020 f
  U358/ZN (NOR2_X2)                                     0.0112     0.6132 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6132 r
  data arrival time                                                0.6132

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0328    -0.0328
  data required time                                              -0.0328
  --------------------------------------------------------------------------
  data required time                                              -0.0328
  data arrival time                                               -0.6132
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6460


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0813     0.0813 r
  U208/ZN (INV_X4)                                      0.0104     0.0917 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0917 f
  mul__inst/U23/Z (BUF_X4)                              0.0296     0.1213 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0153     0.1366 r
  mul__inst/U3712/S (FA_X1)                             0.0989     0.2355 f
  mul__inst/U3713/S (FA_X1)                             0.0939     0.3294 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0195     0.3488 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0154     0.3642 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0129     0.3771 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0205     0.3975 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0195     0.4171 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0220     0.4390 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0159     0.4549 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0145     0.4694 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0191     0.4885 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0148     0.5034 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0181     0.5214 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0218     0.5432 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0221     0.5653 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0171     0.5824 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0122     0.5946 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0138     0.6083 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0144     0.6228 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0146     0.6374 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0157     0.6531 f
  mul__inst/U3157/ZN (INV_X2)                           0.0104     0.6635 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0110     0.6745 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0172     0.6917 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6917 r
  U159/ZN (INV_X4)                                      0.0075     0.6992 f
  U365/ZN (NOR2_X2)                                     0.0112     0.7104 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7104 r
  data arrival time                                                0.7104

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0328     0.4572
  data required time                                               0.4572
  --------------------------------------------------------------------------
  data required time                                               0.4572
  data arrival time                                               -0.7104
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2533


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:23 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_32T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.8967 mW   (76%)
  Net Switching Power  = 910.0437 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8068 mW  (100%)

Cell Leakage Power     =  37.4171 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7245        9.6287e-03            1.6920            1.7358  (  45.15%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1722            0.9004           35.7246            2.1084  (  54.85%)
--------------------------------------------------------------------------------------------------
Total              2.8967 mW         0.9100 mW        37.4165 uW         3.8442 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:23 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_32T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_94T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1295     0.1295 r
  U315/ZN (INV_X8)                                      0.0289     0.1584 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1584 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0336     0.1921 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0646     0.2566 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0651     0.3217 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0637     0.3854 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0646     0.4500 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0241     0.4740 f
  mul__inst/U6805/ZN (INV_X2)                           0.0164     0.4905 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0298     0.5203 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0480     0.5683 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0684     0.6367 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0713     0.7080 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0371     0.7451 f
  mul__inst/U7201/ZN (INV_X2)                           0.0191     0.7643 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0186     0.7829 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0282     0.8111 r
  mul__inst/U6809/ZN (INV_X2)                           0.0133     0.8244 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0248     0.8492 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0157     0.8650 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0302     0.8952 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8952 r
  U276/ZN (INV_X4)                                      0.0100     0.9052 f
  U360/ZN (NOR2_X2)                                     0.0183     0.9235 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9235 r
  data arrival time                                                0.9235

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0450    -0.0450
  data required time                                              -0.0450
  --------------------------------------------------------------------------
  data required time                                              -0.0450
  data arrival time                                               -0.9235
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9685


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1198     0.1198 r
  U208/ZN (INV_X4)                                      0.0139     0.1337 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1337 f
  mul__inst/U23/Z (BUF_X4)                              0.0440     0.1777 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0232     0.2009 r
  mul__inst/U3712/S (FA_X1)                             0.1497     0.3506 f
  mul__inst/U3713/S (FA_X1)                             0.1480     0.4986 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0266     0.5252 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0237     0.5490 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0180     0.5670 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0328     0.5998 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0285     0.6283 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0357     0.6640 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0233     0.6873 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0221     0.7094 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0277     0.7371 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0224     0.7595 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0259     0.7854 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0352     0.8205 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0324     0.8529 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0258     0.8787 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0177     0.8964 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0211     0.9175 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0207     0.9382 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0224     0.9606 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0225     0.9831 f
  mul__inst/U3157/ZN (INV_X2)                           0.0159     0.9991 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0160     1.0151 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0269     1.0419 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0419 r
  U159/ZN (INV_X4)                                      0.0100     1.0520 f
  U365/ZN (NOR2_X2)                                     0.0183     1.0702 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0702 r
  data arrival time                                                1.0702

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0450     0.4450
  data required time                                               0.4450
  --------------------------------------------------------------------------
  data required time                                               0.4450
  data arrival time                                               -1.0702
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6253


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:34 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_94T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9824 mW   (77%)
  Net Switching Power  = 912.2422 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8946 mW  (100%)

Cell Leakage Power     =  67.2894 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7701        9.6633e-03            2.9372            1.7827  (  45.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2123            0.9026           64.3513            2.1792  (  55.00%)
--------------------------------------------------------------------------------------------------
Total              2.9824 mW         0.9122 mW        67.2886 uW         3.9619 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:34 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_94T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_95T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1303     0.1303 r
  U315/ZN (INV_X8)                                      0.0291     0.1593 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1593 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0338     0.1932 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0650     0.2581 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0655     0.3236 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0641     0.3877 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0650     0.4527 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0242     0.4769 f
  mul__inst/U6805/ZN (INV_X2)                           0.0165     0.4934 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0299     0.5234 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0483     0.5717 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0689     0.6406 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0718     0.7123 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0373     0.7497 f
  mul__inst/U7201/ZN (INV_X2)                           0.0193     0.7689 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0187     0.7877 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0284     0.8160 r
  mul__inst/U6809/ZN (INV_X2)                           0.0134     0.8294 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0250     0.8544 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0158     0.8702 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0304     0.9006 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9006 r
  U276/ZN (INV_X4)                                      0.0101     0.9107 f
  U360/ZN (NOR2_X2)                                     0.0184     0.9291 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9291 r
  data arrival time                                                0.9291

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0451    -0.0451
  data required time                                              -0.0451
  --------------------------------------------------------------------------
  data required time                                              -0.0451
  data arrival time                                               -0.9291
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9741


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1205     0.1205 r
  U208/ZN (INV_X4)                                      0.0139     0.1345 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1345 f
  mul__inst/U23/Z (BUF_X4)                              0.0442     0.1787 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0234     0.2021 r
  mul__inst/U3712/S (FA_X1)                             0.1506     0.3527 f
  mul__inst/U3713/S (FA_X1)                             0.1490     0.5016 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0267     0.5284 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0239     0.5523 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0181     0.5704 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0330     0.6034 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0287     0.6321 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0360     0.6681 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0234     0.6915 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0223     0.7138 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0278     0.7415 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0225     0.7641 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0261     0.7901 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0354     0.8256 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0326     0.8582 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0260     0.8841 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0178     0.9019 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0213     0.9232 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0208     0.9440 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0226     0.9666 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0226     0.9892 f
  mul__inst/U3157/ZN (INV_X2)                           0.0160     1.0052 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0161     1.0213 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0271     1.0483 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0483 r
  U159/ZN (INV_X4)                                      0.0101     1.0584 f
  U365/ZN (NOR2_X2)                                     0.0184     1.0768 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0768 r
  data arrival time                                                1.0768

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0451     0.4449
  data required time                                               0.4449
  --------------------------------------------------------------------------
  data required time                                               0.4449
  data arrival time                                               -1.0768
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6319


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:44 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_95T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9734 mW   (77%)
  Net Switching Power  = 912.3859 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8858 mW  (100%)

Cell Leakage Power     =  68.0057 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7600        9.6632e-03            2.9667            1.7726  (  44.83%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2134            0.9027           65.0382            2.1811  (  55.17%)
--------------------------------------------------------------------------------------------------
Total              2.9734 mW         0.9124 mW        68.0048 uW         3.9538 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:44 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_95T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_35T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0894     0.0894 r
  U313/ZN (INV_X8)                                      0.0165     0.1058 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1058 f
  mul__inst/U6967/ZN (INV_X8)                           0.0148     0.1206 r
  mul__inst/U6494/ZN (INV_X8)                           0.0091     0.1298 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0291     0.1589 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0113     0.1702 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0166     0.1867 f
  mul__inst/U6940/ZN (INV_X2)                           0.0119     0.1986 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0135     0.2121 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0140     0.2261 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0435     0.2696 r
  mul__inst/U4010/ZN (INV_X2)                           0.0105     0.2801 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0133     0.2934 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0186     0.3120 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0272     0.3392 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0136     0.3528 f
  mul__inst/U4964/ZN (INV_X2)                           0.0106     0.3634 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0182     0.3816 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0203     0.4019 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0134     0.4152 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0240     0.4393 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0203     0.4595 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0174     0.4770 r
  mul__inst/U4631/ZN (INV_X2)                           0.0097     0.4866 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0109     0.4975 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0169     0.5144 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0161     0.5305 r
  mul__inst/U5114/ZN (INV_X4)                           0.0084     0.5389 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0172     0.5561 r
  mul__inst/U6499/ZN (INV_X2)                           0.0100     0.5661 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0121     0.5782 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0139     0.5921 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0151     0.6072 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6072 r
  U274/ZN (INV_X4)                                      0.0077     0.6149 f
  U358/ZN (NOR2_X2)                                     0.0115     0.6264 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6264 r
  data arrival time                                                0.6264

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0331    -0.0331
  data required time                                              -0.0331
  --------------------------------------------------------------------------
  data required time                                              -0.0331
  data arrival time                                               -0.6264
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6595


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0829     0.0829 r
  U208/ZN (INV_X4)                                      0.0106     0.0935 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0935 f
  mul__inst/U23/Z (BUF_X4)                              0.0302     0.1237 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0156     0.1393 r
  mul__inst/U3712/S (FA_X1)                             0.1010     0.2404 f
  mul__inst/U3713/S (FA_X1)                             0.0962     0.3366 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0197     0.3563 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0158     0.3721 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0131     0.3852 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0210     0.4062 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0199     0.4261 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0225     0.4486 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0163     0.4649 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0149     0.4798 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0195     0.4993 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0152     0.5144 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0184     0.5329 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0224     0.5552 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0225     0.5777 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0174     0.5951 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0124     0.6076 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0141     0.6216 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0147     0.6364 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0149     0.6513 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0160     0.6673 f
  mul__inst/U3157/ZN (INV_X2)                           0.0107     0.6780 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0112     0.6892 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0176     0.7068 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7068 r
  U159/ZN (INV_X4)                                      0.0077     0.7145 f
  U365/ZN (NOR2_X2)                                     0.0115     0.7260 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7260 r
  data arrival time                                                0.7260

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0331     0.4569
  data required time                                               0.4569
  --------------------------------------------------------------------------
  data required time                                               0.4569
  data arrival time                                               -0.7260
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2692


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:54 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_35T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9214 mW   (76%)
  Net Switching Power  = 910.2859 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8317 mW  (100%)

Cell Leakage Power     =  38.3255 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7363        9.6307e-03            1.7303            1.7477  (  45.16%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1851            0.9007           36.5947            2.1223  (  54.84%)
--------------------------------------------------------------------------------------------------
Total              2.9214 mW         0.9103 mW        38.3249 uW         3.8700 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:55:54 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_35T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_64T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1079     0.1079 r
  U339/ZN (INV_X8)                                      0.0232     0.1310 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1310 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0411     0.1721 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0217     0.1938 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0386     0.2324 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0147     0.2471 f
  mul__inst/U4966/ZN (INV_X2)                           0.0164     0.2635 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0202     0.2837 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0554     0.3391 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0165     0.3556 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0221     0.3777 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0343     0.4120 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0161     0.4281 f
  mul__inst/U4964/ZN (INV_X2)                           0.0133     0.4414 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0216     0.4629 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0249     0.4879 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0160     0.5038 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0306     0.5344 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0237     0.5582 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0219     0.5800 r
  mul__inst/U4631/ZN (INV_X2)                           0.0115     0.5915 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0135     0.6050 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0203     0.6253 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0195     0.6448 r
  mul__inst/U5114/ZN (INV_X4)                           0.0102     0.6549 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0215     0.6765 r
  mul__inst/U6499/ZN (INV_X2)                           0.0117     0.6882 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0153     0.7035 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0166     0.7201 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0186     0.7387 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7387 r
  U274/ZN (INV_X4)                                      0.0088     0.7475 f
  U358/ZN (NOR2_X2)                                     0.0147     0.7621 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7621 r
  data arrival time                                                0.7621

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0390    -0.0390
  data required time                                              -0.0390
  --------------------------------------------------------------------------
  data required time                                              -0.0390
  data arrival time                                               -0.7621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8012


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0999     0.0999 r
  U208/ZN (INV_X4)                                      0.0121     0.1121 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1121 f
  mul__inst/U23/Z (BUF_X4)                              0.0365     0.1486 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0192     0.1678 r
  mul__inst/U3712/S (FA_X1)                             0.1235     0.2913 f
  mul__inst/U3713/S (FA_X1)                             0.1202     0.4115 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0228     0.4343 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0194     0.4537 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0156     0.4693 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0264     0.4958 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0237     0.5195 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0285     0.5480 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0193     0.5673 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0183     0.5856 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0233     0.6089 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0187     0.6276 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0218     0.6494 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0281     0.6775 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0269     0.7044 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0211     0.7255 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0151     0.7407 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0173     0.7580 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0177     0.7756 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0184     0.7940 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0191     0.8131 f
  mul__inst/U3157/ZN (INV_X2)                           0.0132     0.8263 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0134     0.8397 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0218     0.8615 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8615 r
  U159/ZN (INV_X4)                                      0.0088     0.8703 f
  U365/ZN (NOR2_X2)                                     0.0147     0.8850 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8850 r
  data arrival time                                                0.8850

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0390     0.4510
  data required time                                               0.4510
  --------------------------------------------------------------------------
  data required time                                               0.4510
  data arrival time                                               -0.8850
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4340


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:06 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_64T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9541 mW   (76%)
  Net Switching Power  = 911.0018 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8651 mW  (100%)

Cell Leakage Power     =  49.6103 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7599        9.6445e-03            2.2035            1.7717  (  45.26%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1942            0.9014           47.4061            2.1430  (  54.74%)
--------------------------------------------------------------------------------------------------
Total              2.9541 mW         0.9110 mW        49.6096 uW         3.9147 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:06 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_64T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_81T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1199     0.1199 r
  U339/ZN (INV_X8)                                      0.0253     0.1451 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1451 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0465     0.1916 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0241     0.2157 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0441     0.2598 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0161     0.2760 f
  mul__inst/U4966/ZN (INV_X2)                           0.0184     0.2944 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0223     0.3167 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0619     0.3787 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0183     0.3970 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0244     0.4214 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0388     0.4603 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0178     0.4781 f
  mul__inst/U4964/ZN (INV_X2)                           0.0151     0.4932 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0237     0.5169 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0281     0.5450 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0175     0.5625 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0348     0.5973 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0262     0.6235 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0247     0.6482 r
  mul__inst/U4631/ZN (INV_X2)                           0.0124     0.6606 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0152     0.6758 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0226     0.6984 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0218     0.7202 r
  mul__inst/U5114/ZN (INV_X4)                           0.0112     0.7314 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0244     0.7558 r
  mul__inst/U6499/ZN (INV_X2)                           0.0126     0.7684 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0174     0.7858 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0184     0.8042 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0208     0.8250 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8250 r
  U274/ZN (INV_X4)                                      0.0095     0.8345 f
  U358/ZN (NOR2_X2)                                     0.0167     0.8511 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8511 r
  data arrival time                                                0.8511

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0394    -0.0394
  data required time                                              -0.0394
  --------------------------------------------------------------------------
  data required time                                              -0.0394
  data arrival time                                               -0.8511
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8905


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1110     0.1110 r
  U208/ZN (INV_X4)                                      0.0131     0.1241 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1241 f
  mul__inst/U23/Z (BUF_X4)                              0.0407     0.1648 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0214     0.1862 r
  mul__inst/U3712/S (FA_X1)                             0.1380     0.3242 f
  mul__inst/U3713/S (FA_X1)                             0.1356     0.4599 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0249     0.4847 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0218     0.5066 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0170     0.5236 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0300     0.5535 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0263     0.5798 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0325     0.6124 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0215     0.6338 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0204     0.6542 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0258     0.6800 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0207     0.7008 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0241     0.7248 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0320     0.7568 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0299     0.7868 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0237     0.8105 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0165     0.8270 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0195     0.8465 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0193     0.8658 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0207     0.8865 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0209     0.9074 f
  mul__inst/U3157/ZN (INV_X2)                           0.0148     0.9222 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0148     0.9370 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0246     0.9616 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9616 r
  U159/ZN (INV_X4)                                      0.0095     0.9711 f
  U365/ZN (NOR2_X2)                                     0.0167     0.9878 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9878 r
  data arrival time                                                0.9878

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0394     0.4506
  data required time                                               0.4506
  --------------------------------------------------------------------------
  data required time                                               0.4506
  data arrival time                                               -0.9878
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5371


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:16 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_81T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9480 mW   (76%)
  Net Switching Power  = 911.9448 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8599 mW  (100%)

Cell Leakage Power     =  58.7673 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7387        9.6527e-03            2.5842            1.7510  (  44.68%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2092            0.9023           56.1823            2.1677  (  55.32%)
--------------------------------------------------------------------------------------------------
Total              2.9480 mW         0.9119 mW        58.7665 uW         3.9187 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:17 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_81T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_72T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1134     0.1134 r
  U339/ZN (INV_X8)                                      0.0241     0.1375 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1375 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0435     0.1810 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0228     0.2038 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0412     0.2450 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0153     0.2604 f
  mul__inst/U4966/ZN (INV_X2)                           0.0174     0.2777 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0212     0.2989 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0584     0.3574 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0174     0.3747 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0232     0.3980 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0363     0.4343 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0169     0.4512 f
  mul__inst/U4964/ZN (INV_X2)                           0.0141     0.4653 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0226     0.4879 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0264     0.5142 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0167     0.5309 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0325     0.5635 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0248     0.5883 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0232     0.6115 r
  mul__inst/U4631/ZN (INV_X2)                           0.0119     0.6234 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0143     0.6377 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0214     0.6590 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0205     0.6796 r
  mul__inst/U5114/ZN (INV_X4)                           0.0107     0.6903 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0228     0.7131 r
  mul__inst/U6499/ZN (INV_X2)                           0.0121     0.7252 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0163     0.7415 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0174     0.7589 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0196     0.7785 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7785 r
  U274/ZN (INV_X4)                                      0.0091     0.7876 f
  U358/ZN (NOR2_X2)                                     0.0156     0.8032 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8032 r
  data arrival time                                                0.8032

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0392    -0.0392
  data required time                                              -0.0392
  --------------------------------------------------------------------------
  data required time                                              -0.0392
  data arrival time                                               -0.8032
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8424


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1050     0.1050 r
  U208/ZN (INV_X4)                                      0.0126     0.1176 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1176 f
  mul__inst/U23/Z (BUF_X4)                              0.0384     0.1560 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0203     0.1763 r
  mul__inst/U3712/S (FA_X1)                             0.1302     0.3065 f
  mul__inst/U3713/S (FA_X1)                             0.1273     0.4338 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0238     0.4575 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0205     0.4781 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0163     0.4944 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0281     0.5225 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0249     0.5474 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0304     0.5778 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0203     0.5981 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0192     0.6173 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0245     0.6418 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0197     0.6615 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0228     0.6843 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0299     0.7142 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0283     0.7425 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0223     0.7648 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0157     0.7806 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0183     0.7988 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0184     0.8173 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0194     0.8367 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0199     0.8566 f
  mul__inst/U3157/ZN (INV_X2)                           0.0140     0.8706 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0140     0.8847 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0231     0.9078 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9078 r
  U159/ZN (INV_X4)                                      0.0091     0.9169 f
  U365/ZN (NOR2_X2)                                     0.0156     0.9325 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9325 r
  data arrival time                                                0.9325

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0392     0.4508
  data required time                                               0.4508
  --------------------------------------------------------------------------
  data required time                                               0.4508
  data arrival time                                               -0.9325
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4817


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:28 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_72T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9648 mW   (76%)
  Net Switching Power  = 911.4056 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8762 mW  (100%)

Cell Leakage Power     =  53.6558 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7625        9.6467e-03            2.3717            1.7745  (  45.15%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2023            0.9018           51.2834            2.1554  (  54.85%)
--------------------------------------------------------------------------------------------------
Total              2.9648 mW         0.9114 mW        53.6551 uW         3.9299 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:28 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_72T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_27T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0847     0.0847 r
  U313/ZN (INV_X8)                                      0.0159     0.1007 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1007 f
  mul__inst/U6967/ZN (INV_X8)                           0.0139     0.1146 r
  mul__inst/U6494/ZN (INV_X8)                           0.0087     0.1233 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0275     0.1508 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0105     0.1613 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0158     0.1771 f
  mul__inst/U6940/ZN (INV_X2)                           0.0111     0.1881 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0128     0.2010 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0131     0.2141 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0411     0.2552 r
  mul__inst/U4010/ZN (INV_X2)                           0.0101     0.2653 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0125     0.2778 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0177     0.2954 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0254     0.3208 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0130     0.3338 f
  mul__inst/U4964/ZN (INV_X2)                           0.0099     0.3437 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0174     0.3611 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0192     0.3803 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0126     0.3929 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0224     0.4153 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0195     0.4347 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0163     0.4510 r
  mul__inst/U4631/ZN (INV_X2)                           0.0091     0.4601 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0102     0.4703 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0160     0.4864 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0152     0.5016 r
  mul__inst/U5114/ZN (INV_X4)                           0.0080     0.5096 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0162     0.5257 r
  mul__inst/U6499/ZN (INV_X2)                           0.0095     0.5352 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0112     0.5465 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0132     0.5597 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0142     0.5738 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5738 r
  U274/ZN (INV_X4)                                      0.0073     0.5811 f
  U358/ZN (NOR2_X2)                                     0.0107     0.5919 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.5919 r
  data arrival time                                                0.5919

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0275    -0.0275
  data required time                                              -0.0275
  --------------------------------------------------------------------------
  data required time                                              -0.0275
  data arrival time                                               -0.5919
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6193


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0787     0.0787 r
  U208/ZN (INV_X4)                                      0.0101     0.0887 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0887 f
  mul__inst/U23/Z (BUF_X4)                              0.0286     0.1174 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0147     0.1321 r
  mul__inst/U3712/S (FA_X1)                             0.0953     0.2274 f
  mul__inst/U3713/S (FA_X1)                             0.0902     0.3176 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0189     0.3365 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0149     0.3514 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0125     0.3639 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0196     0.3835 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0190     0.4025 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0210     0.4235 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0154     0.4390 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0139     0.4529 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0185     0.4714 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0143     0.4857 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0175     0.5032 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0210     0.5241 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0214     0.5455 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0165     0.5621 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0118     0.5738 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0133     0.5871 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0140     0.6011 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0141     0.6151 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0152     0.6303 f
  mul__inst/U3157/ZN (INV_X2)                           0.0100     0.6403 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0106     0.6510 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0166     0.6676 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6676 r
  U159/ZN (INV_X4)                                      0.0073     0.6749 f
  U365/ZN (NOR2_X2)                                     0.0107     0.6856 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.6856 r
  data arrival time                                                0.6856

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0275     0.4625
  data required time                                               0.4625
  --------------------------------------------------------------------------
  data required time                                               0.4625
  data arrival time                                               -0.6856
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2230


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:40 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_27T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9111 mW   (76%)
  Net Switching Power  = 909.9250 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8210 mW  (100%)

Cell Leakage Power     =  35.9990 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7366        9.6257e-03            1.6320            1.7479  (  45.32%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1744            0.9003           34.3664            2.1091  (  54.68%)
--------------------------------------------------------------------------------------------------
Total              2.9111 mW         0.9099 mW        35.9984 uW         3.8570 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:40 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_27T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_89T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1257     0.1257 r
  U315/ZN (INV_X8)                                      0.0282     0.1539 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1539 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0325     0.1864 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0626     0.2490 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0630     0.3120 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0617     0.3737 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0625     0.4362 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0233     0.4596 f
  mul__inst/U6805/ZN (INV_X2)                           0.0159     0.4755 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0291     0.5046 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0463     0.5509 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0662     0.6171 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0691     0.6863 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0360     0.7222 f
  mul__inst/U7201/ZN (INV_X2)                           0.0185     0.7408 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0181     0.7589 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0272     0.7861 r
  mul__inst/U6809/ZN (INV_X2)                           0.0130     0.7992 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0239     0.8231 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0154     0.8385 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0292     0.8677 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8677 r
  U276/ZN (INV_X4)                                      0.0098     0.8775 f
  U360/ZN (NOR2_X2)                                     0.0177     0.8952 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.8952 r
  data arrival time                                                0.8952

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0450    -0.0450
  data required time                                              -0.0450
  --------------------------------------------------------------------------
  data required time                                              -0.0450
  data arrival time                                               -0.8952
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9401


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1164     0.1164 r
  U208/ZN (INV_X4)                                      0.0136     0.1300 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1300 f
  mul__inst/U23/Z (BUF_X4)                              0.0427     0.1726 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0225     0.1952 r
  mul__inst/U3712/S (FA_X1)                             0.1452     0.3403 f
  mul__inst/U3713/S (FA_X1)                             0.1432     0.4836 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0259     0.5095 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0230     0.5325 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0176     0.5501 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0317     0.5818 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0276     0.6094 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0345     0.6439 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0226     0.6665 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0214     0.6879 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0269     0.7149 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0217     0.7366 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0252     0.7617 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0340     0.7957 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0314     0.8271 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0249     0.8520 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0173     0.8693 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0204     0.8897 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0202     0.9099 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0217     0.9316 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0219     0.9535 f
  mul__inst/U3157/ZN (INV_X2)                           0.0155     0.9689 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0156     0.9845 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0260     1.0105 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0105 r
  U159/ZN (INV_X4)                                      0.0098     1.0203 f
  U365/ZN (NOR2_X2)                                     0.0177     1.0380 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0380 r
  data arrival time                                                1.0380

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0450     0.4450
  data required time                                               0.4450
  --------------------------------------------------------------------------
  data required time                                               0.4450
  data arrival time                                               -1.0380
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5929


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:50 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_89T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9886 mW   (77%)
  Net Switching Power  = 912.1402 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9007 mW  (100%)

Cell Leakage Power     =  63.8440 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7717        9.6599e-03            2.7948            1.7841  (  45.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2169            0.9025           61.0484            2.1804  (  55.00%)
--------------------------------------------------------------------------------------------------
Total              2.9886 mW         0.9121 mW        63.8432 uW         3.9646 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:56:51 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_89T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_70T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1120     0.1120 r
  U339/ZN (INV_X8)                                      0.0239     0.1358 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1358 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0429     0.1788 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0226     0.2013 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0405     0.2418 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0152     0.2570 f
  mul__inst/U4966/ZN (INV_X2)                           0.0171     0.2741 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0209     0.2950 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0577     0.3527 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0172     0.3699 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0230     0.3928 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0358     0.4287 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0167     0.4454 f
  mul__inst/U4964/ZN (INV_X2)                           0.0139     0.4593 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0223     0.4816 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0260     0.5076 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0165     0.5241 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0321     0.5562 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0246     0.5807 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0228     0.6036 r
  mul__inst/U4631/ZN (INV_X2)                           0.0118     0.6154 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0141     0.6294 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0211     0.6505 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0203     0.6708 r
  mul__inst/U5114/ZN (INV_X4)                           0.0106     0.6814 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0225     0.7039 r
  mul__inst/U6499/ZN (INV_X2)                           0.0120     0.7159 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0160     0.7319 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0172     0.7492 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0193     0.7685 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7685 r
  U274/ZN (INV_X4)                                      0.0090     0.7775 f
  U358/ZN (NOR2_X2)                                     0.0154     0.7929 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7929 r
  data arrival time                                                0.7929

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0391    -0.0391
  data required time                                              -0.0391
  --------------------------------------------------------------------------
  data required time                                              -0.0391
  data arrival time                                               -0.7929
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8320


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1036     0.1036 r
  U208/ZN (INV_X4)                                      0.0125     0.1161 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1161 f
  mul__inst/U23/Z (BUF_X4)                              0.0379     0.1540 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0200     0.1740 r
  mul__inst/U3712/S (FA_X1)                             0.1285     0.3025 f
  mul__inst/U3713/S (FA_X1)                             0.1255     0.4281 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0235     0.4516 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0202     0.4718 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0162     0.4880 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0277     0.5157 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0246     0.5403 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0299     0.5702 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0201     0.5903 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0190     0.6093 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0242     0.6335 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0194     0.6529 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0226     0.6755 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0294     0.7049 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0279     0.7329 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0220     0.7549 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0156     0.7705 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0180     0.7885 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0182     0.8067 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0192     0.8259 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0197     0.8456 f
  mul__inst/U3157/ZN (INV_X2)                           0.0138     0.8594 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0139     0.8733 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0228     0.8961 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8961 r
  U159/ZN (INV_X4)                                      0.0090     0.9051 f
  U365/ZN (NOR2_X2)                                     0.0154     0.9205 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9205 r
  data arrival time                                                0.9205

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0391     0.4509
  data required time                                               0.4509
  --------------------------------------------------------------------------
  data required time                                               0.4509
  data arrival time                                               -0.9205
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4696


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:01 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_70T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9762 mW   (77%)
  Net Switching Power  = 911.3175 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8876 mW  (100%)

Cell Leakage Power     =  52.6033 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7747        9.6466e-03            2.3282            1.7867  (  45.35%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2015            0.9017           50.2743            2.1535  (  54.65%)
--------------------------------------------------------------------------------------------------
Total              2.9762 mW         0.9113 mW        52.6025 uW         3.9402 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:01 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_70T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_117T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1475     0.1475 r
  U315/ZN (INV_X8)                                      0.0325     0.1800 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1800 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0390     0.2189 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0740     0.2929 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0750     0.3679 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0735     0.4414 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0745     0.5159 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0276     0.5435 f
  mul__inst/U6805/ZN (INV_X2)                           0.0189     0.5623 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0333     0.5956 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0558     0.6514 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0791     0.7305 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0818     0.8123 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0428     0.8551 f
  mul__inst/U7201/ZN (INV_X2)                           0.0221     0.8772 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0208     0.8980 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0328     0.9308 r
  mul__inst/U6809/ZN (INV_X2)                           0.0149     0.9457 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0289     0.9746 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0175     0.9921 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0349     1.0269 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0269 r
  U276/ZN (INV_X4)                                      0.0111     1.0380 f
  U360/ZN (NOR2_X2)                                     0.0213     1.0593 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0593 r
  data arrival time                                                1.0593

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0510    -0.0510
  data required time                                              -0.0510
  --------------------------------------------------------------------------
  data required time                                              -0.0510
  data arrival time                                               -1.0593
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1103


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1363     0.1363 r
  U208/ZN (INV_X4)                                      0.0153     0.1516 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1516 f
  mul__inst/U23/Z (BUF_X4)                              0.0502     0.2018 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0267     0.2285 r
  mul__inst/U3712/S (FA_X1)                             0.1714     0.3999 f
  mul__inst/U3713/S (FA_X1)                             0.1708     0.5707 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0298     0.6006 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0275     0.6281 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0200     0.6482 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0380     0.6862 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0328     0.7190 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0418     0.7608 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0268     0.7876 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0255     0.8131 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0311     0.8442 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0258     0.8700 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0295     0.8996 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0412     0.9407 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0372     0.9779 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0299     1.0078 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0198     1.0276 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0244     1.0520 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0233     1.0754 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0258     1.1012 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0255     1.1267 f
  mul__inst/U3157/ZN (INV_X2)                           0.0183     1.1449 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0182     1.1631 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0311     1.1942 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1942 r
  U159/ZN (INV_X4)                                      0.0111     1.2053 f
  U365/ZN (NOR2_X2)                                     0.0213     1.2265 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2265 r
  data arrival time                                                1.2265

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0510     0.4390
  data required time                                               0.4390
  --------------------------------------------------------------------------
  data required time                                               0.4390
  data arrival time                                               -1.2265
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7876


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:12 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_117T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9968 mW   (77%)
  Net Switching Power  = 913.2478 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9100 mW  (100%)

Cell Leakage Power     =  86.1420 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7763        9.6711e-03            3.7178            1.7897  (  44.79%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2205            0.9036           82.4232            2.2065  (  55.21%)
--------------------------------------------------------------------------------------------------
Total              2.9968 mW         0.9132 mW        86.1410 uW         3.9962 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:12 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_117T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_26T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[9]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[9]/QN (DFFR_X2)                             0.0782     0.0782 r
  U305/ZN (INV_X4)                                      0.0138     0.0920 f
  mul__inst/b[9] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0920 f
  mul__inst/U5155/ZN (INV_X4)                           0.0145     0.1065 r
  mul__inst/U926/ZN (INV_X8)                            0.0136     0.1201 f
  mul__inst/U4636/ZN (NAND2_X2)                         0.0182     0.1383 r
  mul__inst/U4188/ZN (NOR2_X1)                          0.0204     0.1587 f
  mul__inst/U3784/ZN (INV_X2)                           0.0123     0.1710 r
  mul__inst/U7026/ZN (AOI21_X2)                         0.0139     0.1849 f
  mul__inst/U4910/ZN (AOI21_X2)                         0.0208     0.2057 r
  mul__inst/U4553/ZN (NAND2_X2)                         0.0198     0.2254 f
  mul__inst/U3182/ZN (OR2_X2)                           0.0280     0.2534 f
  mul__inst/U812/ZN (NAND3_X2)                          0.0179     0.2713 r
  mul__inst/U810/ZN (INV_X2)                            0.0105     0.2818 f
  mul__inst/U6745/ZN (NAND3_X2)                         0.0118     0.2936 r
  mul__inst/U825/ZN (NAND2_X2)                          0.0207     0.3143 f
  mul__inst/U824/ZN (INV_X4)                            0.0112     0.3255 r
  mul__inst/U489/ZN (NAND2_X2)                          0.0142     0.3397 f
  mul__inst/U4233/ZN (NAND2_X2)                         0.0118     0.3515 r
  mul__inst/U4232/ZN (NAND2_X2)                         0.0111     0.3626 f
  mul__inst/U4862/ZN (NAND2_X2)                         0.0130     0.3756 r
  mul__inst/U4063/ZN (NAND2_X2)                         0.0189     0.3945 f
  mul__inst/U487/ZN (INV_X2)                            0.0115     0.4060 r
  mul__inst/U5523/ZN (OAI21_X2)                         0.0173     0.4232 f
  mul__inst/U6413/ZN (NAND2_X2)                         0.0192     0.4424 r
  mul__inst/U363/ZN (NOR2_X4)                           0.0134     0.4558 f
  mul__inst/U415/ZN (INV_X4)                            0.0111     0.4670 r
  mul__inst/U1970/ZN (NAND2_X2)                         0.0121     0.4791 f
  mul__inst/U4781/ZN (NAND2_X2)                         0.0125     0.4916 r
  mul__inst/U1567/ZN (NAND2_X2)                         0.0141     0.5057 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0166     0.5223 r
  mul__inst/U6499/ZN (INV_X2)                           0.0094     0.5317 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0111     0.5428 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0131     0.5559 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0141     0.5700 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5700 r
  U274/ZN (INV_X4)                                      0.0073     0.5773 f
  U358/ZN (NOR2_X2)                                     0.0106     0.5879 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.5879 r
  data arrival time                                                0.5879

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0275    -0.0275
  data required time                                              -0.0275
  --------------------------------------------------------------------------
  data required time                                              -0.0275
  data arrival time                                               -0.5879
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6153


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:23 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0782     0.0782 r
  U208/ZN (INV_X4)                                      0.0100     0.0882 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0882 f
  mul__inst/U23/Z (BUF_X4)                              0.0284     0.1166 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0146     0.1312 r
  mul__inst/U3712/S (FA_X1)                             0.0947     0.2259 f
  mul__inst/U3713/S (FA_X1)                             0.0894     0.3153 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0188     0.3341 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0147     0.3489 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0124     0.3613 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0194     0.3808 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0188     0.3996 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0209     0.4205 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0153     0.4358 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0138     0.4496 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0184     0.4680 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0142     0.4822 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0174     0.4996 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0208     0.5203 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0213     0.5416 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0164     0.5580 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0117     0.5697 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0131     0.5829 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0139     0.5967 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0139     0.6107 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0151     0.6258 f
  mul__inst/U3157/ZN (INV_X2)                           0.0100     0.6357 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0106     0.6463 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0164     0.6628 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6628 r
  U159/ZN (INV_X4)                                      0.0073     0.6700 f
  U365/ZN (NOR2_X2)                                     0.0106     0.6806 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.6806 r
  data arrival time                                                0.6806

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0275     0.4625
  data required time                                               0.4625
  --------------------------------------------------------------------------
  data required time                                               0.4625
  data arrival time                                               -0.6806
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2181


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:23 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_26T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9022 mW   (76%)
  Net Switching Power  = 909.9260 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8121 mW  (100%)

Cell Leakage Power     =  35.7326 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7323        9.6239e-03            1.6203            1.7435  (  45.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1699            0.9003           34.1117            2.1043  (  54.69%)
--------------------------------------------------------------------------------------------------
Total              2.9022 mW         0.9099 mW        35.7320 uW         3.8478 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:23 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_26T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_45T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0955     0.0955 r
  U313/ZN (INV_X8)                                      0.0173     0.1127 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1127 f
  mul__inst/U6967/ZN (INV_X8)                           0.0159     0.1286 r
  mul__inst/U6494/ZN (INV_X8)                           0.0097     0.1383 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0313     0.1696 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0122     0.1818 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0177     0.1995 f
  mul__inst/U6940/ZN (INV_X2)                           0.0127     0.2122 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0143     0.2265 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0150     0.2416 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0468     0.2883 r
  mul__inst/U4010/ZN (INV_X2)                           0.0111     0.2994 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0144     0.3138 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0197     0.3335 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0295     0.3630 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0144     0.3774 f
  mul__inst/U4964/ZN (INV_X2)                           0.0115     0.3889 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0193     0.4082 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0218     0.4300 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0143     0.4443 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0262     0.4705 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0214     0.4919 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0189     0.5108 r
  mul__inst/U4631/ZN (INV_X2)                           0.0104     0.5212 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0117     0.5329 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0180     0.5510 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0172     0.5681 r
  mul__inst/U5114/ZN (INV_X4)                           0.0090     0.5771 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0186     0.5958 r
  mul__inst/U6499/ZN (INV_X2)                           0.0107     0.6065 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0132     0.6197 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0148     0.6344 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0162     0.6506 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6506 r
  U274/ZN (INV_X4)                                      0.0081     0.6588 f
  U358/ZN (NOR2_X2)                                     0.0126     0.6713 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6713 r
  data arrival time                                                0.6713

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.6713
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7046


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0885     0.0885 r
  U208/ZN (INV_X4)                                      0.0112     0.0997 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0997 f
  mul__inst/U23/Z (BUF_X4)                              0.0323     0.1320 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0168     0.1488 r
  mul__inst/U3712/S (FA_X1)                             0.1085     0.2573 f
  mul__inst/U3713/S (FA_X1)                             0.1041     0.3614 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0207     0.3822 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0169     0.3991 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0139     0.4130 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0228     0.4358 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0211     0.4569 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0245     0.4814 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0173     0.4986 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0161     0.5147 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0207     0.5355 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0163     0.5518 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0196     0.5714 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0242     0.5956 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0239     0.6195 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0186     0.6382 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0133     0.6515 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0152     0.6666 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0157     0.6824 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0160     0.6984 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0170     0.7154 f
  mul__inst/U3157/ZN (INV_X2)                           0.0115     0.7269 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0119     0.7389 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0190     0.7579 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7579 r
  U159/ZN (INV_X4)                                      0.0081     0.7660 f
  U365/ZN (NOR2_X2)                                     0.0126     0.7785 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7785 r
  data arrival time                                                0.7785

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.7785
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3218


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:35 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_45T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9202 mW   (76%)
  Net Switching Power  = 910.6418 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8309 mW  (100%)

Cell Leakage Power     =  41.6739 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7310        9.6345e-03            1.8717            1.7425  (  45.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1892            0.9010           39.8016            2.1300  (  55.00%)
--------------------------------------------------------------------------------------------------
Total              2.9202 mW         0.9106 mW        41.6733 uW         3.8726 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:35 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_45T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_119T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1490     0.1490 r
  U315/ZN (INV_X8)                                      0.0329     0.1819 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1819 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0395     0.2214 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0748     0.2962 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0759     0.3721 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0744     0.4464 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0753     0.5218 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0279     0.5497 f
  mul__inst/U6805/ZN (INV_X2)                           0.0191     0.5688 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0336     0.6023 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0565     0.6588 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0800     0.7389 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0827     0.8216 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0434     0.8649 f
  mul__inst/U7201/ZN (INV_X2)                           0.0223     0.8873 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0210     0.9082 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0333     0.9415 r
  mul__inst/U6809/ZN (INV_X2)                           0.0150     0.9565 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0293     0.9858 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0176     1.0034 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0353     1.0387 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0387 r
  U276/ZN (INV_X4)                                      0.0112     1.0499 f
  U360/ZN (NOR2_X2)                                     0.0215     1.0715 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0715 r
  data arrival time                                                1.0715

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0511    -0.0511
  data required time                                              -0.0511
  --------------------------------------------------------------------------
  data required time                                              -0.0511
  data arrival time                                               -1.0715
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1225


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1377     0.1377 r
  U208/ZN (INV_X4)                                      0.0154     0.1532 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1532 f
  mul__inst/U23/Z (BUF_X4)                              0.0508     0.2040 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0270     0.2310 r
  mul__inst/U3712/S (FA_X1)                             0.1733     0.4043 f
  mul__inst/U3713/S (FA_X1)                             0.1729     0.5772 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0301     0.6073 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0279     0.6352 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0202     0.6554 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0385     0.6939 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0332     0.7271 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0424     0.7695 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0272     0.7966 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0258     0.8225 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0314     0.8539 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0261     0.8800 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0298     0.9098 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0417     0.9515 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0376     0.9892 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0302     1.0194 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0200     1.0394 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0247     1.0641 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0236     1.0877 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0261     1.1138 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0258     1.1396 f
  mul__inst/U3157/ZN (INV_X2)                           0.0185     1.1580 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0183     1.1764 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0315     1.2078 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.2078 r
  U159/ZN (INV_X4)                                      0.0112     1.2190 f
  U365/ZN (NOR2_X2)                                     0.0215     1.2406 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2406 r
  data arrival time                                                1.2406

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0511     0.4389
  data required time                                               0.4389
  --------------------------------------------------------------------------
  data required time                                               0.4389
  data arrival time                                               -1.2406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8016


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:47 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_119T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9947 mW   (77%)
  Net Switching Power  = 913.2522 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9079 mW  (100%)

Cell Leakage Power     =  88.0389 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7723        9.6702e-03            3.7964            1.7858  (  44.69%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2224            0.9036           84.2414            2.2102  (  55.31%)
--------------------------------------------------------------------------------------------------
Total              2.9947 mW         0.9133 mW        88.0379 uW         3.9960 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:47 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_119T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_101T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1349     0.1349 r
  U315/ZN (INV_X8)                                      0.0300     0.1649 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1649 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0351     0.2000 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0674     0.2674 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0680     0.3354 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0666     0.4020 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0675     0.4696 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0251     0.4947 f
  mul__inst/U6805/ZN (INV_X2)                           0.0172     0.5118 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0308     0.5427 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0503     0.5930 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0716     0.6646 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0744     0.7391 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0388     0.7779 f
  mul__inst/U7201/ZN (INV_X2)                           0.0200     0.7979 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0193     0.8172 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0296     0.8468 r
  mul__inst/U6809/ZN (INV_X2)                           0.0138     0.8605 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0260     0.8866 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0163     0.9029 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0316     0.9345 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9345 r
  U276/ZN (INV_X4)                                      0.0103     0.9448 f
  U360/ZN (NOR2_X2)                                     0.0192     0.9640 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9640 r
  data arrival time                                                0.9640

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0452    -0.0452
  data required time                                              -0.0452
  --------------------------------------------------------------------------
  data required time                                              -0.0452
  data arrival time                                               -0.9640
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0092


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1247     0.1247 r
  U208/ZN (INV_X4)                                      0.0143     0.1390 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1390 f
  mul__inst/U23/Z (BUF_X4)                              0.0458     0.1848 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0243     0.2091 r
  mul__inst/U3712/S (FA_X1)                             0.1562     0.3653 f
  mul__inst/U3713/S (FA_X1)                             0.1548     0.5201 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0276     0.5477 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0249     0.5726 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0186     0.5912 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0343     0.6256 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0298     0.6554 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0376     0.6929 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0243     0.7173 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0231     0.7404 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0287     0.7691 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0234     0.7925 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0270     0.8194 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0370     0.8564 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0339     0.8903 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0270     0.9173 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0183     0.9356 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0221     0.9577 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0215     0.9792 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0234     1.0026 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0234     1.0260 f
  mul__inst/U3157/ZN (INV_X2)                           0.0166     1.0426 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0166     1.0593 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0281     1.0874 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0874 r
  U159/ZN (INV_X4)                                      0.0103     1.0977 f
  U365/ZN (NOR2_X2)                                     0.0192     1.1169 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1169 r
  data arrival time                                                1.1169

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0452     0.4448
  data required time                                               0.4448
  --------------------------------------------------------------------------
  data required time                                               0.4448
  data arrival time                                               -1.1169
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6721


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:57 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_101T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9927 mW   (77%)
  Net Switching Power  = 912.6581 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9054 mW  (100%)

Cell Leakage Power     =  72.4884 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7784        9.6651e-03            3.1526            1.7912  (  45.03%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2143            0.9030           69.3349            2.1866  (  54.97%)
--------------------------------------------------------------------------------------------------
Total              2.9927 mW         0.9127 mW        72.4875 uW         3.9779 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:57:57 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_101T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_121T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1507     0.1507 r
  U339/ZN (INV_X8)                                      0.0310     0.1817 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1817 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0605     0.2421 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0306     0.2727 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0584     0.3311 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0201     0.3512 f
  mul__inst/U4966/ZN (INV_X2)                           0.0235     0.3747 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0278     0.4025 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0786     0.4811 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0231     0.5041 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0303     0.5345 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0507     0.5852 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0226     0.6078 f
  mul__inst/U4964/ZN (INV_X2)                           0.0192     0.6270 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0295     0.6565 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0364     0.6929 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0216     0.7145 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0459     0.7604 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0329     0.7933 f
  mul__inst/U21/ZN (NAND2_X2)                           0.0353     0.8286 r
  mul__inst/U4591/ZN (NAND2_X4)                         0.0340     0.8625 f
  mul__inst/U4466/ZN (NOR3_X1)                          0.0698     0.9323 r
  mul__inst/U1409/ZN (OAI21_X1)                         0.0410     0.9733 f
  mul__inst/U4106/ZN (INV_X2)                           0.0217     0.9950 r
  mul__inst/U4100/ZN (NOR2_X2)                          0.0203     1.0153 f
  mul__inst/U1411/ZN (NAND3_X2)                         0.0357     1.0510 r
  mul__inst/d[36] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0510 r
  U379/ZN (INV_X4)                                      0.0113     1.0623 f
  U363/ZN (NOR2_X2)                                     0.0218     1.0841 r
  c_reg_reg[25]/D (DFFR_X1)                             0.0000     1.0841 r
  data arrival time                                                1.0841

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0511    -0.0511
  data required time                                              -0.0511
  --------------------------------------------------------------------------
  data required time                                              -0.0511
  data arrival time                                               -1.0841
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1352


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1392     0.1392 r
  U208/ZN (INV_X4)                                      0.0156     0.1548 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1548 f
  mul__inst/U23/Z (BUF_X4)                              0.0514     0.2061 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0273     0.2335 r
  mul__inst/U3712/S (FA_X1)                             0.1753     0.4087 f
  mul__inst/U3713/S (FA_X1)                             0.1749     0.5836 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0304     0.6141 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0283     0.6423 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0204     0.6627 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0390     0.7017 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0336     0.7353 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0429     0.7782 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0275     0.8057 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0261     0.8319 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0317     0.8635 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0264     0.8899 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0302     0.9201 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0422     0.9624 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0381     1.0004 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0306     1.0311 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0202     1.0513 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0250     1.0762 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0238     1.1000 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0264     1.1264 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0261     1.1525 f
  mul__inst/U3157/ZN (INV_X2)                           0.0187     1.1711 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0185     1.1897 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0319     1.2215 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.2215 r
  U159/ZN (INV_X4)                                      0.0113     1.2328 f
  U365/ZN (NOR2_X2)                                     0.0218     1.2546 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2546 r
  data arrival time                                                1.2546

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0511     0.4389
  data required time                                               0.4389
  --------------------------------------------------------------------------
  data required time                                               0.4389
  data arrival time                                               -1.2546
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8157


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:09 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_121T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9910 mW   (77%)
  Net Switching Power  = 913.3210 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9043 mW  (100%)

Cell Leakage Power     =  89.9783 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7652        9.6718e-03            3.8771            1.7787  (  44.53%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2258            0.9036           86.1002            2.2156  (  55.47%)
--------------------------------------------------------------------------------------------------
Total              2.9910 mW         0.9133 mW        89.9773 uW         3.9943 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:09 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_121T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_83T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1213     0.1213 r
  U339/ZN (INV_X8)                                      0.0255     0.1469 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1469 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0471     0.1940 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0244     0.2184 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0448     0.2632 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0163     0.2795 f
  mul__inst/U4966/ZN (INV_X2)                           0.0186     0.2981 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0226     0.3207 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0627     0.3834 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0186     0.4020 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0247     0.4267 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0393     0.4660 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0181     0.4842 f
  mul__inst/U4964/ZN (INV_X2)                           0.0153     0.4995 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0240     0.5235 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0284     0.5519 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0178     0.5697 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0354     0.6051 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0265     0.6315 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0250     0.6566 r
  mul__inst/U4631/ZN (INV_X2)                           0.0125     0.6691 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0154     0.6845 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0228     0.7074 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0221     0.7294 r
  mul__inst/U5114/ZN (INV_X4)                           0.0113     0.7408 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0247     0.7655 r
  mul__inst/U6499/ZN (INV_X2)                           0.0128     0.7782 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0176     0.7958 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0186     0.8144 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0211     0.8356 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8356 r
  U274/ZN (INV_X4)                                      0.0096     0.8451 f
  U358/ZN (NOR2_X2)                                     0.0169     0.8620 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8620 r
  data arrival time                                                0.8620

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0445    -0.0445
  data required time                                              -0.0445
  --------------------------------------------------------------------------
  data required time                                              -0.0445
  data arrival time                                               -0.8620
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9065


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1123     0.1123 r
  U208/ZN (INV_X4)                                      0.0132     0.1255 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1255 f
  mul__inst/U23/Z (BUF_X4)                              0.0411     0.1666 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0217     0.1883 r
  mul__inst/U3712/S (FA_X1)                             0.1398     0.3281 f
  mul__inst/U3713/S (FA_X1)                             0.1375     0.4657 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0251     0.4908 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0221     0.5128 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0172     0.5300 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0304     0.5604 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0267     0.5871 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0330     0.6201 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0217     0.6418 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0206     0.6625 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0261     0.6886 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0210     0.7096 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0243     0.7339 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0325     0.7664 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0303     0.7967 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0240     0.8207 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0168     0.8375 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0197     0.8572 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0195     0.8768 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0210     0.8977 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0212     0.9189 f
  mul__inst/U3157/ZN (INV_X2)                           0.0149     0.9338 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0150     0.9488 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0250     0.9738 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9738 r
  U159/ZN (INV_X4)                                      0.0096     0.9834 f
  U365/ZN (NOR2_X2)                                     0.0169     1.0003 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0003 r
  data arrival time                                                1.0003

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0445     0.4455
  data required time                                               0.4455
  --------------------------------------------------------------------------
  data required time                                               0.4455
  data arrival time                                               -1.0003
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5547


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:21 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_83T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9732 mW   (77%)
  Net Switching Power  = 911.9272 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8851 mW  (100%)

Cell Leakage Power     =  59.9870 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7616        9.6546e-03            2.6347            1.7739  (  44.96%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2116            0.9023           57.3515            2.1712  (  55.04%)
--------------------------------------------------------------------------------------------------
Total              2.9732 mW         0.9119 mW        59.9862 uW         3.9451 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:21 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_83T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_60T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1052     0.1052 r
  U339/ZN (INV_X8)                                      0.0227     0.1278 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1278 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0399     0.1677 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0212     0.1889 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0374     0.2262 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0144     0.2406 f
  mul__inst/U4966/ZN (INV_X2)                           0.0159     0.2565 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0198     0.2763 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0539     0.3302 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0161     0.3463 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0216     0.3679 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0332     0.4010 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0157     0.4167 f
  mul__inst/U4964/ZN (INV_X2)                           0.0129     0.4296 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0211     0.4507 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0242     0.4749 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0156     0.4906 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0296     0.5202 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0232     0.5434 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0212     0.5646 r
  mul__inst/U4631/ZN (INV_X2)                           0.0113     0.5759 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0131     0.5890 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0198     0.6088 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0189     0.6278 r
  mul__inst/U5114/ZN (INV_X4)                           0.0099     0.6377 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0209     0.6586 r
  mul__inst/U6499/ZN (INV_X2)                           0.0115     0.6701 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0149     0.6849 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0162     0.7011 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0180     0.7192 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7192 r
  U274/ZN (INV_X4)                                      0.0086     0.7278 f
  U358/ZN (NOR2_X2)                                     0.0142     0.7421 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7421 r
  data arrival time                                                0.7421

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0386    -0.0386
  data required time                                              -0.0386
  --------------------------------------------------------------------------
  data required time                                              -0.0386
  data arrival time                                               -0.7421
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7806


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0974     0.0974 r
  U208/ZN (INV_X4)                                      0.0119     0.1093 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1093 f
  mul__inst/U23/Z (BUF_X4)                              0.0356     0.1450 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0187     0.1636 r
  mul__inst/U3712/S (FA_X1)                             0.1202     0.2839 f
  mul__inst/U3713/S (FA_X1)                             0.1167     0.4005 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0223     0.4229 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0189     0.4418 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0152     0.4570 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0256     0.4826 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0231     0.5057 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0276     0.5333 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0189     0.5522 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0178     0.5700 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0228     0.5928 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0182     0.6110 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0213     0.6323 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0272     0.6595 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0262     0.6857 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0206     0.7063 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0147     0.7210 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0168     0.7378 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0173     0.7552 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0179     0.7730 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0186     0.7917 f
  mul__inst/U3157/ZN (INV_X2)                           0.0128     0.8045 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0131     0.8176 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0212     0.8388 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8388 r
  U159/ZN (INV_X4)                                      0.0086     0.8474 f
  U365/ZN (NOR2_X2)                                     0.0142     0.8617 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8617 r
  data arrival time                                                0.8617

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0386     0.4514
  data required time                                               0.4514
  --------------------------------------------------------------------------
  data required time                                               0.4514
  data arrival time                                               -0.8617
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4102


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:31 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_60T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9537 mW   (76%)
  Net Switching Power  = 910.8521 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8646 mW  (100%)

Cell Leakage Power     =  47.7558 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7622        9.6420e-03            2.1261            1.7740  (  45.34%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1915            0.9012           45.6290            2.1384  (  54.66%)
--------------------------------------------------------------------------------------------------
Total              2.9537 mW         0.9109 mW        47.7551 uW         3.9123 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:31 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_60T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_118T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1483     0.1483 r
  U315/ZN (INV_X8)                                      0.0327     0.1810 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1810 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0392     0.2203 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0744     0.2946 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0755     0.3701 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0739     0.4440 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0749     0.5189 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0277     0.5466 f
  mul__inst/U6805/ZN (INV_X2)                           0.0190     0.5656 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0334     0.5991 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0562     0.6552 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0796     0.7348 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0822     0.8170 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0431     0.8601 f
  mul__inst/U7201/ZN (INV_X2)                           0.0222     0.8823 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0209     0.9032 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0330     0.9362 r
  mul__inst/U6809/ZN (INV_X2)                           0.0149     0.9512 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0291     0.9803 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0176     0.9978 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0351     1.0329 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0329 r
  U276/ZN (INV_X4)                                      0.0111     1.0440 f
  U360/ZN (NOR2_X2)                                     0.0214     1.0654 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0654 r
  data arrival time                                                1.0654

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0510    -0.0510
  data required time                                              -0.0510
  --------------------------------------------------------------------------
  data required time                                              -0.0510
  data arrival time                                               -1.0654
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1165


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1371     0.1371 r
  U208/ZN (INV_X4)                                      0.0154     0.1524 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1524 f
  mul__inst/U23/Z (BUF_X4)                              0.0505     0.2029 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0269     0.2298 r
  mul__inst/U3712/S (FA_X1)                             0.1724     0.4022 f
  mul__inst/U3713/S (FA_X1)                             0.1719     0.5741 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0300     0.6040 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0277     0.6317 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0201     0.6519 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0383     0.6901 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0330     0.7231 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0421     0.7652 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0270     0.7922 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0257     0.8179 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0313     0.8492 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0260     0.8751 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0297     0.9048 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0414     0.9462 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0374     0.9837 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0301     1.0137 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0199     1.0336 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0245     1.0582 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0235     1.0816 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0259     1.1076 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0256     1.1332 f
  mul__inst/U3157/ZN (INV_X2)                           0.0184     1.1516 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0182     1.1698 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0313     1.2011 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.2011 r
  U159/ZN (INV_X4)                                      0.0111     1.2122 f
  U365/ZN (NOR2_X2)                                     0.0214     1.2337 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2337 r
  data arrival time                                                1.2337

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0510     0.4390
  data required time                                               0.4390
  --------------------------------------------------------------------------
  data required time                                               0.4390
  data arrival time                                               -1.2337
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7947


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:42 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_118T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   3.0044 mW   (77%)
  Net Switching Power  = 913.2577 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9176 mW  (100%)

Cell Leakage Power     =  87.0836 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7838        9.6712e-03            3.7569            1.7972  (  44.88%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2206            0.9036           83.3257            2.2075  (  55.12%)
--------------------------------------------------------------------------------------------------
Total              3.0043 mW         0.9133 mW        87.0826 uW         4.0047 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:43 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_118T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_69T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1113     0.1113 r
  U339/ZN (INV_X8)                                      0.0237     0.1351 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1351 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0426     0.1777 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0224     0.2001 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0401     0.2402 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0151     0.2553 f
  mul__inst/U4966/ZN (INV_X2)                           0.0170     0.2723 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0208     0.2931 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0573     0.3504 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0170     0.3674 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0228     0.3902 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0355     0.4258 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0166     0.4424 f
  mul__inst/U4964/ZN (INV_X2)                           0.0138     0.4562 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0222     0.4784 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0258     0.5042 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0164     0.5206 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0318     0.5524 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0244     0.5769 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0227     0.5995 r
  mul__inst/U4631/ZN (INV_X2)                           0.0118     0.6113 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0139     0.6252 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0210     0.6462 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0201     0.6663 r
  mul__inst/U5114/ZN (INV_X4)                           0.0105     0.6768 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0224     0.6991 r
  mul__inst/U6499/ZN (INV_X2)                           0.0120     0.7111 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0159     0.7270 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0171     0.7441 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0192     0.7633 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7633 r
  U274/ZN (INV_X4)                                      0.0090     0.7723 f
  U358/ZN (NOR2_X2)                                     0.0153     0.7876 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7876 r
  data arrival time                                                0.7876

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0391    -0.0391
  data required time                                              -0.0391
  --------------------------------------------------------------------------
  data required time                                              -0.0391
  data arrival time                                               -0.7876
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8267


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1031     0.1031 r
  U208/ZN (INV_X4)                                      0.0124     0.1155 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1155 f
  mul__inst/U23/Z (BUF_X4)                              0.0377     0.1532 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0199     0.1730 r
  mul__inst/U3712/S (FA_X1)                             0.1277     0.3007 f
  mul__inst/U3713/S (FA_X1)                             0.1246     0.4253 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0234     0.4487 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0201     0.4689 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0161     0.4850 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0275     0.5124 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0245     0.5369 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0297     0.5666 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0199     0.5865 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0188     0.6054 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0241     0.6294 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0193     0.6487 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0225     0.6712 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0292     0.7004 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0278     0.7282 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0219     0.7500 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0155     0.7655 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0179     0.7834 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0181     0.8016 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0190     0.8206 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0196     0.8402 f
  mul__inst/U3157/ZN (INV_X2)                           0.0137     0.8539 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0138     0.8677 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0226     0.8903 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8903 r
  U159/ZN (INV_X4)                                      0.0090     0.8993 f
  U365/ZN (NOR2_X2)                                     0.0153     0.9146 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9146 r
  data arrival time                                                0.9146

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0391     0.4509
  data required time                                               0.4509
  --------------------------------------------------------------------------
  data required time                                               0.4509
  data arrival time                                               -0.9146
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4637


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:52 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_69T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   3.0142 mW   (77%)
  Net Switching Power  = 911.2422 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9255 mW  (100%)

Cell Leakage Power     =  52.0898 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.8152        9.6445e-03            2.3063            1.8272  (  45.94%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1990            0.9016           49.7828            2.1504  (  54.06%)
--------------------------------------------------------------------------------------------------
Total              3.0142 mW         0.9112 mW        52.0891 uW         3.9776 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:58:53 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_69T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_56T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.1025     0.1025 r
  U313/ZN (INV_X8)                                      0.0182     0.1207 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1207 f
  mul__inst/U6967/ZN (INV_X8)                           0.0172     0.1378 r
  mul__inst/U6494/ZN (INV_X8)                           0.0104     0.1482 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0338     0.1820 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0132     0.1952 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0190     0.2142 f
  mul__inst/U6940/ZN (INV_X2)                           0.0136     0.2278 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0153     0.2431 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0162     0.2593 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0505     0.3098 r
  mul__inst/U4010/ZN (INV_X2)                           0.0118     0.3216 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0156     0.3372 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0211     0.3583 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0322     0.3905 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0153     0.4059 f
  mul__inst/U4964/ZN (INV_X2)                           0.0125     0.4184 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0206     0.4390 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0235     0.4625 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0153     0.4778 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0287     0.5065 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0227     0.5292 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0206     0.5498 r
  mul__inst/U4631/ZN (INV_X2)                           0.0111     0.5609 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0127     0.5736 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0193     0.5929 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0185     0.6114 r
  mul__inst/U5114/ZN (INV_X4)                           0.0096     0.6210 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0203     0.6413 r
  mul__inst/U6499/ZN (INV_X2)                           0.0113     0.6526 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0144     0.6670 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0158     0.6828 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0176     0.7004 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7004 r
  U274/ZN (INV_X4)                                      0.0085     0.7089 f
  U358/ZN (NOR2_X2)                                     0.0138     0.7227 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7227 r
  data arrival time                                                0.7227

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.7227
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7560


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0950     0.0950 r
  U208/ZN (INV_X4)                                      0.0117     0.1067 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1067 f
  mul__inst/U23/Z (BUF_X4)                              0.0347     0.1414 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0182     0.1596 r
  mul__inst/U3712/S (FA_X1)                             0.1170     0.2766 f
  mul__inst/U3713/S (FA_X1)                             0.1133     0.3899 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0219     0.4118 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0184     0.4302 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0149     0.4451 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0248     0.4699 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0226     0.4925 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0268     0.5192 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0184     0.5377 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0173     0.5550 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0222     0.5772 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0177     0.5949 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0209     0.6158 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0264     0.6421 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0256     0.6677 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0200     0.6877 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0143     0.7021 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0164     0.7185 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0169     0.7354 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0174     0.7527 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0182     0.7709 f
  mul__inst/U3157/ZN (INV_X2)                           0.0125     0.7834 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0127     0.7961 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0206     0.8168 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8168 r
  U159/ZN (INV_X4)                                      0.0085     0.8253 f
  U365/ZN (NOR2_X2)                                     0.0138     0.8390 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8390 r
  data arrival time                                                0.8390

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.8390
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3824


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:04 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_56T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9459 mW   (76%)
  Net Switching Power  = 910.7737 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8566 mW  (100%)

Cell Leakage Power     =  45.9951 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7568        9.6403e-03            2.0527            1.7685  (  45.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1891            0.9011           43.9417            2.1342  (  54.69%)
--------------------------------------------------------------------------------------------------
Total              2.9459 mW         0.9108 mW        45.9945 uW         3.9026 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:05 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_56T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_50T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0986     0.0986 r
  U313/ZN (INV_X8)                                      0.0177     0.1163 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1163 f
  mul__inst/U6967/ZN (INV_X8)                           0.0165     0.1328 r
  mul__inst/U6494/ZN (INV_X8)                           0.0100     0.1428 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0324     0.1752 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0126     0.1878 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0183     0.2060 f
  mul__inst/U6940/ZN (INV_X2)                           0.0131     0.2192 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0148     0.2339 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0156     0.2495 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0485     0.2979 r
  mul__inst/U4010/ZN (INV_X2)                           0.0114     0.3093 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0149     0.3243 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0203     0.3446 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0307     0.3753 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0148     0.3901 f
  mul__inst/U4964/ZN (INV_X2)                           0.0120     0.4021 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0199     0.4220 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0226     0.4446 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0149     0.4594 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0273     0.4867 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0220     0.5087 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0197     0.5284 r
  mul__inst/U4631/ZN (INV_X2)                           0.0108     0.5392 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0121     0.5513 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0186     0.5700 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0177     0.5877 r
  mul__inst/U5114/ZN (INV_X4)                           0.0093     0.5969 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0194     0.6163 r
  mul__inst/U6499/ZN (INV_X2)                           0.0110     0.6273 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0137     0.6411 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0152     0.6563 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0168     0.6731 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6731 r
  U274/ZN (INV_X4)                                      0.0083     0.6814 f
  U358/ZN (NOR2_X2)                                     0.0131     0.6945 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6945 r
  data arrival time                                                0.6945

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0334    -0.0334
  data required time                                              -0.0334
  --------------------------------------------------------------------------
  data required time                                              -0.0334
  data arrival time                                               -0.6945
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7279


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0914     0.0914 r
  U208/ZN (INV_X4)                                      0.0114     0.1029 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1029 f
  mul__inst/U23/Z (BUF_X4)                              0.0334     0.1362 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0174     0.1536 r
  mul__inst/U3712/S (FA_X1)                             0.1123     0.2659 f
  mul__inst/U3713/S (FA_X1)                             0.1082     0.3742 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0212     0.3954 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0176     0.4130 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0143     0.4273 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0237     0.4510 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0217     0.4728 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0255     0.4983 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0178     0.5161 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0167     0.5328 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0214     0.5542 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0169     0.5711 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0202     0.5913 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0252     0.6165 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0246     0.6411 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0193     0.6604 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0138     0.6742 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0157     0.6899 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0163     0.7062 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0166     0.7228 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0176     0.7404 f
  mul__inst/U3157/ZN (INV_X2)                           0.0120     0.7523 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0123     0.7646 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0197     0.7844 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7844 r
  U159/ZN (INV_X4)                                      0.0083     0.7926 f
  U365/ZN (NOR2_X2)                                     0.0131     0.8058 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8058 r
  data arrival time                                                0.8058

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0334     0.4566
  data required time                                               0.4566
  --------------------------------------------------------------------------
  data required time                                               0.4566
  data arrival time                                               -0.8058
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3491


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:15 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_50T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9145 mW   (76%)
  Net Switching Power  = 910.8323 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8253 mW  (100%)

Cell Leakage Power     =  43.5518 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7192        9.6379e-03            1.9503            1.7308  (  44.74%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1953            0.9012           41.6008            2.1381  (  55.26%)
--------------------------------------------------------------------------------------------------
Total              2.9145 mW         0.9108 mW        43.5511 uW         3.8689 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:15 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_50T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_111T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1427     0.1427 r
  U315/ZN (INV_X8)                                      0.0316     0.1742 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1742 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0375     0.2117 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0715     0.2832 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0724     0.3556 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0709     0.4265 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0718     0.4983 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0267     0.5249 f
  mul__inst/U6805/ZN (INV_X2)                           0.0183     0.5432 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0323     0.5755 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0537     0.6292 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0763     0.7055 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0790     0.7844 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0413     0.8258 f
  mul__inst/U7201/ZN (INV_X2)                           0.0213     0.8471 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0203     0.8674 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0316     0.8990 r
  mul__inst/U6809/ZN (INV_X2)                           0.0145     0.9134 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0278     0.9412 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0170     0.9583 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0336     0.9919 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9919 r
  U276/ZN (INV_X4)                                      0.0108     1.0027 f
  U360/ZN (NOR2_X2)                                     0.0205     1.0231 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0231 r
  data arrival time                                                1.0231

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0503    -0.0503
  data required time                                              -0.0503
  --------------------------------------------------------------------------
  data required time                                              -0.0503
  data arrival time                                               -1.0231
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0735


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1318     0.1318 r
  U208/ZN (INV_X4)                                      0.0149     0.1468 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1468 f
  mul__inst/U23/Z (BUF_X4)                              0.0485     0.1953 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0258     0.2211 r
  mul__inst/U3712/S (FA_X1)                             0.1657     0.3868 f
  mul__inst/U3713/S (FA_X1)                             0.1648     0.5515 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0290     0.5805 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0265     0.6070 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0195     0.6265 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0366     0.6631 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0317     0.6948 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0402     0.7350 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0259     0.7609 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0246     0.7855 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0302     0.8157 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0249     0.8406 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0286     0.8691 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0396     0.9087 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0359     0.9446 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0288     0.9734 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0192     0.9927 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0235     1.0162 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0226     1.0388 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0249     1.0638 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0247     1.0884 f
  mul__inst/U3157/ZN (INV_X2)                           0.0177     1.1061 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0176     1.1237 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0300     1.1537 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1537 r
  U159/ZN (INV_X4)                                      0.0108     1.1645 f
  U365/ZN (NOR2_X2)                                     0.0205     1.1849 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1849 r
  data arrival time                                                1.1849

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0503     0.4397
  data required time                                               0.4397
  --------------------------------------------------------------------------
  data required time                                               0.4397
  data arrival time                                               -1.1849
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7453


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:26 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_111T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9873 mW   (77%)
  Net Switching Power  = 913.0502 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9003 mW  (100%)

Cell Leakage Power     =  80.7149 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7754        9.6675e-03            3.4931            1.7886  (  44.93%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2119            0.9034           77.2208            2.1925  (  55.07%)
--------------------------------------------------------------------------------------------------
Total              2.9873 mW         0.9131 mW        80.7139 uW         3.9810 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:26 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_111T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_30T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0864     0.0864 r
  U313/ZN (INV_X8)                                      0.0161     0.1026 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1026 f
  mul__inst/U6967/ZN (INV_X8)                           0.0142     0.1168 r
  mul__inst/U6494/ZN (INV_X8)                           0.0089     0.1257 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0281     0.1538 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0108     0.1645 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0161     0.1806 f
  mul__inst/U6940/ZN (INV_X2)                           0.0114     0.1920 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0131     0.2050 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0134     0.2185 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0420     0.2605 r
  mul__inst/U4010/ZN (INV_X2)                           0.0103     0.2707 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0128     0.2835 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0180     0.3015 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0260     0.3276 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0132     0.3407 f
  mul__inst/U4964/ZN (INV_X2)                           0.0102     0.3509 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0177     0.3686 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0196     0.3882 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0129     0.4011 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0230     0.4241 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0198     0.4438 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0167     0.4605 r
  mul__inst/U4631/ZN (INV_X2)                           0.0093     0.4699 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0105     0.4803 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0164     0.4967 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0155     0.5122 r
  mul__inst/U5114/ZN (INV_X4)                           0.0081     0.5204 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0165     0.5369 r
  mul__inst/U6499/ZN (INV_X2)                           0.0097     0.5466 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0115     0.5581 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0135     0.5716 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0145     0.5861 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5861 r
  U274/ZN (INV_X4)                                      0.0075     0.5936 f
  U358/ZN (NOR2_X2)                                     0.0110     0.6046 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6046 r
  data arrival time                                                0.6046

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0275    -0.0275
  data required time                                              -0.0275
  --------------------------------------------------------------------------
  data required time                                              -0.0275
  data arrival time                                               -0.6046
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6321


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0803     0.0803 r
  U208/ZN (INV_X4)                                      0.0103     0.0905 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0905 f
  mul__inst/U23/Z (BUF_X4)                              0.0292     0.1198 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0151     0.1348 r
  mul__inst/U3712/S (FA_X1)                             0.0975     0.2323 f
  mul__inst/U3713/S (FA_X1)                             0.0924     0.3247 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0193     0.3439 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0152     0.3591 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0127     0.3718 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0201     0.3919 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0193     0.4112 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0216     0.4328 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0157     0.4485 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0143     0.4628 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0188     0.4817 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0146     0.4963 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0178     0.5141 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0215     0.5356 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0218     0.5574 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0169     0.5742 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0120     0.5862 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0136     0.5998 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0143     0.6141 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0144     0.6284 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0155     0.6439 f
  mul__inst/U3157/ZN (INV_X2)                           0.0103     0.6542 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0108     0.6650 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0170     0.6820 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6820 r
  U159/ZN (INV_X4)                                      0.0075     0.6895 f
  U365/ZN (NOR2_X2)                                     0.0110     0.7004 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7004 r
  data arrival time                                                0.7004

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0275     0.4625
  data required time                                               0.4625
  --------------------------------------------------------------------------
  data required time                                               0.4625
  data arrival time                                               -0.7004
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2380


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:37 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_30T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9028 mW   (76%)
  Net Switching Power  = 909.9768 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8127 mW  (100%)

Cell Leakage Power     =  36.8365 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7296        9.6265e-03            1.6674            1.7409  (  45.22%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1732            0.9003           35.1685            2.1087  (  54.78%)
--------------------------------------------------------------------------------------------------
Total              2.9028 mW         0.9100 mW        36.8359 uW         3.8496 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:37 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_30T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_38T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0911     0.0911 r
  U313/ZN (INV_X8)                                      0.0167     0.1079 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1079 f
  mul__inst/U6967/ZN (INV_X8)                           0.0151     0.1230 r
  mul__inst/U6494/ZN (INV_X8)                           0.0093     0.1323 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0298     0.1620 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0115     0.1736 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0169     0.1905 f
  mul__inst/U6940/ZN (INV_X2)                           0.0121     0.2026 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0137     0.2163 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0143     0.2306 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0445     0.2751 r
  mul__inst/U4010/ZN (INV_X2)                           0.0107     0.2858 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0136     0.2994 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0189     0.3183 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0279     0.3462 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0138     0.3600 f
  mul__inst/U4964/ZN (INV_X2)                           0.0109     0.3709 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0185     0.3894 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0207     0.4101 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0137     0.4238 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0246     0.4484 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0206     0.4690 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0179     0.4869 r
  mul__inst/U4631/ZN (INV_X2)                           0.0099     0.4968 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0111     0.5079 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0172     0.5251 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0164     0.5415 r
  mul__inst/U5114/ZN (INV_X4)                           0.0086     0.5501 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0176     0.5677 r
  mul__inst/U6499/ZN (INV_X2)                           0.0103     0.5780 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0124     0.5904 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0141     0.6046 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0154     0.6200 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6200 r
  U274/ZN (INV_X4)                                      0.0079     0.6279 f
  U358/ZN (NOR2_X2)                                     0.0118     0.6397 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6397 r
  data arrival time                                                0.6397

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0332    -0.0332
  data required time                                              -0.0332
  --------------------------------------------------------------------------
  data required time                                              -0.0332
  data arrival time                                               -0.6397
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6729


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0846     0.0846 r
  U208/ZN (INV_X4)                                      0.0108     0.0954 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0954 f
  mul__inst/U23/Z (BUF_X4)                              0.0308     0.1262 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0160     0.1422 r
  mul__inst/U3712/S (FA_X1)                             0.1032     0.2454 f
  mul__inst/U3713/S (FA_X1)                             0.0986     0.3440 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0200     0.3640 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0161     0.3801 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0134     0.3935 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0215     0.4150 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0202     0.4352 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0231     0.4583 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0166     0.4749 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0153     0.4901 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0198     0.5100 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0155     0.5255 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0188     0.5442 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0229     0.5671 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0229     0.5900 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0178     0.6078 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0127     0.6205 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0144     0.6349 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0150     0.6499 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0152     0.6652 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0163     0.6815 f
  mul__inst/U3157/ZN (INV_X2)                           0.0109     0.6924 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0114     0.7038 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0180     0.7219 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7219 r
  U159/ZN (INV_X4)                                      0.0079     0.7297 f
  U365/ZN (NOR2_X2)                                     0.0118     0.7416 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7416 r
  data arrival time                                                0.7416

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0332     0.4568
  data required time                                               0.4568
  --------------------------------------------------------------------------
  data required time                                               0.4568
  data arrival time                                               -0.7416
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2848


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:48 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_38T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9525 mW   (76%)
  Net Switching Power  = 910.3630 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8628 mW  (100%)

Cell Leakage Power     =  39.2762 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7651        9.6311e-03            1.7706            1.7765  (  45.53%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1874            0.9007           37.5050            2.1256  (  54.47%)
--------------------------------------------------------------------------------------------------
Total              2.9525 mW         0.9104 mW        39.2756 uW         3.9021 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:48 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_38T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_76T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1162     0.1162 r
  U339/ZN (INV_X8)                                      0.0246     0.1409 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1409 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0448     0.1857 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0234     0.2091 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0425     0.2515 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0157     0.2672 f
  mul__inst/U4966/ZN (INV_X2)                           0.0179     0.2851 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0217     0.3068 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0600     0.3668 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0178     0.3846 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0238     0.4083 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0374     0.4458 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0173     0.4631 f
  mul__inst/U4964/ZN (INV_X2)                           0.0146     0.4776 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0231     0.5007 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0271     0.5278 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0171     0.5449 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0335     0.5784 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0254     0.6038 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0238     0.6277 r
  mul__inst/U4631/ZN (INV_X2)                           0.0121     0.6398 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0147     0.6545 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0219     0.6764 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0211     0.6975 r
  mul__inst/U5114/ZN (INV_X4)                           0.0110     0.7084 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0235     0.7319 r
  mul__inst/U6499/ZN (INV_X2)                           0.0124     0.7443 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0167     0.7610 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0179     0.7789 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0201     0.7990 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7990 r
  U274/ZN (INV_X4)                                      0.0093     0.8083 f
  U358/ZN (NOR2_X2)                                     0.0161     0.8244 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8244 r
  data arrival time                                                0.8244

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0393    -0.0393
  data required time                                              -0.0393
  --------------------------------------------------------------------------
  data required time                                              -0.0393
  data arrival time                                               -0.8244
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8636


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1077     0.1077 r
  U208/ZN (INV_X4)                                      0.0128     0.1205 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1205 f
  mul__inst/U23/Z (BUF_X4)                              0.0394     0.1599 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0208     0.1807 r
  mul__inst/U3712/S (FA_X1)                             0.1336     0.3143 f
  mul__inst/U3713/S (FA_X1)                             0.1310     0.4453 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0243     0.4695 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0211     0.4906 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0166     0.5072 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0289     0.5361 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0255     0.5616 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0313     0.5929 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0208     0.6137 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0198     0.6335 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0251     0.6586 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0201     0.6788 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0234     0.7022 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0308     0.7329 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0290     0.7619 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0230     0.7849 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0161     0.8010 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0188     0.8198 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0188     0.8386 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0200     0.8586 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0204     0.8790 f
  mul__inst/U3157/ZN (INV_X2)                           0.0143     0.8933 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0144     0.9077 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0238     0.9315 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9315 r
  U159/ZN (INV_X4)                                      0.0093     0.9407 f
  U365/ZN (NOR2_X2)                                     0.0161     0.9568 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9568 r
  data arrival time                                                0.9568

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0393     0.4507
  data required time                                               0.4507
  --------------------------------------------------------------------------
  data required time                                               0.4507
  data arrival time                                               -0.9568
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5061


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:59 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_76T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9880 mW   (77%)
  Net Switching Power  = 911.6152 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8996 mW  (100%)

Cell Leakage Power     =  55.8518 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7808        9.6487e-03            2.4628            1.7929  (  45.33%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2073            0.9020           53.3882            2.1626  (  54.67%)
--------------------------------------------------------------------------------------------------
Total              2.9880 mW         0.9116 mW        55.8511 uW         3.9555 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 22:59:59 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_76T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_114T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1451     0.1451 r
  U315/ZN (INV_X8)                                      0.0321     0.1771 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1771 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0382     0.2153 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0727     0.2880 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0737     0.3617 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0722     0.4339 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0731     0.5071 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0271     0.5342 f
  mul__inst/U6805/ZN (INV_X2)                           0.0186     0.5528 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0328     0.5856 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0547     0.6403 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0777     0.7180 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0804     0.7983 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0421     0.8404 f
  mul__inst/U7201/ZN (INV_X2)                           0.0217     0.8621 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0205     0.8827 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0322     0.9149 r
  mul__inst/U6809/ZN (INV_X2)                           0.0147     0.9295 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0284     0.9579 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0172     0.9751 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0342     1.0094 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0094 r
  U276/ZN (INV_X4)                                      0.0110     1.0203 f
  U360/ZN (NOR2_X2)                                     0.0209     1.0412 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0412 r
  data arrival time                                                1.0412

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0511    -0.0511
  data required time                                              -0.0511
  --------------------------------------------------------------------------
  data required time                                              -0.0511
  data arrival time                                               -1.0412
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0923


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1341     0.1341 r
  U208/ZN (INV_X4)                                      0.0151     0.1492 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1492 f
  mul__inst/U23/Z (BUF_X4)                              0.0494     0.1986 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0262     0.2249 r
  mul__inst/U3712/S (FA_X1)                             0.1685     0.3934 f
  mul__inst/U3713/S (FA_X1)                             0.1678     0.5611 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0294     0.5905 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0270     0.6176 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0198     0.6373 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0373     0.6747 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0322     0.7069 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0410     0.7479 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0264     0.7743 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0251     0.7993 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0306     0.8300 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0253     0.8553 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0290     0.8843 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0404     0.9247 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0366     0.9613 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0293     0.9906 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0195     1.0101 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0240     1.0341 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0230     1.0571 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0254     1.0824 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0251     1.1075 f
  mul__inst/U3157/ZN (INV_X2)                           0.0180     1.1255 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0179     1.1434 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0305     1.1739 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1739 r
  U159/ZN (INV_X4)                                      0.0110     1.1848 f
  U365/ZN (NOR2_X2)                                     0.0209     1.2057 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2057 r
  data arrival time                                                1.2057

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0511     0.4389
  data required time                                               0.4389
  --------------------------------------------------------------------------
  data required time                                               0.4389
  data arrival time                                               -1.2057
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7668


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:12 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_114T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9964 mW   (77%)
  Net Switching Power  = 913.1916 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9096 mW  (100%)

Cell Leakage Power     =  83.3805 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7831        9.6682e-03            3.6032            1.7963  (  44.99%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2134            0.9035           79.7763            2.1967  (  55.01%)
--------------------------------------------------------------------------------------------------
Total              2.9964 mW         0.9132 mW        83.3795 uW         3.9930 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:12 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_114T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_29T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[17]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[17]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[17]/QN (DFFR_X2)                            0.0797     0.0797 r
  U367/ZN (INV_X4)                                      0.0140     0.0938 f
  mul__inst/a[17] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0938 f
  mul__inst/U6827/ZN (INV_X8)                           0.0142     0.1080 r
  mul__inst/U6573/ZN (INV_X8)                           0.0107     0.1187 f
  mul__inst/U5095/ZN (NAND2_X4)                         0.0128     0.1316 r
  mul__inst/U1927/ZN (INV_X4)                           0.0130     0.1446 f
  mul__inst/U4596/ZN (AOI22_X2)                         0.0189     0.1635 r
  mul__inst/U4594/ZN (NAND2_X2)                         0.0161     0.1797 f
  mul__inst/U4593/ZN (INV_X2)                           0.0096     0.1892 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0145     0.2037 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0133     0.2170 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0417     0.2587 r
  mul__inst/U4010/ZN (INV_X2)                           0.0102     0.2689 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0127     0.2816 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0179     0.2995 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0258     0.3253 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0131     0.3384 f
  mul__inst/U4964/ZN (INV_X2)                           0.0101     0.3485 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0176     0.3661 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0195     0.3856 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0128     0.3984 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0228     0.4211 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0197     0.4408 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0166     0.4574 r
  mul__inst/U4631/ZN (INV_X2)                           0.0093     0.4666 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0104     0.4770 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0162     0.4932 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0154     0.5087 r
  mul__inst/U5114/ZN (INV_X4)                           0.0081     0.5168 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0164     0.5332 r
  mul__inst/U6499/ZN (INV_X2)                           0.0096     0.5428 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0114     0.5542 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0134     0.5676 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0144     0.5820 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5820 r
  U274/ZN (INV_X4)                                      0.0074     0.5894 f
  U358/ZN (NOR2_X2)                                     0.0109     0.6003 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6003 r
  data arrival time                                                0.6003

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0275    -0.0275
  data required time                                              -0.0275
  --------------------------------------------------------------------------
  data required time                                              -0.0275
  data arrival time                                               -0.6003
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6278


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0797     0.0797 r
  U208/ZN (INV_X4)                                      0.0102     0.0899 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0899 f
  mul__inst/U23/Z (BUF_X4)                              0.0290     0.1190 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0149     0.1339 r
  mul__inst/U3712/S (FA_X1)                             0.0968     0.2307 f
  mul__inst/U3713/S (FA_X1)                             0.0916     0.3223 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0192     0.3415 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0151     0.3565 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0126     0.3692 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0200     0.3892 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0192     0.4083 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0214     0.4297 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0156     0.4454 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0142     0.4595 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0187     0.4783 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0145     0.4928 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0177     0.5105 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0213     0.5318 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0217     0.5534 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0168     0.5702 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0119     0.5821 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0135     0.5956 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0142     0.6097 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0143     0.6240 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0154     0.6394 f
  mul__inst/U3157/ZN (INV_X2)                           0.0102     0.6496 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0108     0.6604 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0168     0.6772 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6772 r
  U159/ZN (INV_X4)                                      0.0074     0.6846 f
  U365/ZN (NOR2_X2)                                     0.0109     0.6955 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.6955 r
  data arrival time                                                0.6955

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0275     0.4625
  data required time                                               0.4625
  --------------------------------------------------------------------------
  data required time                                               0.4625
  data arrival time                                               -0.6955
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2330


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:25 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_29T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.8973 mW   (76%)
  Net Switching Power  = 910.0114 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8073 mW  (100%)

Cell Leakage Power     =  36.5531 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7254        9.6266e-03            1.6554            1.7367  (  45.18%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1719            0.9004           34.8971            2.1072  (  54.82%)
--------------------------------------------------------------------------------------------------
Total              2.8973 mW         0.9100 mW        36.5525 uW         3.8439 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:25 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_29T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_57T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.1032     0.1032 r
  U313/ZN (INV_X8)                                      0.0183     0.1214 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1214 f
  mul__inst/U6967/ZN (INV_X8)                           0.0173     0.1387 r
  mul__inst/U6494/ZN (INV_X8)                           0.0104     0.1491 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0341     0.1832 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0133     0.1965 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0191     0.2155 f
  mul__inst/U6940/ZN (INV_X2)                           0.0137     0.2293 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0154     0.2446 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0163     0.2610 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0509     0.3119 r
  mul__inst/U4010/ZN (INV_X2)                           0.0118     0.3237 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0157     0.3394 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0212     0.3606 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0325     0.3931 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0154     0.4085 f
  mul__inst/U4964/ZN (INV_X2)                           0.0126     0.4211 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0207     0.4418 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0237     0.4655 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0154     0.4810 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0289     0.5098 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0228     0.5327 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0208     0.5534 r
  mul__inst/U4631/ZN (INV_X2)                           0.0111     0.5646 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0128     0.5774 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0195     0.5968 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0186     0.6154 r
  mul__inst/U5114/ZN (INV_X4)                           0.0097     0.6251 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0204     0.6455 r
  mul__inst/U6499/ZN (INV_X2)                           0.0113     0.6569 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0145     0.6714 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0159     0.6873 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0177     0.7050 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7050 r
  U274/ZN (INV_X4)                                      0.0085     0.7135 f
  U358/ZN (NOR2_X2)                                     0.0139     0.7274 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7274 r
  data arrival time                                                0.7274

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0334    -0.0334
  data required time                                              -0.0334
  --------------------------------------------------------------------------
  data required time                                              -0.0334
  data arrival time                                               -0.7274
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7608


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0956     0.0956 r
  U208/ZN (INV_X4)                                      0.0118     0.1074 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1074 f
  mul__inst/U23/Z (BUF_X4)                              0.0349     0.1423 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0183     0.1606 r
  mul__inst/U3712/S (FA_X1)                             0.1178     0.2784 f
  mul__inst/U3713/S (FA_X1)                             0.1141     0.3925 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0220     0.4145 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0185     0.4330 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0150     0.4480 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0250     0.4730 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0227     0.4957 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0270     0.5227 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0185     0.5412 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0175     0.5587 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0224     0.5810 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0178     0.5989 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0210     0.6198 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0266     0.6464 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0257     0.6721 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0202     0.6923 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0144     0.7067 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0165     0.7232 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0171     0.7403 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0175     0.7578 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0183     0.7761 f
  mul__inst/U3157/ZN (INV_X2)                           0.0126     0.7887 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0128     0.8015 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0208     0.8223 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8223 r
  U159/ZN (INV_X4)                                      0.0085     0.8308 f
  U365/ZN (NOR2_X2)                                     0.0139     0.8447 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8447 r
  data arrival time                                                0.8447

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0334     0.4566
  data required time                                               0.4566
  --------------------------------------------------------------------------
  data required time                                               0.4566
  data arrival time                                               -0.8447
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3881


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:39 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_57T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9557 mW   (76%)
  Net Switching Power  = 910.7864 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8665 mW  (100%)

Cell Leakage Power     =  46.4316 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7660        9.6403e-03            2.0709            1.7777  (  45.43%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1898            0.9011           44.3600            2.1353  (  54.57%)
--------------------------------------------------------------------------------------------------
Total              2.9557 mW         0.9108 mW        46.4309 uW         3.9130 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:39 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_57T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_61T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1058     0.1058 r
  U339/ZN (INV_X8)                                      0.0228     0.1286 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1286 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0402     0.1688 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0213     0.1901 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0377     0.2277 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0144     0.2422 f
  mul__inst/U4966/ZN (INV_X2)                           0.0160     0.2582 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0199     0.2781 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0543     0.3324 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0162     0.3486 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0217     0.3703 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0334     0.4037 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0158     0.4195 f
  mul__inst/U4964/ZN (INV_X2)                           0.0130     0.4325 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0212     0.4537 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0244     0.4781 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0157     0.4939 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0298     0.5237 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0233     0.5471 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0214     0.5684 r
  mul__inst/U4631/ZN (INV_X2)                           0.0113     0.5798 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0132     0.5929 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0200     0.6129 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0191     0.6320 r
  mul__inst/U5114/ZN (INV_X4)                           0.0100     0.6420 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0211     0.6630 r
  mul__inst/U6499/ZN (INV_X2)                           0.0115     0.6746 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0150     0.6895 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0163     0.7059 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0182     0.7240 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7240 r
  U274/ZN (INV_X4)                                      0.0087     0.7327 f
  U358/ZN (NOR2_X2)                                     0.0144     0.7471 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7471 r
  data arrival time                                                0.7471

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0390    -0.0390
  data required time                                              -0.0390
  --------------------------------------------------------------------------
  data required time                                              -0.0390
  data arrival time                                               -0.7471
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7860


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0980     0.0980 r
  U208/ZN (INV_X4)                                      0.0120     0.1100 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1100 f
  mul__inst/U23/Z (BUF_X4)                              0.0358     0.1458 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0188     0.1646 r
  mul__inst/U3712/S (FA_X1)                             0.1210     0.2857 f
  mul__inst/U3713/S (FA_X1)                             0.1176     0.4032 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0225     0.4257 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0190     0.4447 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0153     0.4601 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0258     0.4859 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0233     0.5091 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0278     0.5370 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0190     0.5560 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0179     0.5739 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0229     0.5968 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0183     0.6151 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0214     0.6366 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0274     0.6640 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0264     0.6903 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0207     0.7111 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0148     0.7259 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0170     0.7429 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0174     0.7603 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0180     0.7783 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0188     0.7970 f
  mul__inst/U3157/ZN (INV_X2)                           0.0129     0.8099 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0131     0.8231 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0214     0.8445 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8445 r
  U159/ZN (INV_X4)                                      0.0087     0.8531 f
  U365/ZN (NOR2_X2)                                     0.0144     0.8675 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8675 r
  data arrival time                                                0.8675

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0390     0.4510
  data required time                                               0.4510
  --------------------------------------------------------------------------
  data required time                                               0.4510
  data arrival time                                               -0.8675
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4165


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:51 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_61T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9551 mW   (76%)
  Net Switching Power  = 910.9231 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8660 mW  (100%)

Cell Leakage Power     =  48.2113 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7615        9.6422e-03            2.1451            1.7733  (  45.30%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1936            0.9013           46.0655            2.1409  (  54.70%)
--------------------------------------------------------------------------------------------------
Total              2.9551 mW         0.9109 mW        48.2106 uW         3.9142 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:00:51 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_61T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_77T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1170     0.1170 r
  U339/ZN (INV_X8)                                      0.0248     0.1417 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1417 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0452     0.1869 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0235     0.2104 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0428     0.2532 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0158     0.2690 f
  mul__inst/U4966/ZN (INV_X2)                           0.0180     0.2869 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0218     0.3087 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0604     0.3691 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0179     0.3870 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0239     0.4109 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0377     0.4486 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0174     0.4660 f
  mul__inst/U4964/ZN (INV_X2)                           0.0147     0.4807 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0232     0.5039 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0273     0.5312 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0171     0.5483 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0338     0.5821 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0256     0.6077 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0240     0.6317 r
  mul__inst/U4631/ZN (INV_X2)                           0.0122     0.6439 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0148     0.6587 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0220     0.6807 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0212     0.7020 r
  mul__inst/U5114/ZN (INV_X4)                           0.0110     0.7130 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0237     0.7367 r
  mul__inst/U6499/ZN (INV_X2)                           0.0124     0.7491 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0169     0.7659 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0180     0.7839 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0203     0.8042 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8042 r
  U274/ZN (INV_X4)                                      0.0093     0.8135 f
  U358/ZN (NOR2_X2)                                     0.0162     0.8297 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8297 r
  data arrival time                                                0.8297

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0393    -0.0393
  data required time                                              -0.0393
  --------------------------------------------------------------------------
  data required time                                              -0.0393
  data arrival time                                               -0.8297
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8690


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1083     0.1083 r
  U208/ZN (INV_X4)                                      0.0129     0.1211 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1211 f
  mul__inst/U23/Z (BUF_X4)                              0.0397     0.1608 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0209     0.1817 r
  mul__inst/U3712/S (FA_X1)                             0.1345     0.3162 f
  mul__inst/U3713/S (FA_X1)                             0.1319     0.4481 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0244     0.4725 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0212     0.4937 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0167     0.5104 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0291     0.5395 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0257     0.5652 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0315     0.5967 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0209     0.6177 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0199     0.6376 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0253     0.6628 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0203     0.6831 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0235     0.7066 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0310     0.7376 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0292     0.7668 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0231     0.7899 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0162     0.8061 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0189     0.8250 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0189     0.8439 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0202     0.8641 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0205     0.8846 f
  mul__inst/U3157/ZN (INV_X2)                           0.0144     0.8990 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0144     0.9134 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0239     0.9373 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9373 r
  U159/ZN (INV_X4)                                      0.0093     0.9467 f
  U365/ZN (NOR2_X2)                                     0.0162     0.9629 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9629 r
  data arrival time                                                0.9629

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0393     0.4507
  data required time                                               0.4507
  --------------------------------------------------------------------------
  data required time                                               0.4507
  data arrival time                                               -0.9629
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5121


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:04 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_77T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9857 mW   (77%)
  Net Switching Power  = 911.6084 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8973 mW  (100%)

Cell Leakage Power     =  56.4164 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7803        9.6488e-03            2.4866            1.7924  (  45.33%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2054            0.9020           53.9291            2.1613  (  54.67%)
--------------------------------------------------------------------------------------------------
Total              2.9857 mW         0.9116 mW        56.4157 uW         3.9537 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:04 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_77T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_73T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1141     0.1141 r
  U339/ZN (INV_X8)                                      0.0242     0.1383 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1383 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0439     0.1822 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0230     0.2051 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0415     0.2466 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0154     0.2621 f
  mul__inst/U4966/ZN (INV_X2)                           0.0175     0.2796 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0213     0.3009 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0588     0.3597 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0175     0.3772 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0234     0.4005 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0366     0.4372 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0170     0.4541 f
  mul__inst/U4964/ZN (INV_X2)                           0.0142     0.4684 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0227     0.4911 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0266     0.5177 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0168     0.5344 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0328     0.5672 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0250     0.5922 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0233     0.6156 r
  mul__inst/U4631/ZN (INV_X2)                           0.0120     0.6275 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0144     0.6419 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0215     0.6634 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0207     0.6841 r
  mul__inst/U5114/ZN (INV_X4)                           0.0108     0.6948 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0230     0.7178 r
  mul__inst/U6499/ZN (INV_X2)                           0.0122     0.7300 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0164     0.7464 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0175     0.7640 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0197     0.7837 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7837 r
  U274/ZN (INV_X4)                                      0.0091     0.7928 f
  U358/ZN (NOR2_X2)                                     0.0157     0.8086 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8086 r
  data arrival time                                                0.8086

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0392    -0.0392
  data required time                                              -0.0392
  --------------------------------------------------------------------------
  data required time                                              -0.0392
  data arrival time                                               -0.8086
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8478


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1056     0.1056 r
  U208/ZN (INV_X4)                                      0.0126     0.1182 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1182 f
  mul__inst/U23/Z (BUF_X4)                              0.0387     0.1569 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0204     0.1773 r
  mul__inst/U3712/S (FA_X1)                             0.1311     0.3083 f
  mul__inst/U3713/S (FA_X1)                             0.1282     0.4366 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0239     0.4605 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0207     0.4811 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0164     0.4975 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0283     0.5258 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0251     0.5509 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0306     0.5815 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0204     0.6019 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0194     0.6213 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0247     0.6460 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0198     0.6657 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0230     0.6887 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0301     0.7188 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0285     0.7473 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0225     0.7698 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0158     0.7856 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0184     0.8040 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0185     0.8225 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0196     0.8421 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0200     0.8622 f
  mul__inst/U3157/ZN (INV_X2)                           0.0141     0.8763 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0141     0.8904 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0233     0.9136 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9136 r
  U159/ZN (INV_X4)                                      0.0091     0.9228 f
  U365/ZN (NOR2_X2)                                     0.0157     0.9385 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9385 r
  data arrival time                                                0.9385

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0392     0.4508
  data required time                                               0.4508
  --------------------------------------------------------------------------
  data required time                                               0.4508
  data arrival time                                               -0.9385
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4877


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:17 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_73T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9702 mW   (77%)
  Net Switching Power  = 911.5653 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8817 mW  (100%)

Cell Leakage Power     =  54.1964 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7640        9.6467e-03            2.3943            1.7761  (  45.12%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2061            0.9019           51.8013            2.1598  (  54.88%)
--------------------------------------------------------------------------------------------------
Total              2.9702 mW         0.9116 mW        54.1957 uW         3.9359 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:17 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_73T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_79T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1184     0.1184 r
  U339/ZN (INV_X8)                                      0.0250     0.1434 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1434 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0458     0.1892 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0238     0.2130 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0435     0.2565 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0159     0.2725 f
  mul__inst/U4966/ZN (INV_X2)                           0.0182     0.2907 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0221     0.3127 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0612     0.3739 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0181     0.3920 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0242     0.4162 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0383     0.4544 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0176     0.4721 f
  mul__inst/U4964/ZN (INV_X2)                           0.0149     0.4869 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0235     0.5104 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0277     0.5381 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0174     0.5554 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0343     0.5898 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0259     0.6156 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0243     0.6400 r
  mul__inst/U4631/ZN (INV_X2)                           0.0123     0.6523 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0150     0.6672 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0223     0.6895 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0215     0.7111 r
  mul__inst/U5114/ZN (INV_X4)                           0.0111     0.7222 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0240     0.7462 r
  mul__inst/U6499/ZN (INV_X2)                           0.0125     0.7588 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0171     0.7759 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0182     0.7940 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0206     0.8146 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8146 r
  U274/ZN (INV_X4)                                      0.0094     0.8240 f
  U358/ZN (NOR2_X2)                                     0.0164     0.8404 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8404 r
  data arrival time                                                0.8404

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0393    -0.0393
  data required time                                              -0.0393
  --------------------------------------------------------------------------
  data required time                                              -0.0393
  data arrival time                                               -0.8404
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8797


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1096     0.1096 r
  U208/ZN (INV_X4)                                      0.0130     0.1226 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1226 f
  mul__inst/U23/Z (BUF_X4)                              0.0402     0.1628 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0212     0.1840 r
  mul__inst/U3712/S (FA_X1)                             0.1362     0.3202 f
  mul__inst/U3713/S (FA_X1)                             0.1337     0.4540 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0246     0.4786 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0215     0.5001 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0169     0.5169 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0295     0.5465 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0260     0.5725 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0320     0.6045 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0212     0.6257 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0201     0.6459 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0255     0.6714 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0205     0.6919 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0238     0.7157 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0315     0.7472 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0295     0.7767 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0234     0.8002 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0164     0.8165 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0192     0.8357 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0191     0.8548 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0204     0.8753 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0207     0.8960 f
  mul__inst/U3157/ZN (INV_X2)                           0.0146     0.9106 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0146     0.9252 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0243     0.9495 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9495 r
  U159/ZN (INV_X4)                                      0.0094     0.9589 f
  U365/ZN (NOR2_X2)                                     0.0164     0.9753 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9753 r
  data arrival time                                                0.9753

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0393     0.4507
  data required time                                               0.4507
  --------------------------------------------------------------------------
  data required time                                               0.4507
  data arrival time                                               -0.9753
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5246


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:30 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_79T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9757 mW   (77%)
  Net Switching Power  = 911.7537 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8874 mW  (100%)

Cell Leakage Power     =  57.5740 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7663        9.6489e-03            2.5347            1.7785  (  45.08%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2093            0.9021           55.0385            2.1665  (  54.92%)
--------------------------------------------------------------------------------------------------
Total              2.9757 mW         0.9118 mW        57.5732 uW         3.9450 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:30 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_79T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_66T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1092     0.1092 r
  U339/ZN (INV_X8)                                      0.0234     0.1326 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1326 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0417     0.1743 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0220     0.1963 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0392     0.2355 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0148     0.2503 f
  mul__inst/U4966/ZN (INV_X2)                           0.0166     0.2670 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0205     0.2874 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0562     0.3436 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0167     0.3603 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0224     0.3827 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0348     0.4175 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0163     0.4338 f
  mul__inst/U4964/ZN (INV_X2)                           0.0135     0.4473 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0218     0.4691 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0253     0.4944 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0162     0.5105 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0311     0.5416 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0240     0.5656 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0222     0.5878 r
  mul__inst/U4631/ZN (INV_X2)                           0.0116     0.5994 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0136     0.6130 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0206     0.6336 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0197     0.6533 r
  mul__inst/U5114/ZN (INV_X4)                           0.0103     0.6636 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0219     0.6855 r
  mul__inst/U6499/ZN (INV_X2)                           0.0118     0.6973 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0155     0.7128 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0168     0.7296 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0188     0.7484 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7484 r
  U274/ZN (INV_X4)                                      0.0089     0.7573 f
  U358/ZN (NOR2_X2)                                     0.0149     0.7722 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7722 r
  data arrival time                                                0.7722

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0391    -0.0391
  data required time                                              -0.0391
  --------------------------------------------------------------------------
  data required time                                              -0.0391
  data arrival time                                               -0.7722
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8113


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1011     0.1011 r
  U208/ZN (INV_X4)                                      0.0122     0.1134 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1134 f
  mul__inst/U23/Z (BUF_X4)                              0.0370     0.1504 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0195     0.1698 r
  mul__inst/U3712/S (FA_X1)                             0.1252     0.2950 f
  mul__inst/U3713/S (FA_X1)                             0.1219     0.4169 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0230     0.4400 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0197     0.4597 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0158     0.4755 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0268     0.5023 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0240     0.5263 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0290     0.5553 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0196     0.5748 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0185     0.5933 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0236     0.6170 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0189     0.6359 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0221     0.6580 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0285     0.6865 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0272     0.7137 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0214     0.7351 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0153     0.7504 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0175     0.7680 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0179     0.7858 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0186     0.8045 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0193     0.8238 f
  mul__inst/U3157/ZN (INV_X2)                           0.0134     0.8372 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0135     0.8507 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0222     0.8729 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8729 r
  U159/ZN (INV_X4)                                      0.0089     0.8817 f
  U365/ZN (NOR2_X2)                                     0.0149     0.8966 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8966 r
  data arrival time                                                0.8966

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0391     0.4509
  data required time                                               0.4509
  --------------------------------------------------------------------------
  data required time                                               0.4509
  data arrival time                                               -0.8966
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4457


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:42 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_66T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9512 mW   (76%)
  Net Switching Power  = 911.0742 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8622 mW  (100%)

Cell Leakage Power     =  50.5847 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7551        9.6445e-03            2.2438            1.7670  (  45.16%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1961            0.9014           48.3402            2.1458  (  54.84%)
--------------------------------------------------------------------------------------------------
Total              2.9512 mW         0.9111 mW        50.5840 uW         3.9128 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:42 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_66T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_40T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0924     0.0924 r
  U313/ZN (INV_X8)                                      0.0169     0.1092 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1092 f
  mul__inst/U6967/ZN (INV_X8)                           0.0153     0.1245 r
  mul__inst/U6494/ZN (INV_X8)                           0.0094     0.1340 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0302     0.1642 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0117     0.1759 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0171     0.1930 f
  mul__inst/U6940/ZN (INV_X2)                           0.0123     0.2053 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0139     0.2192 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0145     0.2337 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0451     0.2788 r
  mul__inst/U4010/ZN (INV_X2)                           0.0109     0.2897 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0138     0.3035 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0191     0.3226 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0284     0.3510 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0140     0.3649 f
  mul__inst/U4964/ZN (INV_X2)                           0.0110     0.3760 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0187     0.3947 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0210     0.4157 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0139     0.4296 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0251     0.4546 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0208     0.4755 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0182     0.4936 r
  mul__inst/U4631/ZN (INV_X2)                           0.0100     0.5037 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0113     0.5150 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0175     0.5324 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0166     0.5490 r
  mul__inst/U5114/ZN (INV_X4)                           0.0087     0.5577 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0179     0.5756 r
  mul__inst/U6499/ZN (INV_X2)                           0.0104     0.5861 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0126     0.5987 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0143     0.6130 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0156     0.6286 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6286 r
  U274/ZN (INV_X4)                                      0.0079     0.6366 f
  U358/ZN (NOR2_X2)                                     0.0120     0.6486 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6486 r
  data arrival time                                                0.6486

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0332    -0.0332
  data required time                                              -0.0332
  --------------------------------------------------------------------------
  data required time                                              -0.0332
  data arrival time                                               -0.6486
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6818


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0857     0.0857 r
  U208/ZN (INV_X4)                                      0.0109     0.0966 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0966 f
  mul__inst/U23/Z (BUF_X4)                              0.0312     0.1278 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0162     0.1441 r
  mul__inst/U3712/S (FA_X1)                             0.1047     0.2488 f
  mul__inst/U3713/S (FA_X1)                             0.1001     0.3489 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0202     0.3691 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0163     0.3854 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0135     0.3990 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0219     0.4208 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0205     0.4413 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0235     0.4648 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0168     0.4815 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0155     0.4970 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0201     0.5171 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0157     0.5329 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0190     0.5519 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0233     0.5751 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0232     0.5983 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0180     0.6163 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0129     0.6292 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0146     0.6438 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0152     0.6590 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0155     0.6745 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0165     0.6910 f
  mul__inst/U3157/ZN (INV_X2)                           0.0111     0.7021 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0116     0.7137 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0183     0.7320 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7320 r
  U159/ZN (INV_X4)                                      0.0079     0.7399 f
  U365/ZN (NOR2_X2)                                     0.0120     0.7520 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7520 r
  data arrival time                                                0.7520

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0332     0.4568
  data required time                                               0.4568
  --------------------------------------------------------------------------
  data required time                                               0.4568
  data arrival time                                               -0.7520
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2952


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:55 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_40T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9554 mW   (76%)
  Net Switching Power  = 910.3908 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8658 mW  (100%)

Cell Leakage Power     =  39.9343 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7644        9.6312e-03            1.7984            1.7759  (  45.47%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1909            0.9008           38.1353            2.1298  (  54.53%)
--------------------------------------------------------------------------------------------------
Total              2.9554 mW         0.9104 mW        39.9337 uW         3.9057 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:01:56 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_40T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_33T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0882     0.0882 r
  U313/ZN (INV_X8)                                      0.0163     0.1045 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1045 f
  mul__inst/U6967/ZN (INV_X8)                           0.0145     0.1191 r
  mul__inst/U6494/ZN (INV_X8)                           0.0090     0.1281 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0287     0.1568 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0111     0.1679 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0164     0.1843 f
  mul__inst/U6940/ZN (INV_X2)                           0.0117     0.1959 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0133     0.2093 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0138     0.2230 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0429     0.2659 r
  mul__inst/U4010/ZN (INV_X2)                           0.0104     0.2763 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0131     0.2894 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0183     0.3078 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0267     0.3345 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0134     0.3479 f
  mul__inst/U4964/ZN (INV_X2)                           0.0104     0.3583 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0180     0.3763 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0200     0.3964 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0132     0.4095 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0236     0.4331 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0201     0.4532 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0171     0.4703 r
  mul__inst/U4631/ZN (INV_X2)                           0.0095     0.4799 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0107     0.4906 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0167     0.5072 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0159     0.5231 r
  mul__inst/U5114/ZN (INV_X4)                           0.0083     0.5314 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0170     0.5483 r
  mul__inst/U6499/ZN (INV_X2)                           0.0099     0.5582 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0119     0.5701 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0137     0.5838 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0148     0.5986 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5986 r
  U274/ZN (INV_X4)                                      0.0076     0.6062 f
  U358/ZN (NOR2_X2)                                     0.0113     0.6175 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6175 r
  data arrival time                                                0.6175

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0331    -0.0331
  data required time                                              -0.0331
  --------------------------------------------------------------------------
  data required time                                              -0.0331
  data arrival time                                               -0.6175
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6506


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0818     0.0818 r
  U208/ZN (INV_X4)                                      0.0105     0.0923 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0923 f
  mul__inst/U23/Z (BUF_X4)                              0.0298     0.1221 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0154     0.1375 r
  mul__inst/U3712/S (FA_X1)                             0.0996     0.2371 f
  mul__inst/U3713/S (FA_X1)                             0.0947     0.3318 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0195     0.3513 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0155     0.3668 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0130     0.3798 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0206     0.4004 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0196     0.4201 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0222     0.4422 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0161     0.4584 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0147     0.4730 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0192     0.4922 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0150     0.5072 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0182     0.5254 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0220     0.5474 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0222     0.5695 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0172     0.5868 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0123     0.5990 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0139     0.6129 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0145     0.6274 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0147     0.6421 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0158     0.6579 f
  mul__inst/U3157/ZN (INV_X2)                           0.0105     0.6684 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0111     0.6795 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0174     0.6968 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6968 r
  U159/ZN (INV_X4)                                      0.0076     0.7044 f
  U365/ZN (NOR2_X2)                                     0.0113     0.7157 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7157 r
  data arrival time                                                0.7157

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0331     0.4569
  data required time                                               0.4569
  --------------------------------------------------------------------------
  data required time                                               0.4569
  data arrival time                                               -0.7157
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2588


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:08 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_33T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9134 mW   (76%)
  Net Switching Power  = 910.1050 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8236 mW  (100%)

Cell Leakage Power     =  37.7143 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7355        9.6342e-03            1.7045            1.7468  (  45.24%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1780            0.9005           36.0092            2.1145  (  54.76%)
--------------------------------------------------------------------------------------------------
Total              2.9134 mW         0.9101 mW        37.7137 uW         3.8613 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:08 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_33T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_55T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.1018     0.1018 r
  U313/ZN (INV_X8)                                      0.0181     0.1199 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1199 f
  mul__inst/U6967/ZN (INV_X8)                           0.0170     0.1370 r
  mul__inst/U6494/ZN (INV_X8)                           0.0103     0.1473 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0336     0.1809 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0131     0.1939 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0188     0.2128 f
  mul__inst/U6940/ZN (INV_X2)                           0.0136     0.2263 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0152     0.2415 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0161     0.2576 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0502     0.3078 r
  mul__inst/U4010/ZN (INV_X2)                           0.0117     0.3195 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0155     0.3350 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0210     0.3560 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0320     0.3880 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0152     0.4032 f
  mul__inst/U4964/ZN (INV_X2)                           0.0124     0.4156 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0205     0.4361 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0234     0.4595 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0152     0.4747 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0284     0.5031 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0226     0.5257 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0204     0.5462 r
  mul__inst/U4631/ZN (INV_X2)                           0.0110     0.5572 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0126     0.5698 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0192     0.5890 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0183     0.6074 r
  mul__inst/U5114/ZN (INV_X4)                           0.0096     0.6169 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0201     0.6371 r
  mul__inst/U6499/ZN (INV_X2)                           0.0112     0.6483 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0143     0.6626 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0157     0.6783 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0174     0.6957 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6957 r
  U274/ZN (INV_X4)                                      0.0085     0.7042 f
  U358/ZN (NOR2_X2)                                     0.0136     0.7178 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7178 r
  data arrival time                                                0.7178

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.7178
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7512


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0944     0.0944 r
  U208/ZN (INV_X4)                                      0.0117     0.1061 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1061 f
  mul__inst/U23/Z (BUF_X4)                              0.0345     0.1405 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0180     0.1586 r
  mul__inst/U3712/S (FA_X1)                             0.1162     0.2748 f
  mul__inst/U3713/S (FA_X1)                             0.1125     0.3873 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0218     0.4091 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0182     0.4273 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0148     0.4420 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0247     0.4667 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0224     0.4891 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0266     0.5157 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0183     0.5340 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0172     0.5512 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0221     0.5733 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0176     0.5909 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0207     0.6116 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0262     0.6378 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0254     0.6632 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0199     0.6831 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0142     0.6973 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0163     0.7136 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0168     0.7304 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0172     0.7476 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0181     0.7657 f
  mul__inst/U3157/ZN (INV_X2)                           0.0124     0.7781 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0127     0.7908 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0205     0.8113 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8113 r
  U159/ZN (INV_X4)                                      0.0085     0.8197 f
  U365/ZN (NOR2_X2)                                     0.0136     0.8334 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8334 r
  data arrival time                                                0.8334

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.8334
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3767


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:21 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_55T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9437 mW   (76%)
  Net Switching Power  = 910.8015 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8545 mW  (100%)

Cell Leakage Power     =  45.5803 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7550        9.6401e-03            2.0350            1.7667  (  45.30%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1887            0.9012           43.5447            2.1334  (  54.70%)
--------------------------------------------------------------------------------------------------
Total              2.9437 mW         0.9108 mW        45.5796 uW         3.9001 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:21 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_55T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_47T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0967     0.0967 r
  U313/ZN (INV_X8)                                      0.0174     0.1141 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1141 f
  mul__inst/U6967/ZN (INV_X8)                           0.0161     0.1303 r
  mul__inst/U6494/ZN (INV_X8)                           0.0098     0.1401 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0318     0.1718 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0123     0.1841 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0179     0.2021 f
  mul__inst/U6940/ZN (INV_X2)                           0.0129     0.2149 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0145     0.2294 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0152     0.2447 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0474     0.2921 r
  mul__inst/U4010/ZN (INV_X2)                           0.0112     0.3033 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0146     0.3179 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0200     0.3379 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0300     0.3679 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0145     0.3824 f
  mul__inst/U4964/ZN (INV_X2)                           0.0117     0.3941 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0195     0.4136 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0221     0.4357 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0145     0.4503 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0266     0.4769 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0216     0.4985 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0192     0.5177 r
  mul__inst/U4631/ZN (INV_X2)                           0.0105     0.5283 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0119     0.5401 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0183     0.5584 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0174     0.5758 r
  mul__inst/U5114/ZN (INV_X4)                           0.0091     0.5849 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0189     0.6038 r
  mul__inst/U6499/ZN (INV_X2)                           0.0108     0.6147 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0134     0.6280 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0150     0.6430 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0164     0.6595 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6595 r
  U274/ZN (INV_X4)                                      0.0082     0.6676 f
  U358/ZN (NOR2_X2)                                     0.0128     0.6804 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6804 r
  data arrival time                                                0.6804

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.6804
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7138


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0896     0.0896 r
  U208/ZN (INV_X4)                                      0.0113     0.1009 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1009 f
  mul__inst/U23/Z (BUF_X4)                              0.0327     0.1337 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0171     0.1507 r
  mul__inst/U3712/S (FA_X1)                             0.1100     0.2607 f
  mul__inst/U3713/S (FA_X1)                             0.1058     0.3664 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0209     0.3873 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0172     0.4045 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0141     0.4186 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0232     0.4418 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0214     0.4631 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0249     0.4881 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0175     0.5055 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0163     0.5218 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0210     0.5428 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0166     0.5594 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0199     0.5793 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0246     0.6039 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0242     0.6281 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0189     0.6470 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0135     0.6605 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0154     0.6758 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0159     0.6918 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0163     0.7081 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0172     0.7253 f
  mul__inst/U3157/ZN (INV_X2)                           0.0117     0.7370 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0121     0.7490 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0193     0.7683 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7683 r
  U159/ZN (INV_X4)                                      0.0082     0.7765 f
  U365/ZN (NOR2_X2)                                     0.0128     0.7893 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7893 r
  data arrival time                                                0.7893

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.7893
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3326


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:33 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_47T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9368 mW   (76%)
  Net Switching Power  = 910.8182 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8476 mW  (100%)

Cell Leakage Power     =  42.4072 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7454        9.6363e-03            1.9024            1.7569  (  45.16%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1914            0.9012           40.5042            2.1331  (  54.84%)
--------------------------------------------------------------------------------------------------
Total              2.9368 mW         0.9108 mW        42.4066 uW         3.8900 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:33 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_47T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_82T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1206     0.1206 r
  U339/ZN (INV_X8)                                      0.0254     0.1460 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1460 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0468     0.1928 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0242     0.2170 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0445     0.2615 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0162     0.2777 f
  mul__inst/U4966/ZN (INV_X2)                           0.0185     0.2962 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0225     0.3187 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0623     0.3810 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0184     0.3995 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0246     0.4240 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0391     0.4631 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0180     0.4812 f
  mul__inst/U4964/ZN (INV_X2)                           0.0152     0.4964 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0239     0.5202 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0282     0.5485 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0177     0.5662 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0351     0.6013 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0263     0.6276 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0248     0.6524 r
  mul__inst/U4631/ZN (INV_X2)                           0.0125     0.6649 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0153     0.6802 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0227     0.7029 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0219     0.7249 r
  mul__inst/U5114/ZN (INV_X4)                           0.0113     0.7361 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0245     0.7607 r
  mul__inst/U6499/ZN (INV_X2)                           0.0127     0.7734 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0175     0.7909 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0185     0.8094 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0210     0.8303 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8303 r
  U274/ZN (INV_X4)                                      0.0095     0.8399 f
  U358/ZN (NOR2_X2)                                     0.0168     0.8567 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8567 r
  data arrival time                                                0.8567

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0394    -0.0394
  data required time                                              -0.0394
  --------------------------------------------------------------------------
  data required time                                              -0.0394
  data arrival time                                               -0.8567
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8960


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1116     0.1116 r
  U208/ZN (INV_X4)                                      0.0132     0.1248 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1248 f
  mul__inst/U23/Z (BUF_X4)                              0.0409     0.1657 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0216     0.1873 r
  mul__inst/U3712/S (FA_X1)                             0.1389     0.3262 f
  mul__inst/U3713/S (FA_X1)                             0.1365     0.4627 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0250     0.4877 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0219     0.5096 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0171     0.5267 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0302     0.5569 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0265     0.5834 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0328     0.6162 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0216     0.6378 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0205     0.6583 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0259     0.6842 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0208     0.7051 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0242     0.7293 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0322     0.7615 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0301     0.7916 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0239     0.8155 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0167     0.8322 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0196     0.8518 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0194     0.8712 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0208     0.8920 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0211     0.9131 f
  mul__inst/U3157/ZN (INV_X2)                           0.0148     0.9279 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0149     0.9429 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0248     0.9676 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9676 r
  U159/ZN (INV_X4)                                      0.0095     0.9772 f
  U365/ZN (NOR2_X2)                                     0.0168     0.9940 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9940 r
  data arrival time                                                0.9940

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0394     0.4506
  data required time                                               0.4506
  --------------------------------------------------------------------------
  data required time                                               0.4506
  data arrival time                                               -0.9940
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5433


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:45 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_82T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9725 mW   (77%)
  Net Switching Power  = 911.9269 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8844 mW  (100%)

Cell Leakage Power     =  59.3731 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7638        9.6545e-03            2.6092            1.7761  (  45.03%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2087            0.9023           56.7631            2.1677  (  54.97%)
--------------------------------------------------------------------------------------------------
Total              2.9725 mW         0.9119 mW        59.3723 uW         3.9438 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:45 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_82T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_104T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1372     0.1372 r
  U315/ZN (INV_X8)                                      0.0304     0.1676 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1676 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0359     0.2035 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0686     0.2721 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0693     0.3415 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0679     0.4093 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0688     0.4782 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0256     0.5037 f
  mul__inst/U6805/ZN (INV_X2)                           0.0175     0.5212 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0313     0.5525 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0513     0.6038 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0730     0.6768 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0758     0.7526 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0396     0.7922 f
  mul__inst/U7201/ZN (INV_X2)                           0.0204     0.8126 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0196     0.8322 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0302     0.8624 r
  mul__inst/U6809/ZN (INV_X2)                           0.0140     0.8764 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0266     0.9029 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0165     0.9194 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0322     0.9516 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9516 r
  U276/ZN (INV_X4)                                      0.0105     0.9621 f
  U360/ZN (NOR2_X2)                                     0.0195     0.9817 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9817 r
  data arrival time                                                0.9817

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0453    -0.0453
  data required time                                              -0.0453
  --------------------------------------------------------------------------
  data required time                                              -0.0453
  data arrival time                                               -0.9817
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0269


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1269     0.1269 r
  U208/ZN (INV_X4)                                      0.0145     0.1414 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1414 f
  mul__inst/U23/Z (BUF_X4)                              0.0466     0.1880 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0247     0.2127 r
  mul__inst/U3712/S (FA_X1)                             0.1591     0.3717 f
  mul__inst/U3713/S (FA_X1)                             0.1578     0.5295 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0280     0.5575 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0254     0.5828 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0189     0.6017 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0351     0.6368 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0303     0.6671 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0384     0.7055 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0248     0.7303 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0236     0.7539 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0291     0.7830 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0238     0.8068 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0275     0.8343 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0378     0.8721 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0344     0.9065 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0276     0.9341 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0186     0.9526 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0225     0.9752 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0218     0.9970 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0239     1.0209 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0238     1.0446 f
  mul__inst/U3157/ZN (INV_X2)                           0.0169     1.0616 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0169     1.0785 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0287     1.1071 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1071 r
  U159/ZN (INV_X4)                                      0.0105     1.1176 f
  U365/ZN (NOR2_X2)                                     0.0196     1.1372 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1372 r
  data arrival time                                                1.1372

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0453     0.4447
  data required time                                               0.4447
  --------------------------------------------------------------------------
  data required time                                               0.4447
  data arrival time                                               -1.1372
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6924


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:58 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_104T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9925 mW   (77%)
  Net Switching Power  = 912.7050 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9052 mW  (100%)

Cell Leakage Power     =  74.8552 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7802        9.6641e-03            3.2502            1.7931  (  45.05%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2124            0.9030           71.6041            2.1870  (  54.95%)
--------------------------------------------------------------------------------------------------
Total              2.9925 mW         0.9127 mW        74.8543 uW         3.9801 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:02:58 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_104T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_85T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1228     0.1228 r
  U315/ZN (INV_X8)                                      0.0276     0.1504 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1504 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0317     0.1820 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0611     0.2431 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0614     0.3045 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0601     0.3645 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0609     0.4255 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0228     0.4482 f
  mul__inst/U6805/ZN (INV_X2)                           0.0156     0.4638 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0285     0.4923 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0450     0.5374 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0644     0.6018 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0674     0.6692 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0350     0.7042 f
  mul__inst/U7201/ZN (INV_X2)                           0.0181     0.7223 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0178     0.7401 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0264     0.7665 r
  mul__inst/U6809/ZN (INV_X2)                           0.0128     0.7793 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0233     0.8026 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0151     0.8177 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0284     0.8461 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8461 r
  U276/ZN (INV_X4)                                      0.0097     0.8558 f
  U360/ZN (NOR2_X2)                                     0.0171     0.8729 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.8729 r
  data arrival time                                                0.8729

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0444    -0.0444
  data required time                                              -0.0444
  --------------------------------------------------------------------------
  data required time                                              -0.0444
  data arrival time                                               -0.8729
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9173


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1136     0.1136 r
  U208/ZN (INV_X4)                                      0.0133     0.1270 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1270 f
  mul__inst/U23/Z (BUF_X4)                              0.0417     0.1686 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0220     0.1906 r
  mul__inst/U3712/S (FA_X1)                             0.1415     0.3321 f
  mul__inst/U3713/S (FA_X1)                             0.1394     0.4715 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0254     0.4969 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0224     0.5193 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0173     0.5366 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0308     0.5674 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0270     0.5945 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0335     0.6280 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0220     0.6500 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0209     0.6709 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0264     0.6972 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0212     0.7184 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0246     0.7431 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0330     0.7760 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0307     0.8068 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0243     0.8311 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0169     0.8480 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0199     0.8679 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0197     0.8877 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0211     0.9088 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0214     0.9302 f
  mul__inst/U3157/ZN (INV_X2)                           0.0151     0.9453 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0152     0.9605 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0253     0.9858 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9858 r
  U159/ZN (INV_X4)                                      0.0097     0.9955 f
  U365/ZN (NOR2_X2)                                     0.0171     1.0126 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0126 r
  data arrival time                                                1.0126

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0444     0.4456
  data required time                                               0.4456
  --------------------------------------------------------------------------
  data required time                                               0.4456
  data arrival time                                               -1.0126
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5670


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:10 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_85T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9762 mW   (77%)
  Net Switching Power  = 911.9769 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8881 mW  (100%)

Cell Leakage Power     =  61.2402 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7651        9.6547e-03            2.6867            1.7775  (  45.01%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2110            0.9023           58.5526            2.1719  (  54.99%)
--------------------------------------------------------------------------------------------------
Total              2.9762 mW         0.9120 mW        61.2393 uW         3.9494 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:10 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_85T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_108T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1403     0.1403 r
  U315/ZN (INV_X8)                                      0.0311     0.1714 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1714 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0368     0.2082 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0703     0.2785 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0711     0.3495 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0696     0.4191 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0705     0.4896 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0262     0.5158 f
  mul__inst/U6805/ZN (INV_X2)                           0.0180     0.5338 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0319     0.5657 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0526     0.6183 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0749     0.6932 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0776     0.7708 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0406     0.8114 f
  mul__inst/U7201/ZN (INV_X2)                           0.0210     0.8323 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0200     0.8523 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0310     0.8833 r
  mul__inst/U6809/ZN (INV_X2)                           0.0143     0.8976 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0273     0.9249 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0168     0.9417 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0330     0.9747 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9747 r
  U276/ZN (INV_X4)                                      0.0107     0.9854 f
  U360/ZN (NOR2_X2)                                     0.0201     1.0054 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0054 r
  data arrival time                                                1.0054

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0503    -0.0503
  data required time                                              -0.0503
  --------------------------------------------------------------------------
  data required time                                              -0.0503
  data arrival time                                               -1.0054
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0557


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1298     0.1298 r
  U208/ZN (INV_X4)                                      0.0147     0.1445 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1445 f
  mul__inst/U23/Z (BUF_X4)                              0.0477     0.1922 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0253     0.2175 r
  mul__inst/U3712/S (FA_X1)                             0.1628     0.3803 f
  mul__inst/U3713/S (FA_X1)                             0.1617     0.5421 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0286     0.5706 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0260     0.5967 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0192     0.6159 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0359     0.6519 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0311     0.6829 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0394     0.7224 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0254     0.7478 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0242     0.7719 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0298     0.8017 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0244     0.8261 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0281     0.8542 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0388     0.8930 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0353     0.9283 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0283     0.9566 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0189     0.9755 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0231     0.9987 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0223     1.0209 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0245     1.0454 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0243     1.0697 f
  mul__inst/U3157/ZN (INV_X2)                           0.0174     1.0871 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0173     1.1044 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0294     1.1338 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1338 r
  U159/ZN (INV_X4)                                      0.0107     1.1445 f
  U365/ZN (NOR2_X2)                                     0.0201     1.1645 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1645 r
  data arrival time                                                1.1645

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0503     0.4397
  data required time                                               0.4397
  --------------------------------------------------------------------------
  data required time                                               0.4397
  data arrival time                                               -1.1645
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7248


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:22 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_108T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9909 mW   (77%)
  Net Switching Power  = 912.9410 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9039 mW  (100%)

Cell Leakage Power     =  78.1475 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7768        9.6672e-03            3.3866            1.7899  (  44.95%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2141            0.9033           74.7600            2.1922  (  55.05%)
--------------------------------------------------------------------------------------------------
Total              2.9909 mW         0.9129 mW        78.1466 uW         3.9820 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:22 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_108T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_115T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1458     0.1458 r
  U315/ZN (INV_X8)                                      0.0322     0.1781 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1781 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0385     0.2165 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0731     0.2896 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0741     0.3638 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0726     0.4364 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0736     0.5100 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0273     0.5373 f
  mul__inst/U6805/ZN (INV_X2)                           0.0187     0.5559 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0330     0.5889 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0551     0.6440 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0781     0.7221 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0808     0.8029 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0423     0.8452 f
  mul__inst/U7201/ZN (INV_X2)                           0.0218     0.8671 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0206     0.8877 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0324     0.9201 r
  mul__inst/U6809/ZN (INV_X2)                           0.0147     0.9348 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0286     0.9634 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0173     0.9807 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0344     1.0152 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0152 r
  U276/ZN (INV_X4)                                      0.0110     1.0261 f
  U360/ZN (NOR2_X2)                                     0.0210     1.0471 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0471 r
  data arrival time                                                1.0471

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0511    -0.0511
  data required time                                              -0.0511
  --------------------------------------------------------------------------
  data required time                                              -0.0511
  data arrival time                                               -1.0471
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0982


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1348     0.1348 r
  U208/ZN (INV_X4)                                      0.0152     0.1500 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1500 f
  mul__inst/U23/Z (BUF_X4)                              0.0497     0.1997 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0264     0.2260 r
  mul__inst/U3712/S (FA_X1)                             0.1695     0.3956 f
  mul__inst/U3713/S (FA_X1)                             0.1687     0.5643 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0295     0.5938 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0272     0.6210 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0199     0.6409 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0376     0.6784 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0324     0.7109 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0413     0.7521 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0265     0.7786 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0252     0.8038 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0308     0.8346 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0255     0.8601 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0292     0.8893 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0406     0.9300 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0368     0.9667 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0295     0.9963 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0196     1.0159 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0241     1.0400 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0231     1.0631 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0255     1.0886 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0252     1.1138 f
  mul__inst/U3157/ZN (INV_X2)                           0.0181     1.1319 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0180     1.1498 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0307     1.1805 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1805 r
  U159/ZN (INV_X4)                                      0.0110     1.1915 f
  U365/ZN (NOR2_X2)                                     0.0210     1.2125 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2125 r
  data arrival time                                                1.2125

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0511     0.4389
  data required time                                               0.4389
  --------------------------------------------------------------------------
  data required time                                               0.4389
  data arrival time                                               -1.2125
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7736


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:35 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_115T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   3.0009 mW   (77%)
  Net Switching Power  = 913.1782 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9141 mW  (100%)

Cell Leakage Power     =  84.2884 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7830        9.6682e-03            3.6412            1.7964  (  44.93%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2179            0.9035           80.6462            2.2021  (  55.07%)
--------------------------------------------------------------------------------------------------
Total              3.0009 mW         0.9132 mW        84.2874 uW         3.9984 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:35 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_115T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_91T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1273     0.1273 r
  U315/ZN (INV_X8)                                      0.0285     0.1557 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1557 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0330     0.1887 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0634     0.2521 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0638     0.3159 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0625     0.3784 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0633     0.4417 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0236     0.4653 f
  mul__inst/U6805/ZN (INV_X2)                           0.0161     0.4815 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0294     0.5108 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0470     0.5579 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0671     0.6249 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0700     0.6949 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0364     0.7314 f
  mul__inst/U7201/ZN (INV_X2)                           0.0188     0.7501 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0183     0.7685 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0276     0.7961 r
  mul__inst/U6809/ZN (INV_X2)                           0.0132     0.8093 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0243     0.8335 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0155     0.8491 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0296     0.8787 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8787 r
  U276/ZN (INV_X4)                                      0.0099     0.8886 f
  U360/ZN (NOR2_X2)                                     0.0179     0.9065 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9065 r
  data arrival time                                                0.9065

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0450    -0.0450
  data required time                                              -0.0450
  --------------------------------------------------------------------------
  data required time                                              -0.0450
  data arrival time                                               -0.9065
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9515


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1178     0.1178 r
  U208/ZN (INV_X4)                                      0.0137     0.1314 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1314 f
  mul__inst/U23/Z (BUF_X4)                              0.0432     0.1746 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0228     0.1975 r
  mul__inst/U3712/S (FA_X1)                             0.1470     0.3444 f
  mul__inst/U3713/S (FA_X1)                             0.1451     0.4896 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0262     0.5158 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0233     0.5391 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0178     0.5569 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0321     0.5890 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0280     0.6170 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0350     0.6520 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0228     0.6748 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0217     0.6965 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0272     0.7238 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0220     0.7457 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0255     0.7712 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0344     0.8056 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0318     0.8374 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0253     0.8627 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0174     0.8801 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0207     0.9009 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0204     0.9212 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0220     0.9432 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0221     0.9653 f
  mul__inst/U3157/ZN (INV_X2)                           0.0157     0.9810 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0157     0.9967 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0263     1.0231 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0231 r
  U159/ZN (INV_X4)                                      0.0099     1.0330 f
  U365/ZN (NOR2_X2)                                     0.0179     1.0509 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0509 r
  data arrival time                                                1.0509

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0450     0.4450
  data required time                                               0.4450
  --------------------------------------------------------------------------
  data required time                                               0.4450
  data arrival time                                               -1.0509
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6059


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:48 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_91T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9850 mW   (77%)
  Net Switching Power  = 912.2106 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8972 mW  (100%)

Cell Leakage Power     =  65.1980 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7668        9.6600e-03            2.8505            1.7793  (  44.90%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2182            0.9026           62.3466            2.1831  (  55.10%)
--------------------------------------------------------------------------------------------------
Total              2.9850 mW         0.9122 mW        65.1972 uW         3.9624 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:03:48 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_91T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_58T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1038     0.1038 r
  U339/ZN (INV_X8)                                      0.0225     0.1263 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1263 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0393     0.1655 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0209     0.1865 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0367     0.2232 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0142     0.2374 f
  mul__inst/U4966/ZN (INV_X2)                           0.0157     0.2531 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0196     0.2726 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0532     0.3258 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0159     0.3416 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0213     0.3630 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0327     0.3957 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0155     0.4112 f
  mul__inst/U4964/ZN (INV_X2)                           0.0127     0.4239 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0209     0.4447 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0239     0.4686 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0155     0.4841 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0291     0.5132 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0230     0.5362 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0209     0.5571 r
  mul__inst/U4631/ZN (INV_X2)                           0.0112     0.5683 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0129     0.5812 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0196     0.6008 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0187     0.6195 r
  mul__inst/U5114/ZN (INV_X4)                           0.0098     0.6292 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0206     0.6498 r
  mul__inst/U6499/ZN (INV_X2)                           0.0114     0.6612 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0146     0.6758 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0160     0.6918 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0178     0.7096 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7096 r
  U274/ZN (INV_X4)                                      0.0086     0.7182 f
  U358/ZN (NOR2_X2)                                     0.0140     0.7322 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7322 r
  data arrival time                                                0.7322

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0385    -0.0385
  data required time                                              -0.0385
  --------------------------------------------------------------------------
  data required time                                              -0.0385
  data arrival time                                               -0.7322
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7708


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0962     0.0962 r
  U208/ZN (INV_X4)                                      0.0118     0.1080 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1080 f
  mul__inst/U23/Z (BUF_X4)                              0.0352     0.1432 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0184     0.1616 r
  mul__inst/U3712/S (FA_X1)                             0.1186     0.2802 f
  mul__inst/U3713/S (FA_X1)                             0.1150     0.3952 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0221     0.4173 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0186     0.4359 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0151     0.4510 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0252     0.4762 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0228     0.4990 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0272     0.5262 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0186     0.5449 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0176     0.5625 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0225     0.5850 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0179     0.6029 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0211     0.6240 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0268     0.6508 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0259     0.6767 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0203     0.6970 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0145     0.7115 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0166     0.7281 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0171     0.7453 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0176     0.7629 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0184     0.7813 f
  mul__inst/U3157/ZN (INV_X2)                           0.0126     0.7939 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0129     0.8068 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0209     0.8278 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8278 r
  U159/ZN (INV_X4)                                      0.0086     0.8363 f
  U365/ZN (NOR2_X2)                                     0.0140     0.8503 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8503 r
  data arrival time                                                0.8503

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0385     0.4515
  data required time                                               0.4515
  --------------------------------------------------------------------------
  data required time                                               0.4515
  data arrival time                                               -0.8503
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3989


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:00 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_58T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9455 mW   (76%)
  Net Switching Power  = 910.7962 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8563 mW  (100%)

Cell Leakage Power     =  46.8626 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7562        9.6400e-03            2.0886            1.7679  (  45.29%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1893            0.9012           44.7733            2.1353  (  54.71%)
--------------------------------------------------------------------------------------------------
Total              2.9455 mW         0.9108 mW        46.8619 uW         3.9032 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:00 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_58T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_124T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1531     0.1531 r
  U339/ZN (INV_X8)                                      0.0315     0.1847 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1847 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0616     0.2462 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0311     0.2773 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0595     0.3368 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0204     0.3573 f
  mul__inst/U4966/ZN (INV_X2)                           0.0239     0.3811 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0282     0.4094 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0799     0.4893 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0234     0.5127 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0308     0.5436 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0516     0.5952 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0230     0.6182 f
  mul__inst/U4964/ZN (INV_X2)                           0.0195     0.6377 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0299     0.6676 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0370     0.7047 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0219     0.7266 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0468     0.7734 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0334     0.8069 f
  mul__inst/U21/ZN (NAND2_X2)                           0.0359     0.8428 r
  mul__inst/U4591/ZN (NAND2_X4)                         0.0345     0.8773 f
  mul__inst/U4466/ZN (NOR3_X1)                          0.0712     0.9484 r
  mul__inst/U1409/ZN (OAI21_X1)                         0.0417     0.9901 f
  mul__inst/U4106/ZN (INV_X2)                           0.0220     1.0121 r
  mul__inst/U4100/ZN (NOR2_X2)                          0.0206     1.0327 f
  mul__inst/U1411/ZN (NAND3_X2)                         0.0364     1.0691 r
  mul__inst/d[36] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0691 r
  U379/ZN (INV_X4)                                      0.0114     1.0805 f
  U363/ZN (NOR2_X2)                                     0.0222     1.1028 r
  c_reg_reg[25]/D (DFFR_X1)                             0.0000     1.1028 r
  data arrival time                                                1.1028

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0512    -0.0512
  data required time                                              -0.0512
  --------------------------------------------------------------------------
  data required time                                              -0.0512
  data arrival time                                               -1.1028
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1539


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1415     0.1415 r
  U208/ZN (INV_X4)                                      0.0158     0.1572 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1572 f
  mul__inst/U23/Z (BUF_X4)                              0.0522     0.2094 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0278     0.2373 r
  mul__inst/U3712/S (FA_X1)                             0.1782     0.4155 f
  mul__inst/U3713/S (FA_X1)                             0.1780     0.5934 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0309     0.6243 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0288     0.6531 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0207     0.6738 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0398     0.7135 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0341     0.7477 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0437     0.7914 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0280     0.8194 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0266     0.8460 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0322     0.8782 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0269     0.9050 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0307     0.9357 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0430     0.9787 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0387     1.0175 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0312     1.0487 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0205     1.0691 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0254     1.0946 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0242     1.1188 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0269     1.1456 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0265     1.1721 f
  mul__inst/U3157/ZN (INV_X2)                           0.0190     1.1911 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0188     1.2099 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0324     1.2423 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.2423 r
  U159/ZN (INV_X4)                                      0.0114     1.2538 f
  U365/ZN (NOR2_X2)                                     0.0222     1.2760 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2760 r
  data arrival time                                                1.2760

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0512     0.4388
  data required time                                               0.4388
  --------------------------------------------------------------------------
  data required time                                               0.4388
  data arrival time                                               -1.2760
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8372


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:13 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_124T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   3.0063 mW   (77%)
  Net Switching Power  = 913.2733 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9196 mW  (100%)

Cell Leakage Power     =  92.9770 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7844        9.6730e-03            4.0013            1.7981  (  44.81%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2219            0.9036           88.9747            2.2145  (  55.19%)
--------------------------------------------------------------------------------------------------
Total              3.0063 mW         0.9133 mW        92.9760 uW         4.0126 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:13 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_124T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_63T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1071     0.1071 r
  U339/ZN (INV_X8)                                      0.0230     0.1302 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1302 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0408     0.1709 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0216     0.1925 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0383     0.2308 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0146     0.2454 f
  mul__inst/U4966/ZN (INV_X2)                           0.0163     0.2617 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0201     0.2818 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0550     0.3368 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0164     0.3532 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0220     0.3752 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0340     0.4092 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0160     0.4251 f
  mul__inst/U4964/ZN (INV_X2)                           0.0132     0.4383 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0215     0.4598 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0247     0.4845 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0159     0.5004 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0303     0.5308 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0236     0.5544 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0217     0.5761 r
  mul__inst/U4631/ZN (INV_X2)                           0.0114     0.5875 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0134     0.6009 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0202     0.6211 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0193     0.6404 r
  mul__inst/U5114/ZN (INV_X4)                           0.0101     0.6505 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0214     0.6719 r
  mul__inst/U6499/ZN (INV_X2)                           0.0116     0.6836 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0152     0.6988 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0165     0.7153 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0184     0.7337 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7337 r
  U274/ZN (INV_X4)                                      0.0088     0.7425 f
  U358/ZN (NOR2_X2)                                     0.0146     0.7570 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7570 r
  data arrival time                                                0.7570

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0390    -0.0390
  data required time                                              -0.0390
  --------------------------------------------------------------------------
  data required time                                              -0.0390
  data arrival time                                               -0.7570
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7961


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0993     0.0993 r
  U208/ZN (INV_X4)                                      0.0121     0.1114 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1114 f
  mul__inst/U23/Z (BUF_X4)                              0.0363     0.1477 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0191     0.1667 r
  mul__inst/U3712/S (FA_X1)                             0.1227     0.2894 f
  mul__inst/U3713/S (FA_X1)                             0.1193     0.4088 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0227     0.4314 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0193     0.4507 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0155     0.4662 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0262     0.4925 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0235     0.5160 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0283     0.5443 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0192     0.5635 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0181     0.5817 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0232     0.6049 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0186     0.6234 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0217     0.6451 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0278     0.6730 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0267     0.6997 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0210     0.7207 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0150     0.7357 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0172     0.7529 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0176     0.7705 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0183     0.7887 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0190     0.8077 f
  mul__inst/U3157/ZN (INV_X2)                           0.0131     0.8208 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0133     0.8341 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0217     0.8558 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8558 r
  U159/ZN (INV_X4)                                      0.0088     0.8646 f
  U365/ZN (NOR2_X2)                                     0.0146     0.8791 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8791 r
  data arrival time                                                0.8791

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0390     0.4510
  data required time                                               0.4510
  --------------------------------------------------------------------------
  data required time                                               0.4510
  data arrival time                                               -0.8791
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4282


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:25 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_63T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9576 mW   (76%)
  Net Switching Power  = 910.9676 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8685 mW  (100%)

Cell Leakage Power     =  49.1371 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7633        9.6425e-03            2.1837            1.7751  (  45.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1943            0.9013           46.9527            2.1426  (  54.69%)
--------------------------------------------------------------------------------------------------
Total              2.9576 mW         0.9110 mW        49.1364 uW         3.9177 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:26 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_63T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_97T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1318     0.1318 r
  U315/ZN (INV_X8)                                      0.0294     0.1612 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1612 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0343     0.1954 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0658     0.2612 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0663     0.3275 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0649     0.3924 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0658     0.4582 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0245     0.4827 f
  mul__inst/U6805/ZN (INV_X2)                           0.0167     0.4995 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0303     0.5297 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0490     0.5787 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0698     0.6485 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0726     0.7211 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0378     0.7590 f
  mul__inst/U7201/ZN (INV_X2)                           0.0195     0.7785 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0189     0.7974 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0288     0.8262 r
  mul__inst/U6809/ZN (INV_X2)                           0.0135     0.8397 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0253     0.8650 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0160     0.8810 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0308     0.9118 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9118 r
  U276/ZN (INV_X4)                                      0.0102     0.9219 f
  U360/ZN (NOR2_X2)                                     0.0187     0.9406 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9406 r
  data arrival time                                                0.9406

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0451    -0.0451
  data required time                                              -0.0451
  --------------------------------------------------------------------------
  data required time                                              -0.0451
  data arrival time                                               -0.9406
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9857


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1219     0.1219 r
  U208/ZN (INV_X4)                                      0.0141     0.1360 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1360 f
  mul__inst/U23/Z (BUF_X4)                              0.0448     0.1807 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0237     0.2044 r
  mul__inst/U3712/S (FA_X1)                             0.1525     0.3569 f
  mul__inst/U3713/S (FA_X1)                             0.1509     0.5078 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0270     0.5348 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0242     0.5591 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0183     0.5773 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0335     0.6108 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0290     0.6398 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0365     0.6764 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0237     0.7001 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0226     0.7227 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0281     0.7508 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0228     0.7736 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0264     0.8000 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0359     0.8359 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0330     0.8689 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0263     0.8953 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0179     0.9132 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0216     0.9348 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0210     0.9558 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0228     0.9786 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0229     1.0015 f
  mul__inst/U3157/ZN (INV_X2)                           0.0162     1.0177 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0163     1.0340 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0274     1.0614 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0614 r
  U159/ZN (INV_X4)                                      0.0102     1.0716 f
  U365/ZN (NOR2_X2)                                     0.0187     1.0903 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0903 r
  data arrival time                                                1.0903

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0451     0.4449
  data required time                                               0.4449
  --------------------------------------------------------------------------
  data required time                                               0.4449
  data arrival time                                               -1.0903
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6454


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:38 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_97T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9859 mW   (77%)
  Net Switching Power  = 912.4745 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8984 mW  (100%)

Cell Leakage Power     =  69.4601 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7726        9.6634e-03            3.0271            1.7853  (  44.99%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2133            0.9028           66.4321            2.1826  (  55.01%)
--------------------------------------------------------------------------------------------------
Total              2.9859 mW         0.9125 mW        69.4592 uW         3.9678 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:38 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_97T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_106T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1387     0.1387 r
  U315/ZN (INV_X8)                                      0.0308     0.1695 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1695 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0363     0.2058 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0694     0.2752 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0702     0.3454 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0687     0.4142 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0697     0.4839 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0259     0.5097 f
  mul__inst/U6805/ZN (INV_X2)                           0.0178     0.5275 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0316     0.5591 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0520     0.6111 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0739     0.6850 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0767     0.7617 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0401     0.8018 f
  mul__inst/U7201/ZN (INV_X2)                           0.0207     0.8225 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0198     0.8423 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0306     0.8729 r
  mul__inst/U6809/ZN (INV_X2)                           0.0141     0.8870 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0269     0.9139 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0167     0.9306 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0326     0.9632 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9632 r
  U276/ZN (INV_X4)                                      0.0106     0.9738 f
  U360/ZN (NOR2_X2)                                     0.0198     0.9936 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9936 r
  data arrival time                                                0.9936

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0503    -0.0503
  data required time                                              -0.0503
  --------------------------------------------------------------------------
  data required time                                              -0.0503
  data arrival time                                               -0.9936
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0438


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1283     0.1283 r
  U208/ZN (INV_X4)                                      0.0146     0.1429 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1429 f
  mul__inst/U23/Z (BUF_X4)                              0.0472     0.1901 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0250     0.2151 r
  mul__inst/U3712/S (FA_X1)                             0.1609     0.3760 f
  mul__inst/U3713/S (FA_X1)                             0.1598     0.5358 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0282     0.5640 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0257     0.5897 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0191     0.6088 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0355     0.6443 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0307     0.6750 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0389     0.7139 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0251     0.7390 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0239     0.7629 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0294     0.7923 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0241     0.8164 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0278     0.8442 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0383     0.8825 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0349     0.9173 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0279     0.9452 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0188     0.9640 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0228     0.9868 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0221     1.0089 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0242     1.0330 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0240     1.0571 f
  mul__inst/U3157/ZN (INV_X2)                           0.0172     1.0743 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0171     1.0914 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0290     1.1204 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1204 r
  U159/ZN (INV_X4)                                      0.0106     1.1310 f
  U365/ZN (NOR2_X2)                                     0.0198     1.1508 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1508 r
  data arrival time                                                1.1508

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0503     0.4397
  data required time                                               0.4397
  --------------------------------------------------------------------------
  data required time                                               0.4397
  data arrival time                                               -1.1508
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7110


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:50 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_106T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9916 mW   (77%)
  Net Switching Power  = 912.7827 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9044 mW  (100%)

Cell Leakage Power     =  76.4787 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7783        9.6656e-03            3.3176            1.7913  (  45.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2133            0.9031           73.1601            2.1896  (  55.00%)
--------------------------------------------------------------------------------------------------
Total              2.9916 mW         0.9128 mW        76.4778 uW         3.9809 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:04:50 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_106T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_123T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1523     0.1523 r
  U339/ZN (INV_X8)                                      0.0313     0.1837 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1837 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0612     0.2448 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0309     0.2758 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0591     0.3349 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0203     0.3552 f
  mul__inst/U4966/ZN (INV_X2)                           0.0237     0.3790 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0281     0.4071 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0795     0.4865 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0233     0.5099 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0307     0.5405 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0513     0.5919 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0229     0.6147 f
  mul__inst/U4964/ZN (INV_X2)                           0.0194     0.6341 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0298     0.6639 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0368     0.7007 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0218     0.7226 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0465     0.7691 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0332     0.8023 f
  mul__inst/U21/ZN (NAND2_X2)                           0.0357     0.8380 r
  mul__inst/U4591/ZN (NAND2_X4)                         0.0343     0.8724 f
  mul__inst/U4466/ZN (NOR3_X1)                          0.0707     0.9431 r
  mul__inst/U1409/ZN (OAI21_X1)                         0.0415     0.9845 f
  mul__inst/U4106/ZN (INV_X2)                           0.0219     1.0064 r
  mul__inst/U4100/ZN (NOR2_X2)                          0.0205     1.0269 f
  mul__inst/U1411/ZN (NAND3_X2)                         0.0362     1.0631 r
  mul__inst/d[36] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0631 r
  U379/ZN (INV_X4)                                      0.0114     1.0745 f
  U363/ZN (NOR2_X2)                                     0.0221     1.0966 r
  c_reg_reg[25]/D (DFFR_X1)                             0.0000     1.0966 r
  data arrival time                                                1.0966

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0511    -0.0511
  data required time                                              -0.0511
  --------------------------------------------------------------------------
  data required time                                              -0.0511
  data arrival time                                               -1.0966
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1477


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1408     0.1408 r
  U208/ZN (INV_X4)                                      0.0157     0.1565 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1565 f
  mul__inst/U23/Z (BUF_X4)                              0.0519     0.2084 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0276     0.2360 r
  mul__inst/U3712/S (FA_X1)                             0.1772     0.4132 f
  mul__inst/U3713/S (FA_X1)                             0.1769     0.5901 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0307     0.6209 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0286     0.6495 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0206     0.6701 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0395     0.7096 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0340     0.7436 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0435     0.7870 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0278     0.8148 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0265     0.8413 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0320     0.8733 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0267     0.9000 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0305     0.9305 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0428     0.9733 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0385     1.0118 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0310     1.0428 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0204     1.0632 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0253     1.0885 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0241     1.1126 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0267     1.1393 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0263     1.1656 f
  mul__inst/U3157/ZN (INV_X2)                           0.0189     1.1845 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0187     1.2032 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0322     1.2354 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.2354 r
  U159/ZN (INV_X4)                                      0.0114     1.2468 f
  U365/ZN (NOR2_X2)                                     0.0221     1.2689 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2689 r
  data arrival time                                                1.2689

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0511     0.4389
  data required time                                               0.4389
  --------------------------------------------------------------------------
  data required time                                               0.4389
  data arrival time                                               -1.2689
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8301


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:02 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_123T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   3.0079 mW   (77%)
  Net Switching Power  = 913.2564 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9211 mW  (100%)

Cell Leakage Power     =  91.9611 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7838        9.6727e-03            3.9594            1.7974  (  44.79%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2241            0.9036           88.0007            2.2157  (  55.21%)
--------------------------------------------------------------------------------------------------
Total              3.0079 mW         0.9133 mW        91.9601 uW         4.0131 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:03 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_123T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_74T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1148     0.1148 r
  U339/ZN (INV_X8)                                      0.0244     0.1392 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1392 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0442     0.1833 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0231     0.2064 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0418     0.2482 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0155     0.2637 f
  mul__inst/U4966/ZN (INV_X2)                           0.0176     0.2814 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0214     0.3028 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0592     0.3620 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0176     0.3796 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0235     0.4031 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0369     0.4400 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0171     0.4571 f
  mul__inst/U4964/ZN (INV_X2)                           0.0144     0.4714 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0228     0.4943 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0267     0.5210 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0169     0.5379 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0330     0.5709 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0251     0.5961 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0235     0.6195 r
  mul__inst/U4631/ZN (INV_X2)                           0.0120     0.6316 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0145     0.6460 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0216     0.6677 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0208     0.6885 r
  mul__inst/U5114/ZN (INV_X4)                           0.0108     0.6993 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0232     0.7225 r
  mul__inst/U6499/ZN (INV_X2)                           0.0122     0.7347 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0165     0.7512 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0176     0.7689 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0199     0.7887 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7887 r
  U274/ZN (INV_X4)                                      0.0092     0.7979 f
  U358/ZN (NOR2_X2)                                     0.0158     0.8138 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8138 r
  data arrival time                                                0.8138

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0392    -0.0392
  data required time                                              -0.0392
  --------------------------------------------------------------------------
  data required time                                              -0.0392
  data arrival time                                               -0.8138
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8530


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1063     0.1063 r
  U208/ZN (INV_X4)                                      0.0127     0.1190 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1190 f
  mul__inst/U23/Z (BUF_X4)                              0.0389     0.1579 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0205     0.1784 r
  mul__inst/U3712/S (FA_X1)                             0.1319     0.3104 f
  mul__inst/U3713/S (FA_X1)                             0.1292     0.4395 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0240     0.4635 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0208     0.4843 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0165     0.5008 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0285     0.5293 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0252     0.5545 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0308     0.5854 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0206     0.6059 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0195     0.6254 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0248     0.6502 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0199     0.6701 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0231     0.6932 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0303     0.7236 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0286     0.7522 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0226     0.7749 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0159     0.7908 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0185     0.8093 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0186     0.8280 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0197     0.8477 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0202     0.8678 f
  mul__inst/U3157/ZN (INV_X2)                           0.0142     0.8820 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0142     0.8962 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0234     0.9196 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9196 r
  U159/ZN (INV_X4)                                      0.0092     0.9288 f
  U365/ZN (NOR2_X2)                                     0.0158     0.9446 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9446 r
  data arrival time                                                0.9446

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0392     0.4508
  data required time                                               0.4508
  --------------------------------------------------------------------------
  data required time                                               0.4508
  data arrival time                                               -0.9446
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4939


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:15 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_74T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9736 mW   (77%)
  Net Switching Power  = 911.5774 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8852 mW  (100%)

Cell Leakage Power     =  54.7406 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7665        9.6469e-03            2.4168            1.7786  (  45.14%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2071            0.9019           52.3230            2.1613  (  54.86%)
--------------------------------------------------------------------------------------------------
Total              2.9736 mW         0.9116 mW        54.7398 uW         3.9399 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:15 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_74T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_54T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.1012     0.1012 r
  U313/ZN (INV_X8)                                      0.0180     0.1192 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1192 f
  mul__inst/U6967/ZN (INV_X8)                           0.0169     0.1361 r
  mul__inst/U6494/ZN (INV_X8)                           0.0102     0.1463 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0334     0.1797 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0130     0.1927 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0187     0.2114 f
  mul__inst/U6940/ZN (INV_X2)                           0.0135     0.2249 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0151     0.2400 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0160     0.2560 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0498     0.3059 r
  mul__inst/U4010/ZN (INV_X2)                           0.0116     0.3175 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0154     0.3329 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0208     0.3537 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0317     0.3855 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0151     0.4006 f
  mul__inst/U4964/ZN (INV_X2)                           0.0123     0.4130 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0204     0.4334 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0232     0.4566 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0152     0.4717 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0282     0.4999 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0225     0.5224 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0203     0.5427 r
  mul__inst/U4631/ZN (INV_X2)                           0.0110     0.5537 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0125     0.5662 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0191     0.5853 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0182     0.6036 r
  mul__inst/U5114/ZN (INV_X4)                           0.0095     0.6131 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0200     0.6331 r
  mul__inst/U6499/ZN (INV_X2)                           0.0112     0.6443 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0142     0.6584 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0156     0.6741 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0173     0.6914 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6914 r
  U274/ZN (INV_X4)                                      0.0084     0.6998 f
  U358/ZN (NOR2_X2)                                     0.0135     0.7133 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7133 r
  data arrival time                                                0.7133

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.7133
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7466


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0938     0.0938 r
  U208/ZN (INV_X4)                                      0.0116     0.1054 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1054 f
  mul__inst/U23/Z (BUF_X4)                              0.0343     0.1397 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0179     0.1576 r
  mul__inst/U3712/S (FA_X1)                             0.1154     0.2730 f
  mul__inst/U3713/S (FA_X1)                             0.1116     0.3846 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0217     0.4063 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0181     0.4244 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0147     0.4390 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0245     0.4635 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0223     0.4858 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0263     0.5121 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0182     0.5303 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0171     0.5475 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0220     0.5694 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0174     0.5868 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0206     0.6075 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0260     0.6334 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0253     0.6587 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0198     0.6785 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0142     0.6927 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0162     0.7089 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0167     0.7256 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0171     0.7427 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0180     0.7607 f
  mul__inst/U3157/ZN (INV_X2)                           0.0123     0.7730 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0126     0.7856 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0203     0.8059 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8059 r
  U159/ZN (INV_X4)                                      0.0084     0.8143 f
  U365/ZN (NOR2_X2)                                     0.0135     0.8279 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8279 r
  data arrival time                                                0.8279

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.8279
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3712


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:28 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_54T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9392 mW   (76%)
  Net Switching Power  = 911.1414 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8504 mW  (100%)

Cell Leakage Power     =  45.1616 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7486        9.6399e-03            2.0176            1.7603  (  45.19%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1906            0.9015           43.1433            2.1353  (  54.81%)
--------------------------------------------------------------------------------------------------
Total              2.9392 mW         0.9111 mW        45.1609 uW         3.8955 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:28 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_54T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_51T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0993     0.0993 r
  U313/ZN (INV_X8)                                      0.0178     0.1170 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1170 f
  mul__inst/U6967/ZN (INV_X8)                           0.0166     0.1336 r
  mul__inst/U6494/ZN (INV_X8)                           0.0101     0.1436 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0327     0.1763 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0127     0.1890 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0184     0.2074 f
  mul__inst/U6940/ZN (INV_X2)                           0.0132     0.2206 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0148     0.2354 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0157     0.2511 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0488     0.2999 r
  mul__inst/U4010/ZN (INV_X2)                           0.0115     0.3114 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0151     0.3264 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0205     0.3469 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0310     0.3778 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0149     0.3927 f
  mul__inst/U4964/ZN (INV_X2)                           0.0121     0.4048 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0200     0.4248 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0227     0.4475 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0149     0.4625 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0275     0.4900 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0221     0.5121 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0199     0.5319 r
  mul__inst/U4631/ZN (INV_X2)                           0.0108     0.5428 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0122     0.5550 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0188     0.5738 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0178     0.5916 r
  mul__inst/U5114/ZN (INV_X4)                           0.0093     0.6010 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0195     0.6205 r
  mul__inst/U6499/ZN (INV_X2)                           0.0111     0.6316 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0138     0.6454 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0153     0.6607 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0169     0.6777 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6777 r
  U274/ZN (INV_X4)                                      0.0083     0.6860 f
  U358/ZN (NOR2_X2)                                     0.0132     0.6992 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6992 r
  data arrival time                                                0.6992

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0334    -0.0334
  data required time                                              -0.0334
  --------------------------------------------------------------------------
  data required time                                              -0.0334
  data arrival time                                               -0.6992
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7326


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0920     0.0920 r
  U208/ZN (INV_X4)                                      0.0115     0.1035 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1035 f
  mul__inst/U23/Z (BUF_X4)                              0.0336     0.1371 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0175     0.1546 r
  mul__inst/U3712/S (FA_X1)                             0.1131     0.2677 f
  mul__inst/U3713/S (FA_X1)                             0.1090     0.3767 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0213     0.3981 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0177     0.4158 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0144     0.4302 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0239     0.4541 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0219     0.4760 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0257     0.5017 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0179     0.5196 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0168     0.5364 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0215     0.5579 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0171     0.5750 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0203     0.5953 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0254     0.6207 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0248     0.6455 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0194     0.6649 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0139     0.6788 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0158     0.6946 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0164     0.7110 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0168     0.7277 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0177     0.7454 f
  mul__inst/U3157/ZN (INV_X2)                           0.0120     0.7575 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0124     0.7698 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0199     0.7897 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7897 r
  U159/ZN (INV_X4)                                      0.0083     0.7980 f
  U365/ZN (NOR2_X2)                                     0.0132     0.8112 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8112 r
  data arrival time                                                0.8112

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0334     0.4566
  data required time                                               0.4566
  --------------------------------------------------------------------------
  data required time                                               0.4566
  data arrival time                                               -0.8112
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3546


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:41 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_51T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9089 mW   (76%)
  Net Switching Power  = 910.9204 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8198 mW  (100%)

Cell Leakage Power     =  43.9411 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7112        9.6376e-03            1.9668            1.7228  (  44.59%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1977            0.9013           41.9736            2.1409  (  55.41%)
--------------------------------------------------------------------------------------------------
Total              2.9089 mW         0.9109 mW        43.9404 uW         3.8638 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:41 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_51T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_120T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1499     0.1499 r
  U339/ZN (INV_X8)                                      0.0309     0.1808 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1808 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0601     0.2409 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0304     0.2713 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0580     0.3292 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0200     0.3492 f
  mul__inst/U4966/ZN (INV_X2)                           0.0233     0.3726 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0276     0.4002 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0782     0.4784 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0229     0.5014 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0302     0.5316 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0504     0.5820 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0225     0.6045 f
  mul__inst/U4964/ZN (INV_X2)                           0.0191     0.6235 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0293     0.6529 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0362     0.6890 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0215     0.7105 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0457     0.7562 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0327     0.7889 f
  mul__inst/U21/ZN (NAND2_X2)                           0.0351     0.8239 r
  mul__inst/U4591/ZN (NAND2_X4)                         0.0338     0.8577 f
  mul__inst/U4466/ZN (NOR3_X1)                          0.0694     0.9271 r
  mul__inst/U1409/ZN (OAI21_X1)                         0.0407     0.9678 f
  mul__inst/U4106/ZN (INV_X2)                           0.0216     0.9893 r
  mul__inst/U4100/ZN (NOR2_X2)                          0.0202     1.0096 f
  mul__inst/U1411/ZN (NAND3_X2)                         0.0355     1.0451 r
  mul__inst/d[36] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0451 r
  U379/ZN (INV_X4)                                      0.0112     1.0563 f
  U363/ZN (NOR2_X2)                                     0.0217     1.0780 r
  c_reg_reg[25]/D (DFFR_X1)                             0.0000     1.0780 r
  data arrival time                                                1.0780

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0511    -0.0511
  data required time                                              -0.0511
  --------------------------------------------------------------------------
  data required time                                              -0.0511
  data arrival time                                               -1.0780
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.1291


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1385     0.1385 r
  U208/ZN (INV_X4)                                      0.0155     0.1540 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1540 f
  mul__inst/U23/Z (BUF_X4)                              0.0511     0.2051 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0272     0.2323 r
  mul__inst/U3712/S (FA_X1)                             0.1743     0.4066 f
  mul__inst/U3713/S (FA_X1)                             0.1739     0.5804 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0303     0.6107 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0281     0.6388 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0203     0.6591 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0388     0.6979 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0334     0.7312 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0426     0.7739 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0273     0.8012 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0260     0.8272 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0316     0.8587 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0263     0.8850 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0300     0.9150 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0420     0.9569 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0379     0.9948 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0304     1.0253 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0201     1.0454 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0248     1.0702 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0237     1.0939 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0262     1.1201 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0259     1.1460 f
  mul__inst/U3157/ZN (INV_X2)                           0.0186     1.1646 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0184     1.1830 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0317     1.2147 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.2147 r
  U159/ZN (INV_X4)                                      0.0112     1.2259 f
  U365/ZN (NOR2_X2)                                     0.0217     1.2476 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.2476 r
  data arrival time                                                1.2476

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0511     0.4389
  data required time                                               0.4389
  --------------------------------------------------------------------------
  data required time                                               0.4389
  data arrival time                                               -1.2476
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8087


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:53 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_120T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9950 mW   (77%)
  Net Switching Power  = 913.2753 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9083 mW  (100%)

Cell Leakage Power     =  88.9962 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7724        9.6698e-03            3.8360            1.7859  (  44.68%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2226            0.9036           85.1592            2.2114  (  55.32%)
--------------------------------------------------------------------------------------------------
Total              2.9950 mW         0.9133 mW        88.9952 uW         3.9973 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:05:53 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_120T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_52T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0999     0.0999 r
  U313/ZN (INV_X8)                                      0.0178     0.1178 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1178 f
  mul__inst/U6967/ZN (INV_X8)                           0.0167     0.1344 r
  mul__inst/U6494/ZN (INV_X8)                           0.0101     0.1446 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0329     0.1774 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0128     0.1902 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0185     0.2087 f
  mul__inst/U6940/ZN (INV_X2)                           0.0133     0.2220 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0149     0.2370 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0158     0.2527 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0491     0.3019 r
  mul__inst/U4010/ZN (INV_X2)                           0.0115     0.3134 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0152     0.3286 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0206     0.3492 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0312     0.3804 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0150     0.3954 f
  mul__inst/U4964/ZN (INV_X2)                           0.0122     0.4075 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0202     0.4277 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0229     0.4506 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0150     0.4656 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0277     0.4933 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0222     0.5155 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0200     0.5355 r
  mul__inst/U4631/ZN (INV_X2)                           0.0109     0.5464 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0123     0.5588 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0189     0.5777 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0180     0.5956 r
  mul__inst/U5114/ZN (INV_X4)                           0.0094     0.6050 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0197     0.6247 r
  mul__inst/U6499/ZN (INV_X2)                           0.0111     0.6358 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0139     0.6498 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0154     0.6652 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0171     0.6823 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6823 r
  U274/ZN (INV_X4)                                      0.0084     0.6906 f
  U358/ZN (NOR2_X2)                                     0.0133     0.7040 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7040 r
  data arrival time                                                0.7040

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.7040
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7372


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0926     0.0926 r
  U208/ZN (INV_X4)                                      0.0115     0.1041 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1041 f
  mul__inst/U23/Z (BUF_X4)                              0.0338     0.1379 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0177     0.1556 r
  mul__inst/U3712/S (FA_X1)                             0.1138     0.2695 f
  mul__inst/U3713/S (FA_X1)                             0.1099     0.3793 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0215     0.4008 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0178     0.4186 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0145     0.4332 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0241     0.4573 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0220     0.4793 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0259     0.5052 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0180     0.5232 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0169     0.5401 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0217     0.5618 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0172     0.5790 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0204     0.5994 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0256     0.6250 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0250     0.6499 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0195     0.6695 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0140     0.6834 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0160     0.6994 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0165     0.7159 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0169     0.7328 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0178     0.7505 f
  mul__inst/U3157/ZN (INV_X2)                           0.0121     0.7627 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0124     0.7751 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0200     0.7951 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7951 r
  U159/ZN (INV_X4)                                      0.0084     0.8035 f
  U365/ZN (NOR2_X2)                                     0.0133     0.8168 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8168 r
  data arrival time                                                0.8168

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.8168
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3601


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:06 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_52T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9055 mW   (76%)
  Net Switching Power  = 910.9960 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8165 mW  (100%)

Cell Leakage Power     =  44.3435 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7144        9.6395e-03            1.9834            1.7261  (  44.71%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1911            0.9014           42.3595            2.1348  (  55.29%)
--------------------------------------------------------------------------------------------------
Total              2.9055 mW         0.9110 mW        44.3429 uW         3.8609 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:06 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_52T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_93T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1288     0.1288 r
  U315/ZN (INV_X8)                                      0.0288     0.1575 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1575 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0334     0.1909 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0642     0.2551 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0646     0.3197 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0633     0.3830 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0642     0.4472 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0239     0.4711 f
  mul__inst/U6805/ZN (INV_X2)                           0.0163     0.4874 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0297     0.5171 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0477     0.5647 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0680     0.6327 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0709     0.7036 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0369     0.7405 f
  mul__inst/U7201/ZN (INV_X2)                           0.0190     0.7595 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0185     0.7780 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0280     0.8060 r
  mul__inst/U6809/ZN (INV_X2)                           0.0133     0.8193 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0246     0.8439 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0157     0.8596 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0300     0.8896 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8896 r
  U276/ZN (INV_X4)                                      0.0100     0.8996 f
  U360/ZN (NOR2_X2)                                     0.0181     0.9177 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9177 r
  data arrival time                                                0.9177

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0450    -0.0450
  data required time                                              -0.0450
  --------------------------------------------------------------------------
  data required time                                              -0.0450
  data arrival time                                               -0.9177
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9628


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1191     0.1191 r
  U208/ZN (INV_X4)                                      0.0138     0.1330 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1330 f
  mul__inst/U23/Z (BUF_X4)                              0.0437     0.1767 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0231     0.1998 r
  mul__inst/U3712/S (FA_X1)                             0.1488     0.3486 f
  mul__inst/U3713/S (FA_X1)                             0.1471     0.4957 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0265     0.5221 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0236     0.5457 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0180     0.5637 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0326     0.5962 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0283     0.6245 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0355     0.6600 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0231     0.6832 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0220     0.7051 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0275     0.7327 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0223     0.7549 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0258     0.7807 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0349     0.8156 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0322     0.8478 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0256     0.8734 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0176     0.8910 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0210     0.9120 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0206     0.9326 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0222     0.9548 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0224     0.9772 f
  mul__inst/U3157/ZN (INV_X2)                           0.0159     0.9931 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0159     1.0090 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0267     1.0357 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0357 r
  U159/ZN (INV_X4)                                      0.0100     1.0457 f
  U365/ZN (NOR2_X2)                                     0.0182     1.0638 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0638 r
  data arrival time                                                1.0638

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0450     0.4450
  data required time                                               0.4450
  --------------------------------------------------------------------------
  data required time                                               0.4450
  data arrival time                                               -1.0638
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6188


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:18 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_93T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9863 mW   (77%)
  Net Switching Power  = 912.2210 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8986 mW  (100%)

Cell Leakage Power     =  66.5835 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7730        9.6611e-03            2.9081            1.7856  (  45.03%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2133            0.9026           63.6745            2.1796  (  54.97%)
--------------------------------------------------------------------------------------------------
Total              2.9863 mW         0.9122 mW        66.5826 uW         3.9652 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:18 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_93T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_80T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1192     0.1192 r
  U339/ZN (INV_X8)                                      0.0251     0.1443 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1443 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0461     0.1904 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0240     0.2144 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0438     0.2582 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0160     0.2743 f
  mul__inst/U4966/ZN (INV_X2)                           0.0183     0.2926 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0222     0.3148 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0615     0.3763 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0182     0.3946 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0243     0.4189 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0385     0.4574 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0177     0.4751 f
  mul__inst/U4964/ZN (INV_X2)                           0.0150     0.4901 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0236     0.5137 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0279     0.5416 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0174     0.5590 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0346     0.5936 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0260     0.6196 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0245     0.6441 r
  mul__inst/U4631/ZN (INV_X2)                           0.0124     0.6565 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0151     0.6716 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0224     0.6940 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0217     0.7157 r
  mul__inst/U5114/ZN (INV_X4)                           0.0112     0.7268 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0242     0.7510 r
  mul__inst/U6499/ZN (INV_X2)                           0.0126     0.7636 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0172     0.7808 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0183     0.7991 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0207     0.8198 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8198 r
  U274/ZN (INV_X4)                                      0.0095     0.8293 f
  U358/ZN (NOR2_X2)                                     0.0165     0.8458 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8458 r
  data arrival time                                                0.8458

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0393    -0.0393
  data required time                                              -0.0393
  --------------------------------------------------------------------------
  data required time                                              -0.0393
  data arrival time                                               -0.8458
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8852


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1103     0.1103 r
  U208/ZN (INV_X4)                                      0.0131     0.1234 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1234 f
  mul__inst/U23/Z (BUF_X4)                              0.0404     0.1638 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0213     0.1851 r
  mul__inst/U3712/S (FA_X1)                             0.1371     0.3222 f
  mul__inst/U3713/S (FA_X1)                             0.1347     0.4569 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0248     0.4817 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0217     0.5033 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0169     0.5202 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0297     0.5500 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0262     0.5762 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0323     0.6084 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0213     0.6298 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0203     0.6501 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0257     0.6757 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0206     0.6963 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0239     0.7203 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0318     0.7520 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0297     0.7818 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0236     0.8053 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0164     0.8218 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0193     0.8411 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0192     0.8603 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0206     0.8809 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0208     0.9017 f
  mul__inst/U3157/ZN (INV_X2)                           0.0147     0.9164 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0147     0.9311 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0244     0.9555 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9555 r
  U159/ZN (INV_X4)                                      0.0095     0.9650 f
  U365/ZN (NOR2_X2)                                     0.0165     0.9815 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9815 r
  data arrival time                                                0.9815

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0393     0.4507
  data required time                                               0.4507
  --------------------------------------------------------------------------
  data required time                                               0.4507
  data arrival time                                               -0.9815
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5309


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:31 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_80T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9775 mW   (77%)
  Net Switching Power  = 911.7522 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8893 mW  (100%)

Cell Leakage Power     =  58.1681 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7692        9.6508e-03            2.5592            1.7814  (  45.13%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2083            0.9021           55.6081            2.1660  (  54.87%)
--------------------------------------------------------------------------------------------------
Total              2.9775 mW         0.9118 mW        58.1673 uW         3.9474 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:31 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_80T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_105T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1379     0.1379 r
  U315/ZN (INV_X8)                                      0.0306     0.1685 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1685 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0361     0.2046 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0690     0.2736 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0698     0.3434 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0683     0.4117 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0692     0.4810 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0257     0.5067 f
  mul__inst/U6805/ZN (INV_X2)                           0.0176     0.5243 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0314     0.5557 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0517     0.6074 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0735     0.6809 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0763     0.7571 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0398     0.7969 f
  mul__inst/U7201/ZN (INV_X2)                           0.0205     0.8175 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0197     0.8372 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0304     0.8676 r
  mul__inst/U6809/ZN (INV_X2)                           0.0141     0.8816 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0267     0.9084 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0166     0.9250 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0324     0.9573 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9573 r
  U276/ZN (INV_X4)                                      0.0105     0.9679 f
  U360/ZN (NOR2_X2)                                     0.0197     0.9875 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9875 r
  data arrival time                                                0.9875

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0453    -0.0453
  data required time                                              -0.0453
  --------------------------------------------------------------------------
  data required time                                              -0.0453
  data arrival time                                               -0.9875
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0328


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1275     0.1275 r
  U208/ZN (INV_X4)                                      0.0145     0.1421 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1421 f
  mul__inst/U23/Z (BUF_X4)                              0.0469     0.1890 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0249     0.2138 r
  mul__inst/U3712/S (FA_X1)                             0.1600     0.3738 f
  mul__inst/U3713/S (FA_X1)                             0.1588     0.5325 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0281     0.5606 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0255     0.5862 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0190     0.6052 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0353     0.6404 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0305     0.6710 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0387     0.7096 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0249     0.7346 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0237     0.7583 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0293     0.7876 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0240     0.8115 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0276     0.8392 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0380     0.8772 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0346     0.9118 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0277     0.9396 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0187     0.9582 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0227     0.9809 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0219     1.0029 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0240     1.0269 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0239     1.0508 f
  mul__inst/U3157/ZN (INV_X2)                           0.0170     1.0678 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0170     1.0848 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0288     1.1136 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1136 r
  U159/ZN (INV_X4)                                      0.0105     1.1242 f
  U365/ZN (NOR2_X2)                                     0.0197     1.1439 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1439 r
  data arrival time                                                1.1439

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0453     0.4447
  data required time                                               0.4447
  --------------------------------------------------------------------------
  data required time                                               0.4447
  data arrival time                                               -1.1439
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6991


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:44 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_105T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9951 mW   (77%)
  Net Switching Power  = 912.7707 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9078 mW  (100%)

Cell Leakage Power     =  75.6638 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7833        9.6653e-03            3.2838            1.7963  (  45.09%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2117            0.9031           72.3792            2.1872  (  54.91%)
--------------------------------------------------------------------------------------------------
Total              2.9951 mW         0.9128 mW        75.6629 uW         3.9835 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:44 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_105T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_107T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1396     0.1396 r
  U315/ZN (INV_X8)                                      0.0309     0.1705 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1705 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0366     0.2071 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0698     0.2769 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0706     0.3475 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0692     0.4167 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0701     0.4868 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0260     0.5128 f
  mul__inst/U6805/ZN (INV_X2)                           0.0179     0.5307 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0318     0.5624 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0523     0.6147 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0744     0.6891 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0771     0.7663 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0403     0.8066 f
  mul__inst/U7201/ZN (INV_X2)                           0.0209     0.8275 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0199     0.8474 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0308     0.8782 r
  mul__inst/U6809/ZN (INV_X2)                           0.0142     0.8924 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0271     0.9195 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0167     0.9362 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0328     0.9690 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9690 r
  U276/ZN (INV_X4)                                      0.0106     0.9797 f
  U360/ZN (NOR2_X2)                                     0.0199     0.9996 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.9996 r
  data arrival time                                                0.9996

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0503    -0.0503
  data required time                                              -0.0503
  --------------------------------------------------------------------------
  data required time                                              -0.0503
  data arrival time                                               -0.9996
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0499


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1290     0.1290 r
  U208/ZN (INV_X4)                                      0.0147     0.1437 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1437 f
  mul__inst/U23/Z (BUF_X4)                              0.0474     0.1912 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0252     0.2163 r
  mul__inst/U3712/S (FA_X1)                             0.1618     0.3782 f
  mul__inst/U3713/S (FA_X1)                             0.1607     0.5389 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0284     0.5673 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0259     0.5932 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0192     0.6123 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0357     0.6481 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0309     0.6790 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0392     0.7182 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0252     0.7434 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0240     0.7674 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0296     0.7970 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0243     0.8213 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0279     0.8493 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0385     0.8878 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0351     0.9229 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0281     0.9510 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0189     0.9698 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0230     0.9928 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0222     1.0149 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0243     1.0393 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0242     1.0634 f
  mul__inst/U3157/ZN (INV_X2)                           0.0173     1.0807 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0172     1.0979 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0292     1.1271 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1271 r
  U159/ZN (INV_X4)                                      0.0106     1.1378 f
  U365/ZN (NOR2_X2)                                     0.0199     1.1577 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1577 r
  data arrival time                                                1.1577

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0503     0.4397
  data required time                                               0.4397
  --------------------------------------------------------------------------
  data required time                                               0.4397
  data arrival time                                               -1.1577
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7180


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:57 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_107T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9838 mW   (77%)
  Net Switching Power  = 912.9854 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8968 mW  (100%)

Cell Leakage Power     =  77.3062 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7695        9.6656e-03            3.3520            1.7825  (  44.85%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2143            0.9033           73.9533            2.1915  (  55.15%)
--------------------------------------------------------------------------------------------------
Total              2.9838 mW         0.9130 mW        77.3053 uW         3.9741 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:06:57 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_107T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_48T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0974     0.0974 r
  U313/ZN (INV_X8)                                      0.0175     0.1149 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1149 f
  mul__inst/U6967/ZN (INV_X8)                           0.0162     0.1311 r
  mul__inst/U6494/ZN (INV_X8)                           0.0099     0.1410 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0320     0.1730 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0124     0.1854 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0180     0.2034 f
  mul__inst/U6940/ZN (INV_X2)                           0.0130     0.2164 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0146     0.2309 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0153     0.2463 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0478     0.2941 r
  mul__inst/U4010/ZN (INV_X2)                           0.0113     0.3053 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0147     0.3201 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0201     0.3401 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0302     0.3704 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0146     0.3850 f
  mul__inst/U4964/ZN (INV_X2)                           0.0118     0.3968 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0197     0.4164 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0222     0.4387 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0146     0.4533 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0269     0.4802 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0217     0.5019 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0194     0.5213 r
  mul__inst/U4631/ZN (INV_X2)                           0.0106     0.5319 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0120     0.5439 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0184     0.5623 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0175     0.5798 r
  mul__inst/U5114/ZN (INV_X4)                           0.0091     0.5889 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0191     0.6080 r
  mul__inst/U6499/ZN (INV_X2)                           0.0109     0.6189 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0135     0.6324 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0151     0.6474 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0166     0.6640 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6640 r
  U274/ZN (INV_X4)                                      0.0082     0.6722 f
  U358/ZN (NOR2_X2)                                     0.0129     0.6851 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6851 r
  data arrival time                                                0.6851

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0334    -0.0334
  data required time                                              -0.0334
  --------------------------------------------------------------------------
  data required time                                              -0.0334
  data arrival time                                               -0.6851
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7185


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0902     0.0902 r
  U208/ZN (INV_X4)                                      0.0113     0.1016 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1016 f
  mul__inst/U23/Z (BUF_X4)                              0.0329     0.1345 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0172     0.1517 r
  mul__inst/U3712/S (FA_X1)                             0.1107     0.2624 f
  mul__inst/U3713/S (FA_X1)                             0.1066     0.3690 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0210     0.3900 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0173     0.4073 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0142     0.4215 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0233     0.4449 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0215     0.4663 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0251     0.4915 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0176     0.5090 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0164     0.5254 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0211     0.5466 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0167     0.5633 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0200     0.5833 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0248     0.6081 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0243     0.6324 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0190     0.6514 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0136     0.6650 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0155     0.6805 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0160     0.6966 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0164     0.7130 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0173     0.7303 f
  mul__inst/U3157/ZN (INV_X2)                           0.0118     0.7421 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0121     0.7542 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0194     0.7737 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7737 r
  U159/ZN (INV_X4)                                      0.0082     0.7819 f
  U365/ZN (NOR2_X2)                                     0.0129     0.7948 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7948 r
  data arrival time                                                0.7948

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0334     0.4566
  data required time                                               0.4566
  --------------------------------------------------------------------------
  data required time                                               0.4566
  data arrival time                                               -0.7948
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3381


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:10 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_48T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9311 mW   (76%)
  Net Switching Power  = 910.8704 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8420 mW  (100%)

Cell Leakage Power     =  42.7845 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7364        9.6365e-03            1.9181            1.7480  (  45.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1947            0.9012           40.8658            2.1368  (  55.00%)
--------------------------------------------------------------------------------------------------
Total              2.9311 mW         0.9109 mW        42.7838 uW         3.8848 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:10 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_48T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_68T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1106     0.1106 r
  U339/ZN (INV_X8)                                      0.0236     0.1342 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1342 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0423     0.1765 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0223     0.1987 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0398     0.2386 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0150     0.2536 f
  mul__inst/U4966/ZN (INV_X2)                           0.0169     0.2704 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0207     0.2911 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0569     0.3481 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0169     0.3649 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0227     0.3877 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0353     0.4229 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0165     0.4394 f
  mul__inst/U4964/ZN (INV_X2)                           0.0137     0.4532 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0221     0.4752 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0256     0.5009 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0163     0.5172 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0316     0.5488 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0243     0.5730 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0225     0.5955 r
  mul__inst/U4631/ZN (INV_X2)                           0.0117     0.6072 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0138     0.6211 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0208     0.6419 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0199     0.6619 r
  mul__inst/U5114/ZN (INV_X4)                           0.0104     0.6723 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0222     0.6945 r
  mul__inst/U6499/ZN (INV_X2)                           0.0119     0.7064 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0158     0.7222 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0170     0.7392 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0191     0.7583 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7583 r
  U274/ZN (INV_X4)                                      0.0089     0.7672 f
  U358/ZN (NOR2_X2)                                     0.0151     0.7823 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7823 r
  data arrival time                                                0.7823

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0391    -0.0391
  data required time                                              -0.0391
  --------------------------------------------------------------------------
  data required time                                              -0.0391
  data arrival time                                               -0.7823
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8214


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:22 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1024     0.1024 r
  U208/ZN (INV_X4)                                      0.0124     0.1147 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1147 f
  mul__inst/U23/Z (BUF_X4)                              0.0375     0.1522 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0197     0.1719 r
  mul__inst/U3712/S (FA_X1)                             0.1268     0.2988 f
  mul__inst/U3713/S (FA_X1)                             0.1237     0.4225 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0233     0.4458 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0200     0.4657 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0160     0.4817 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0273     0.5090 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0243     0.5333 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0295     0.5628 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0198     0.5826 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0187     0.6013 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0239     0.6252 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0192     0.6444 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0223     0.6667 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0290     0.6957 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0276     0.7233 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0217     0.7450 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0154     0.7604 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0177     0.7781 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0180     0.7962 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0188     0.8150 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0195     0.8345 f
  mul__inst/U3157/ZN (INV_X2)                           0.0136     0.8481 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0137     0.8618 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0225     0.8843 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8843 r
  U159/ZN (INV_X4)                                      0.0089     0.8932 f
  U365/ZN (NOR2_X2)                                     0.0151     0.9084 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9084 r
  data arrival time                                                0.9084

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0391     0.4509
  data required time                                               0.4509
  --------------------------------------------------------------------------
  data required time                                               0.4509
  data arrival time                                               -0.9084
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.4575


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:22 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_68T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9696 mW   (77%)
  Net Switching Power  = 911.2449 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8808 mW  (100%)

Cell Leakage Power     =  51.5779 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7697        9.6445e-03            2.2858            1.7817  (  45.31%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1998            0.9016           49.2914            2.1507  (  54.69%)
--------------------------------------------------------------------------------------------------
Total              2.9696 mW         0.9112 mW        51.5772 uW         3.9324 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:22 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_68T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_75T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1155     0.1155 r
  U339/ZN (INV_X8)                                      0.0245     0.1400 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1400 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0445     0.1845 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0232     0.2078 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0421     0.2499 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0156     0.2655 f
  mul__inst/U4966/ZN (INV_X2)                           0.0177     0.2832 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0216     0.3048 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0596     0.3644 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0177     0.3821 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0236     0.4057 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0372     0.4429 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0172     0.4601 f
  mul__inst/U4964/ZN (INV_X2)                           0.0144     0.4745 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0229     0.4975 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0269     0.5244 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0170     0.5414 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0333     0.5747 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0253     0.5999 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0237     0.6236 r
  mul__inst/U4631/ZN (INV_X2)                           0.0121     0.6357 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0146     0.6503 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0218     0.6720 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0210     0.6930 r
  mul__inst/U5114/ZN (INV_X4)                           0.0109     0.7039 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0233     0.7272 r
  mul__inst/U6499/ZN (INV_X2)                           0.0123     0.7395 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0166     0.7561 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0177     0.7739 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0200     0.7939 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7939 r
  U274/ZN (INV_X4)                                      0.0092     0.8031 f
  U358/ZN (NOR2_X2)                                     0.0160     0.8191 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8191 r
  data arrival time                                                0.8191

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0392    -0.0392
  data required time                                              -0.0392
  --------------------------------------------------------------------------
  data required time                                              -0.0392
  data arrival time                                               -0.8191
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8583


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1070     0.1070 r
  U208/ZN (INV_X4)                                      0.0127     0.1197 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1197 f
  mul__inst/U23/Z (BUF_X4)                              0.0391     0.1589 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0207     0.1796 r
  mul__inst/U3712/S (FA_X1)                             0.1328     0.3123 f
  mul__inst/U3713/S (FA_X1)                             0.1301     0.4424 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0241     0.4665 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0209     0.4875 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0166     0.5040 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0287     0.5327 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0254     0.5581 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0311     0.5892 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0207     0.6098 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0196     0.6295 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0250     0.6545 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0200     0.6745 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0232     0.6977 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0306     0.7283 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0288     0.7571 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0228     0.7799 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0160     0.7959 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0187     0.8146 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0187     0.8333 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0199     0.8532 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0203     0.8735 f
  mul__inst/U3157/ZN (INV_X2)                           0.0142     0.8877 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0143     0.9020 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0236     0.9256 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9256 r
  U159/ZN (INV_X4)                                      0.0092     0.9348 f
  U365/ZN (NOR2_X2)                                     0.0160     0.9508 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9508 r
  data arrival time                                                0.9508

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0392     0.4508
  data required time                                               0.4508
  --------------------------------------------------------------------------
  data required time                                               0.4508
  data arrival time                                               -0.9508
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5000


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:35 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_75T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9719 mW   (77%)
  Net Switching Power  = 911.6061 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8835 mW  (100%)

Cell Leakage Power     =  55.2942 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7638        9.6487e-03            2.4399            1.7759  (  45.09%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2081            0.9020           52.8535            2.1629  (  54.91%)
--------------------------------------------------------------------------------------------------
Total              2.9719 mW         0.9116 mW        55.2934 uW         3.9388 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:35 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_75T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_53T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.1005     0.1005 r
  U313/ZN (INV_X8)                                      0.0179     0.1184 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1184 f
  mul__inst/U6967/ZN (INV_X8)                           0.0168     0.1352 r
  mul__inst/U6494/ZN (INV_X8)                           0.0102     0.1454 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0331     0.1785 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0129     0.1914 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0186     0.2100 f
  mul__inst/U6940/ZN (INV_X2)                           0.0134     0.2234 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0150     0.2384 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0159     0.2543 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0495     0.3038 r
  mul__inst/U4010/ZN (INV_X2)                           0.0116     0.3154 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0153     0.3307 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0207     0.3514 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0314     0.3829 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0151     0.3979 f
  mul__inst/U4964/ZN (INV_X2)                           0.0122     0.4102 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0203     0.4304 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0230     0.4535 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0151     0.4686 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0280     0.4965 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0223     0.5189 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0201     0.5390 r
  mul__inst/U4631/ZN (INV_X2)                           0.0109     0.5500 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0124     0.5624 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0190     0.5814 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0181     0.5995 r
  mul__inst/U5114/ZN (INV_X4)                           0.0095     0.6089 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0198     0.6288 r
  mul__inst/U6499/ZN (INV_X2)                           0.0111     0.6399 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0140     0.6539 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0155     0.6695 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0172     0.6867 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6867 r
  U274/ZN (INV_X4)                                      0.0084     0.6951 f
  U358/ZN (NOR2_X2)                                     0.0134     0.7085 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.7085 r
  data arrival time                                                0.7085

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.7085
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7418


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0932     0.0932 r
  U208/ZN (INV_X4)                                      0.0116     0.1048 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1048 f
  mul__inst/U23/Z (BUF_X4)                              0.0340     0.1388 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0178     0.1566 r
  mul__inst/U3712/S (FA_X1)                             0.1146     0.2712 f
  mul__inst/U3713/S (FA_X1)                             0.1108     0.3820 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0216     0.4036 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0179     0.4215 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0146     0.4361 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0243     0.4604 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0221     0.4825 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0261     0.5087 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0181     0.5268 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0170     0.5438 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0218     0.5656 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0173     0.5829 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0205     0.6035 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0258     0.6292 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0251     0.6543 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0197     0.6740 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0141     0.6881 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0161     0.7041 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0166     0.7207 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0170     0.7377 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0179     0.7556 f
  mul__inst/U3157/ZN (INV_X2)                           0.0122     0.7678 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0125     0.7803 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0202     0.8005 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8005 r
  U159/ZN (INV_X4)                                      0.0084     0.8089 f
  U365/ZN (NOR2_X2)                                     0.0134     0.8223 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.8223 r
  data arrival time                                                0.8223

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.8223
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3656


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:47 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_53T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9375 mW   (76%)
  Net Switching Power  = 910.9891 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8485 mW  (100%)

Cell Leakage Power     =  44.7498 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7477        9.6396e-03            2.0003            1.7594  (  45.19%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1898            0.9013           42.7488            2.1339  (  54.81%)
--------------------------------------------------------------------------------------------------
Total              2.9375 mW         0.9110 mW        44.7491 uW         3.8932 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:47 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_53T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_88T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1250     0.1250 r
  U315/ZN (INV_X8)                                      0.0280     0.1530 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1530 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0323     0.1853 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0622     0.2475 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0626     0.3101 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0613     0.3714 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0621     0.4335 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0232     0.4567 f
  mul__inst/U6805/ZN (INV_X2)                           0.0158     0.4726 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0289     0.5015 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0460     0.5476 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0658     0.6133 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0687     0.6820 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0357     0.7177 f
  mul__inst/U7201/ZN (INV_X2)                           0.0184     0.7362 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0181     0.7542 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0270     0.7812 r
  mul__inst/U6809/ZN (INV_X2)                           0.0130     0.7942 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0238     0.8180 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0153     0.8333 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0290     0.8623 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8623 r
  U276/ZN (INV_X4)                                      0.0098     0.8721 f
  U360/ZN (NOR2_X2)                                     0.0175     0.8896 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.8896 r
  data arrival time                                                0.8896

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0449    -0.0449
  data required time                                              -0.0449
  --------------------------------------------------------------------------
  data required time                                              -0.0449
  data arrival time                                               -0.8896
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9346


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1157     0.1157 r
  U208/ZN (INV_X4)                                      0.0135     0.1292 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1292 f
  mul__inst/U23/Z (BUF_X4)                              0.0424     0.1717 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0224     0.1940 r
  mul__inst/U3712/S (FA_X1)                             0.1443     0.3383 f
  mul__inst/U3713/S (FA_X1)                             0.1422     0.4806 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0258     0.5064 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0229     0.5292 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0175     0.5468 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0315     0.5783 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0275     0.6058 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0343     0.6401 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0224     0.6625 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0213     0.6838 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0268     0.7106 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0216     0.7322 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0251     0.7572 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0337     0.7910 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0313     0.8223 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0248     0.8471 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0172     0.8643 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0203     0.8846 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0200     0.9046 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0216     0.9262 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0218     0.9479 f
  mul__inst/U3157/ZN (INV_X2)                           0.0154     0.9633 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0155     0.9788 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0258     1.0046 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.0046 r
  U159/ZN (INV_X4)                                      0.0098     1.0144 f
  U365/ZN (NOR2_X2)                                     0.0175     1.0319 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0319 r
  data arrival time                                                1.0319

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0449     0.4451
  data required time                                               0.4451
  --------------------------------------------------------------------------
  data required time                                               0.4451
  data arrival time                                               -1.0319
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5869


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:59 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_88T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9831 mW   (77%)
  Net Switching Power  = 912.1224 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8952 mW  (100%)

Cell Leakage Power     =  63.1805 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7684        9.6580e-03            2.7670            1.7809  (  44.99%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2147            0.9025           60.4127            2.1775  (  55.01%)
--------------------------------------------------------------------------------------------------
Total              2.9831 mW         0.9121 mW        63.1797 uW         3.9584 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:07:59 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_88T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_44T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0948     0.0948 r
  U313/ZN (INV_X8)                                      0.0172     0.1120 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1120 f
  mul__inst/U6967/ZN (INV_X8)                           0.0158     0.1278 r
  mul__inst/U6494/ZN (INV_X8)                           0.0096     0.1374 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0311     0.1685 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0121     0.1805 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0176     0.1981 f
  mul__inst/U6940/ZN (INV_X2)                           0.0126     0.2108 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0142     0.2250 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0149     0.2399 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0464     0.2864 r
  mul__inst/U4010/ZN (INV_X2)                           0.0111     0.2974 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0142     0.3117 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0196     0.3313 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0293     0.3605 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0143     0.3748 f
  mul__inst/U4964/ZN (INV_X2)                           0.0114     0.3862 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0192     0.4054 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0216     0.4270 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0142     0.4413 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0260     0.4672 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0213     0.4885 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0188     0.5073 r
  mul__inst/U4631/ZN (INV_X2)                           0.0103     0.5176 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0116     0.5292 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0179     0.5472 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0171     0.5642 r
  mul__inst/U5114/ZN (INV_X4)                           0.0089     0.5731 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0185     0.5916 r
  mul__inst/U6499/ZN (INV_X2)                           0.0107     0.6023 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0131     0.6154 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0147     0.6301 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0161     0.6462 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6462 r
  U274/ZN (INV_X4)                                      0.0081     0.6543 f
  U358/ZN (NOR2_X2)                                     0.0125     0.6667 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6667 r
  data arrival time                                                0.6667

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.6667
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7000


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0879     0.0879 r
  U208/ZN (INV_X4)                                      0.0112     0.0991 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0991 f
  mul__inst/U23/Z (BUF_X4)                              0.0321     0.1312 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0167     0.1479 r
  mul__inst/U3712/S (FA_X1)                             0.1077     0.2556 f
  mul__inst/U3713/S (FA_X1)                             0.1033     0.3589 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0206     0.3795 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0168     0.3963 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0138     0.4102 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0226     0.4328 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0210     0.4537 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0243     0.4780 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0172     0.4952 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0160     0.5112 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0206     0.5318 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0162     0.5480 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0195     0.5675 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0240     0.5915 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0237     0.6152 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0185     0.6338 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0132     0.6470 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0150     0.6620 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0156     0.6777 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0159     0.6936 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0169     0.7105 f
  mul__inst/U3157/ZN (INV_X2)                           0.0114     0.7219 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0118     0.7338 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0189     0.7526 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7526 r
  U159/ZN (INV_X4)                                      0.0081     0.7607 f
  U365/ZN (NOR2_X2)                                     0.0125     0.7732 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7732 r
  data arrival time                                                0.7732

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.7732
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3165


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:12 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_44T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9209 mW   (76%)
  Net Switching Power  = 910.6255 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8315 mW  (100%)

Cell Leakage Power     =  41.3170 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7312        9.6346e-03            1.8568            1.7427  (  45.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1897            0.9010           39.4596            2.1301  (  55.00%)
--------------------------------------------------------------------------------------------------
Total              2.9209 mW         0.9106 mW        41.3164 uW         3.8728 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:12 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_44T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_39T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0918     0.0918 r
  U313/ZN (INV_X8)                                      0.0168     0.1085 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1085 f
  mul__inst/U6967/ZN (INV_X8)                           0.0152     0.1238 r
  mul__inst/U6494/ZN (INV_X8)                           0.0094     0.1331 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0300     0.1631 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0116     0.1747 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0170     0.1917 f
  mul__inst/U6940/ZN (INV_X2)                           0.0122     0.2040 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0138     0.2178 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0144     0.2322 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0448     0.2770 r
  mul__inst/U4010/ZN (INV_X2)                           0.0108     0.2878 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0137     0.3015 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0190     0.3205 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0281     0.3486 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0139     0.3625 f
  mul__inst/U4964/ZN (INV_X2)                           0.0110     0.3734 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0186     0.3921 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0208     0.4129 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0138     0.4267 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0249     0.4515 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0207     0.4723 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0180     0.4903 r
  mul__inst/U4631/ZN (INV_X2)                           0.0100     0.5002 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0112     0.5115 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0173     0.5288 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0165     0.5453 r
  mul__inst/U5114/ZN (INV_X4)                           0.0086     0.5539 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0178     0.5717 r
  mul__inst/U6499/ZN (INV_X2)                           0.0104     0.5821 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0125     0.5946 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0142     0.6088 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0155     0.6243 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6243 r
  U274/ZN (INV_X4)                                      0.0079     0.6322 f
  U358/ZN (NOR2_X2)                                     0.0119     0.6442 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6442 r
  data arrival time                                                0.6442

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0332    -0.0332
  data required time                                              -0.0332
  --------------------------------------------------------------------------
  data required time                                              -0.0332
  data arrival time                                               -0.6442
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6774


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:24 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0851     0.0851 r
  U208/ZN (INV_X4)                                      0.0109     0.0960 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0960 f
  mul__inst/U23/Z (BUF_X4)                              0.0310     0.1270 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0161     0.1431 r
  mul__inst/U3712/S (FA_X1)                             0.1040     0.2471 f
  mul__inst/U3713/S (FA_X1)                             0.0994     0.3464 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0201     0.3665 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0162     0.3828 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0134     0.3962 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0217     0.4179 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0203     0.4382 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0233     0.4615 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0167     0.4782 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0154     0.4936 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0200     0.5135 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0156     0.5292 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0189     0.5480 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0231     0.5711 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0230     0.5941 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0179     0.6120 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0128     0.6248 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0145     0.6394 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0151     0.6545 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0154     0.6698 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0164     0.6863 f
  mul__inst/U3157/ZN (INV_X2)                           0.0110     0.6973 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0115     0.7088 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0182     0.7269 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7269 r
  U159/ZN (INV_X4)                                      0.0079     0.7348 f
  U365/ZN (NOR2_X2)                                     0.0119     0.7468 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7468 r
  data arrival time                                                0.7468

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0332     0.4568
  data required time                                               0.4568
  --------------------------------------------------------------------------
  data required time                                               0.4568
  data arrival time                                               -0.7468
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2900


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:24 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_39T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9719 mW   (77%)
  Net Switching Power  = 910.3839 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8823 mW  (100%)

Cell Leakage Power     =  39.6003 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7814        9.6312e-03            1.7847            1.7928  (  45.71%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1905            0.9008           37.8150            2.1291  (  54.29%)
--------------------------------------------------------------------------------------------------
Total              2.9719 mW         0.9104 mW        39.5997 uW         3.9219 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:24 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_39T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_43T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: a_reg_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  a_reg_reg[10]/CK (DFFR_X2)                            0.0000     0.0000 r
  a_reg_reg[10]/QN (DFFR_X2)                            0.0942     0.0942 r
  U313/ZN (INV_X8)                                      0.0171     0.1113 f
  mul__inst/a[10] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1113 f
  mul__inst/U6967/ZN (INV_X8)                           0.0157     0.1270 r
  mul__inst/U6494/ZN (INV_X8)                           0.0096     0.1366 f
  mul__inst/U6999/ZN (AND2_X4)                          0.0309     0.1674 f
  mul__inst/U6941/ZN (NAND2_X2)                         0.0120     0.1794 r
  mul__inst/U6715/ZN (NAND3_X2)                         0.0175     0.1969 f
  mul__inst/U6940/ZN (INV_X2)                           0.0125     0.2094 r
  mul__inst/U6552/ZN (NAND2_X2)                         0.0142     0.2236 f
  mul__inst/U6551/ZN (NAND2_X2)                         0.0148     0.2384 r
  mul__inst/U6651/ZN (XNOR2_X2)                         0.0461     0.2845 r
  mul__inst/U4010/ZN (INV_X2)                           0.0110     0.2955 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0141     0.3096 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0195     0.3291 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0290     0.3581 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0142     0.3723 f
  mul__inst/U4964/ZN (INV_X2)                           0.0113     0.3837 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0191     0.4027 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0215     0.4242 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0141     0.4383 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0257     0.4640 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0212     0.4852 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0186     0.5038 r
  mul__inst/U4631/ZN (INV_X2)                           0.0103     0.5141 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0115     0.5256 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0178     0.5434 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0170     0.5604 r
  mul__inst/U5114/ZN (INV_X4)                           0.0089     0.5692 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0184     0.5876 r
  mul__inst/U6499/ZN (INV_X2)                           0.0107     0.5982 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0129     0.6112 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0146     0.6258 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0160     0.6417 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6417 r
  U274/ZN (INV_X4)                                      0.0080     0.6498 f
  U358/ZN (NOR2_X2)                                     0.0124     0.6621 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.6621 r
  data arrival time                                                0.6621

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0333    -0.0333
  data required time                                              -0.0333
  --------------------------------------------------------------------------
  data required time                                              -0.0333
  data arrival time                                               -0.6621
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6954


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0874     0.0874 r
  U208/ZN (INV_X4)                                      0.0111     0.0985 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0985 f
  mul__inst/U23/Z (BUF_X4)                              0.0319     0.1304 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0166     0.1469 r
  mul__inst/U3712/S (FA_X1)                             0.1069     0.2539 f
  mul__inst/U3713/S (FA_X1)                             0.1025     0.3564 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0205     0.3769 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0167     0.3936 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0137     0.4073 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0224     0.4297 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0208     0.4505 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0241     0.4746 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0171     0.4917 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0158     0.5076 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0205     0.5280 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0161     0.5441 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0194     0.5635 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0238     0.5873 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0236     0.6109 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0184     0.6293 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0132     0.6425 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0149     0.6574 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0155     0.6729 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0158     0.6887 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0168     0.7055 f
  mul__inst/U3157/ZN (INV_X2)                           0.0114     0.7169 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0118     0.7287 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0187     0.7474 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.7474 r
  U159/ZN (INV_X4)                                      0.0080     0.7554 f
  U365/ZN (NOR2_X2)                                     0.0123     0.7678 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.7678 r
  data arrival time                                                0.7678

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0333     0.4567
  data required time                                               0.4567
  --------------------------------------------------------------------------
  data required time                                               0.4567
  data arrival time                                               -0.7678
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.3111


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:37 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_43T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9304 mW   (76%)
  Net Switching Power  = 910.6039 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8410 mW  (100%)

Cell Leakage Power     =  40.9587 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7408        9.6345e-03            1.8415            1.7523  (  45.14%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1896            0.9010           39.1166            2.1297  (  54.86%)
--------------------------------------------------------------------------------------------------
Total              2.9304 mW         0.9106 mW        40.9581 uW         3.8820 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:37 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_43T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_112T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1435     0.1435 r
  U315/ZN (INV_X8)                                      0.0317     0.1752 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1752 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0378     0.2130 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0719     0.2848 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0728     0.3576 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0713     0.4289 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0722     0.5011 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0268     0.5280 f
  mul__inst/U6805/ZN (INV_X2)                           0.0184     0.5463 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0325     0.5788 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0540     0.6328 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0767     0.7096 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0794     0.7890 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0416     0.8306 f
  mul__inst/U7201/ZN (INV_X2)                           0.0215     0.8521 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0203     0.8724 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0318     0.9042 r
  mul__inst/U6809/ZN (INV_X2)                           0.0145     0.9187 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0280     0.9467 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0171     0.9638 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0338     0.9976 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9976 r
  U276/ZN (INV_X4)                                      0.0109     1.0085 f
  U360/ZN (NOR2_X2)                                     0.0206     1.0291 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     1.0291 r
  data arrival time                                                1.0291

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0510    -0.0510
  data required time                                              -0.0510
  --------------------------------------------------------------------------
  data required time                                              -0.0510
  data arrival time                                               -1.0291
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -1.0801


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1326     0.1326 r
  U208/ZN (INV_X4)                                      0.0150     0.1476 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1476 f
  mul__inst/U23/Z (BUF_X4)                              0.0488     0.1964 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0259     0.2224 r
  mul__inst/U3712/S (FA_X1)                             0.1666     0.3890 f
  mul__inst/U3713/S (FA_X1)                             0.1658     0.5547 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0291     0.5838 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0267     0.6105 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0196     0.6301 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0369     0.6670 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0318     0.6988 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0405     0.7393 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0260     0.7653 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0248     0.7901 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0303     0.8204 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0250     0.8454 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0287     0.8742 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0398     0.9140 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0361     0.9502 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0290     0.9791 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0193     0.9985 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0237     1.0221 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0227     1.0449 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0251     1.0699 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0248     1.0948 f
  mul__inst/U3157/ZN (INV_X2)                           0.0178     1.1126 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0177     1.1303 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0301     1.1604 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     1.1604 r
  U159/ZN (INV_X4)                                      0.0109     1.1713 f
  U365/ZN (NOR2_X2)                                     0.0206     1.1918 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.1918 r
  data arrival time                                                1.1918

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0510     0.4390
  data required time                                               0.4390
  --------------------------------------------------------------------------
  data required time                                               0.4390
  data arrival time                                               -1.1918
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.7529


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:49 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_112T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9915 mW   (77%)
  Net Switching Power  = 913.0452 uW   (23%)
                         ---------
Total Dynamic Power    =   3.9045 mW  (100%)

Cell Leakage Power     =  81.5939 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7767        9.6679e-03            3.5293            1.7899  (  44.90%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2147            0.9034           78.0637            2.1962  (  55.10%)
--------------------------------------------------------------------------------------------------
Total              2.9915 mW         0.9130 mW        81.5930 uW         3.9861 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:08:49 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_112T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_78T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[16]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[16]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[16]/QN (DFFR_X2)                            0.1176     0.1176 r
  U339/ZN (INV_X8)                                      0.0249     0.1425 f
  mul__inst/b[16] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1425 f
  mul__inst/U119/ZN (NAND2_X1)                          0.0455     0.1880 r
  mul__inst/U4223/ZN (NOR2_X2)                          0.0237     0.2117 f
  mul__inst/U4222/ZN (NOR3_X2)                          0.0432     0.2548 r
  mul__inst/U4220/ZN (NOR2_X2)                          0.0159     0.2707 f
  mul__inst/U4966/ZN (INV_X2)                           0.0181     0.2888 r
  mul__inst/U5506/ZN (NAND2_X4)                         0.0219     0.3107 f
  mul__inst/U3351/Z (XOR2_X2)                           0.0608     0.3715 f
  mul__inst/U3904/ZN (NAND2_X2)                         0.0180     0.3895 r
  mul__inst/U1215/ZN (NAND2_X2)                         0.0240     0.4135 f
  mul__inst/U3717/ZN (OAI21_X2)                         0.0380     0.4515 r
  mul__inst/U4510/ZN (NAND2_X2)                         0.0175     0.4690 f
  mul__inst/U4964/ZN (INV_X2)                           0.0148     0.4838 r
  mul__inst/U3902/ZN (OAI21_X2)                         0.0233     0.5072 f
  mul__inst/U3899/ZN (NAND2_X2)                         0.0275     0.5346 r
  mul__inst/U4563/ZN (NAND2_X2)                         0.0173     0.5519 f
  mul__inst/U4288/ZN (AOI21_X2)                         0.0341     0.5860 r
  mul__inst/U6603/ZN (NOR2_X4)                          0.0257     0.6117 f
  mul__inst/U15/ZN (NOR2_X2)                            0.0242     0.6358 r
  mul__inst/U4631/ZN (INV_X2)                           0.0123     0.6481 f
  mul__inst/U4934/ZN (NAND2_X2)                         0.0149     0.6630 r
  mul__inst/U4575/ZN (NAND3_X2)                         0.0222     0.6851 f
  mul__inst/U1201/ZN (NAND2_X2)                         0.0214     0.7065 r
  mul__inst/U5114/ZN (INV_X4)                           0.0111     0.7176 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0238     0.7415 r
  mul__inst/U6499/ZN (INV_X2)                           0.0125     0.7539 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0170     0.7709 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0181     0.7890 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0204     0.8094 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8094 r
  U274/ZN (INV_X4)                                      0.0094     0.8188 f
  U358/ZN (NOR2_X2)                                     0.0163     0.8351 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.8351 r
  data arrival time                                                0.8351

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0393    -0.0393
  data required time                                              -0.0393
  --------------------------------------------------------------------------
  data required time                                              -0.0393
  data arrival time                                               -0.8351
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.8744


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1089     0.1089 r
  U208/ZN (INV_X4)                                      0.0129     0.1218 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1218 f
  mul__inst/U23/Z (BUF_X4)                              0.0399     0.1618 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0210     0.1828 r
  mul__inst/U3712/S (FA_X1)                             0.1354     0.3182 f
  mul__inst/U3713/S (FA_X1)                             0.1328     0.4510 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0245     0.4755 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0214     0.4969 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0168     0.5137 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0293     0.5430 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0259     0.5688 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0318     0.6006 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0211     0.6217 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0200     0.6417 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0254     0.6671 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0204     0.6875 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0236     0.7111 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0313     0.7424 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0294     0.7717 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0233     0.7950 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0163     0.8113 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0191     0.8304 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0190     0.8494 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0203     0.8697 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0206     0.8903 f
  mul__inst/U3157/ZN (INV_X2)                           0.0145     0.9048 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0145     0.9193 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0241     0.9434 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9434 r
  U159/ZN (INV_X4)                                      0.0094     0.9528 f
  U365/ZN (NOR2_X2)                                     0.0163     0.9691 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.9691 r
  data arrival time                                                0.9691

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0393     0.4507
  data required time                                               0.4507
  --------------------------------------------------------------------------
  data required time                                               0.4507
  data arrival time                                               -0.9691
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5184


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:02 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_78T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9714 mW   (77%)
  Net Switching Power  = 911.6448 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8831 mW  (100%)

Cell Leakage Power     =  56.9980 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7615        9.6488e-03            2.5105            1.7737  (  45.02%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2100            0.9020           54.4868            2.1664  (  54.98%)
--------------------------------------------------------------------------------------------------
Total              2.9714 mW         0.9116 mW        56.9973 uW         3.9401 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:02 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_78T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_25T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[26]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[9]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[9]/QN (DFFR_X2)                             0.0777     0.0777 r
  U305/ZN (INV_X4)                                      0.0137     0.0914 f
  mul__inst/b[9] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0914 f
  mul__inst/U5155/ZN (INV_X4)                           0.0144     0.1058 r
  mul__inst/U926/ZN (INV_X8)                            0.0136     0.1193 f
  mul__inst/U4636/ZN (NAND2_X2)                         0.0180     0.1374 r
  mul__inst/U4188/ZN (NOR2_X1)                          0.0203     0.1577 f
  mul__inst/U3784/ZN (INV_X2)                           0.0122     0.1699 r
  mul__inst/U7026/ZN (AOI21_X2)                         0.0138     0.1837 f
  mul__inst/U4910/ZN (AOI21_X2)                         0.0206     0.2043 r
  mul__inst/U4553/ZN (NAND2_X2)                         0.0196     0.2240 f
  mul__inst/U3182/ZN (OR2_X2)                           0.0277     0.2517 f
  mul__inst/U812/ZN (NAND3_X2)                          0.0178     0.2695 r
  mul__inst/U810/ZN (INV_X2)                            0.0105     0.2800 f
  mul__inst/U6745/ZN (NAND3_X2)                         0.0117     0.2917 r
  mul__inst/U825/ZN (NAND2_X2)                          0.0205     0.3122 f
  mul__inst/U824/ZN (INV_X4)                            0.0111     0.3233 r
  mul__inst/U489/ZN (NAND2_X2)                          0.0141     0.3374 f
  mul__inst/U4233/ZN (NAND2_X2)                         0.0117     0.3492 r
  mul__inst/U4232/ZN (NAND2_X2)                         0.0110     0.3601 f
  mul__inst/U4862/ZN (NAND2_X2)                         0.0129     0.3731 r
  mul__inst/U4063/ZN (NAND2_X2)                         0.0187     0.3918 f
  mul__inst/U487/ZN (INV_X2)                            0.0114     0.4032 r
  mul__inst/U5523/ZN (OAI21_X2)                         0.0172     0.4204 f
  mul__inst/U6413/ZN (NAND2_X2)                         0.0191     0.4395 r
  mul__inst/U363/ZN (NOR2_X4)                           0.0133     0.4528 f
  mul__inst/U415/ZN (INV_X4)                            0.0111     0.4639 r
  mul__inst/U1970/ZN (NAND2_X2)                         0.0121     0.4759 f
  mul__inst/U4781/ZN (NAND2_X2)                         0.0124     0.4884 r
  mul__inst/U1567/ZN (NAND2_X2)                         0.0140     0.5023 f
  mul__inst/U988/ZN (NAND2_X2)                          0.0164     0.5188 r
  mul__inst/U6499/ZN (INV_X2)                           0.0093     0.5281 f
  mul__inst/U3349/ZN (NOR2_X2)                          0.0110     0.5392 r
  mul__inst/U3347/ZN (NAND2_X2)                         0.0130     0.5522 f
  mul__inst/U5687/ZN (NAND3_X2)                         0.0140     0.5662 r
  mul__inst/d[37] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.5662 r
  U274/ZN (INV_X4)                                      0.0072     0.5734 f
  U358/ZN (NOR2_X2)                                     0.0105     0.5839 r
  c_reg_reg[26]/D (DFFR_X1)                             0.0000     0.5839 r
  data arrival time                                                0.5839

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0275    -0.0275
  data required time                                              -0.0275
  --------------------------------------------------------------------------
  data required time                                              -0.0275
  data arrival time                                               -0.5839
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.6114


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.0777     0.0777 r
  U208/ZN (INV_X4)                                      0.0099     0.0876 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.0876 f
  mul__inst/U23/Z (BUF_X4)                              0.0282     0.1158 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0145     0.1303 r
  mul__inst/U3712/S (FA_X1)                             0.0940     0.2243 f
  mul__inst/U3713/S (FA_X1)                             0.0887     0.3130 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0187     0.3317 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0146     0.3463 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0124     0.3587 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0193     0.3780 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0187     0.3967 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0207     0.4174 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0153     0.4326 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0137     0.4464 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0183     0.4646 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0141     0.4787 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0173     0.4960 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0206     0.5166 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0211     0.5377 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0163     0.5540 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0116     0.5656 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0130     0.5787 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0138     0.5924 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0138     0.6063 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0150     0.6213 f
  mul__inst/U3157/ZN (INV_X2)                           0.0099     0.6312 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0105     0.6417 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0163     0.6580 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.6580 r
  U159/ZN (INV_X4)                                      0.0072     0.6652 f
  U365/ZN (NOR2_X2)                                     0.0105     0.6757 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     0.6757 r
  data arrival time                                                0.6757

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0275     0.4625
  data required time                                               0.4625
  --------------------------------------------------------------------------
  data required time                                               0.4625
  data arrival time                                               -0.6757
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2131


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:15 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_25T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.8930 mW   (76%)
  Net Switching Power  = 909.9449 uW   (24%)
                         ---------
Total Dynamic Power    =   3.8030 mW  (100%)

Cell Leakage Power     =  35.4653 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7275        9.6236e-03            1.6091            1.7388  (  45.30%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.1655            0.9003           33.8557            2.0997  (  54.70%)
--------------------------------------------------------------------------------------------------
Total              2.8930 mW         0.9099 mW        35.4648 uW         3.8385 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:15 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_25T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
**************** 
*** F: after resynthesis
**************** 
/home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_87T.db
/home/polaris/behzad/behzad_local/verilog_files/apx_operators/int_ops_apx/build/syn/reports/data_collected/DFDL__2/2017_04_17__03_44_12/mul_24__clk_0.49__acc_max_del_0__Pn_16__atmpt_-1__id_DFDL__2__evol_log.txt
*** F:DN transitional cells report
***PRECISION:16
Warning: Can't find object 'to_be_ignored' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object 'U1' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Can't find object '' in design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24'. (UID-95)
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[15]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[27]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[15]/CK (DFFR_X2)                            0.0000     0.0000 r
  b_reg_reg[15]/QN (DFFR_X2)                            0.1243     0.1243 r
  U315/ZN (INV_X8)                                      0.0279     0.1522 f
  mul__inst/b[15] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1522 f
  mul__inst/U6682/ZN (NAND2_X2)                         0.0321     0.1842 r
  mul__inst/U6547/ZN (XNOR2_X2)                         0.0619     0.2461 r
  mul__inst/U7090/ZN (XNOR2_X2)                         0.0622     0.3083 r
  mul__inst/U3336/ZN (XNOR2_X2)                         0.0609     0.3691 r
  mul__inst/U5319/ZN (XNOR2_X2)                         0.0617     0.4309 r
  mul__inst/U6807/ZN (NAND2_X2)                         0.0231     0.4539 f
  mul__inst/U6805/ZN (INV_X2)                           0.0158     0.4697 r
  mul__inst/U6546/ZN (AOI21_X2)                         0.0288     0.4985 f
  mul__inst/U7168/ZN (OAI21_X2)                         0.0457     0.5442 r
  mul__inst/U6905/Z (XOR2_X2)                           0.0653     0.6095 r
  mul__inst/U7180/ZN (XNOR2_X2)                         0.0683     0.6777 r
  mul__inst/U7182/ZN (NAND2_X2)                         0.0355     0.7132 f
  mul__inst/U7201/ZN (INV_X2)                           0.0183     0.7315 r
  mul__inst/U7202/ZN (NOR2_X2)                          0.0179     0.7495 f
  mul__inst/U7204/ZN (NOR2_X2)                          0.0268     0.7763 r
  mul__inst/U6809/ZN (INV_X2)                           0.0129     0.7892 f
  mul__inst/U6532/ZN (NOR2_X2)                          0.0236     0.8128 r
  mul__inst/U6589/ZN (NOR2_X2)                          0.0152     0.8281 f
  mul__inst/U713/ZN (NAND3_X2)                          0.0288     0.8569 r
  mul__inst/d[38] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.8569 r
  U276/ZN (INV_X4)                                      0.0097     0.8666 f
  U360/ZN (NOR2_X2)                                     0.0174     0.8840 r
  c_reg_reg[27]/D (DFFR_X1)                             0.0000     0.8840 r
  data arrival time                                                0.8840

  max_delay                                             0.0000     0.0000
  library setup time                                   -0.0444    -0.0444
  data required time                                              -0.0444
  --------------------------------------------------------------------------
  data required time                                              -0.0444
  data arrival time                                               -0.8840
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.9284


1
*** F:DN all paths report
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: b_reg_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: c_reg_reg[24]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  b_reg_reg[3]/CK (DFFR_X2)                             0.0000     0.0000 r
  b_reg_reg[3]/QN (DFFR_X2)                             0.1150     0.1150 r
  U208/ZN (INV_X4)                                      0.0134     0.1284 f
  mul__inst/b[3] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.1284 f
  mul__inst/U23/Z (BUF_X4)                              0.0422     0.1706 f
  mul__inst/U2353/ZN (NAND2_X4)                         0.0223     0.1929 r
  mul__inst/U3712/S (FA_X1)                             0.1433     0.3362 f
  mul__inst/U3713/S (FA_X1)                             0.1413     0.4775 r
  mul__inst/U1944/ZN (NOR2_X1)                          0.0257     0.5032 f
  mul__inst/U1641/ZN (NOR2_X2)                          0.0227     0.5259 r
  mul__inst/U822/ZN (NOR2_X2)                           0.0175     0.5434 f
  mul__inst/U1636/ZN (OAI21_X2)                         0.0313     0.5746 r
  mul__inst/U1631/ZN (AOI21_X2)                         0.0274     0.6020 f
  mul__inst/U3280/ZN (OAI21_X2)                         0.0340     0.6360 r
  mul__inst/U1578/ZN (NAND3_X2)                         0.0223     0.6583 f
  mul__inst/U996/ZN (NAND2_X2)                          0.0212     0.6795 r
  mul__inst/U995/ZN (NAND3_X2)                          0.0266     0.7061 f
  mul__inst/U3483/ZN (NAND3_X2)                         0.0215     0.7276 r
  mul__inst/U932/ZN (AOI21_X2)                          0.0249     0.7525 f
  mul__inst/U931/ZN (OAI21_X2)                          0.0335     0.7860 r
  mul__inst/U927/ZN (AOI21_X2)                          0.0311     0.8171 f
  mul__inst/U4948/ZN (NAND2_X2)                         0.0246     0.8417 r
  mul__inst/U1549/ZN (NAND2_X2)                         0.0171     0.8588 f
  mul__inst/U2183/ZN (NAND2_X2)                         0.0202     0.8790 r
  mul__inst/U3617/ZN (NAND2_X4)                         0.0199     0.8990 f
  mul__inst/U2308/ZN (NAND2_X2)                         0.0214     0.9204 r
  mul__inst/U907/ZN (NAND2_X2)                          0.0216     0.9420 f
  mul__inst/U3157/ZN (INV_X2)                           0.0153     0.9573 r
  mul__inst/U6223/ZN (NAND2_X2)                         0.0154     0.9727 f
  mul__inst/U6218/ZN (NAND3_X2)                         0.0256     0.9983 r
  mul__inst/d[35] (conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24)
                                                        0.0000     0.9983 r
  U159/ZN (INV_X4)                                      0.0097     1.0080 f
  U365/ZN (NOR2_X2)                                     0.0174     1.0254 r
  c_reg_reg[24]/D (DFFR_X1)                             0.0000     1.0254 r
  data arrival time                                                1.0254

  max_delay                                             0.4900     0.4900
  library setup time                                   -0.0444     0.4456
  data required time                                               0.4456
  --------------------------------------------------------------------------
  data required time                                               0.4456
  data arrival time                                               -1.0254
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.5798


1
*** F:DN power report
 
****************************************
Report : power
        -analysis_effort low
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:27 2017
****************************************


Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_87T.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


  Cell Internal Power  =   2.9818 mW   (77%)
  Net Switching Power  = 911.8942 uW   (23%)
                         ---------
Total Dynamic Power    =   3.8937 mW  (100%)

Cell Leakage Power     =  62.5277 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           1.7684        9.6552e-03            2.7399            1.7808  (  45.01%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      1.2134            0.9022           59.7869            2.1755  (  54.99%)
--------------------------------------------------------------------------------------------------
Total              2.9818 mW         0.9119 mW        62.5268 uW         3.9562 mW
1
Warning: Design 'conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
Version: L-2016.03-SP5-3
Date   : Sun Apr 16 23:09:27 2017
****************************************

Library(s) Used:

    typical (File: /home/polaris/behzad/behzad_local/verilog_files/libraries/germany_NanGate/db/various_temps__db__all_values/1.2V_87T.db)

Number of ports:                          198
Number of nets:                          7716
Number of cells:                         7522
Number of combinational cells:           7438
Number of sequential cells:                83
Number of macros/black boxes:               0
Number of buf/inv:                       2414
Number of references:                      31

Combinational area:               6401.555938
Buf/Inv area:                     1393.574001
Noncombinational area:             441.293997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  6842.849935
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24 6842.8499   100.0  204.2880  441.2940 0.0000 conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
mul__inst                         6197.2679     90.6  6197.2679     0.0000  0.0000  conf_int_mul__noFF__arch_agnos_OP_BITWIDTH16_DATA_PATH_BITWIDTH24
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------------------------------------
Total                                                 6401.5559   441.2940  0.0000

1
