Loading plugins phase: Elapsed time ==> 0s.470ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\StepperMotor.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "vdac_ref" on ADC_SAR_SEQ_v2_0 is unconnected.
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Signal: vdac_ref)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_798)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_SAR_SEQ_v2_0\PSoC5\ADC_SAR_SEQ_v2_0.cysch (Shape_885)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.417ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.145ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  StepperMotor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\StepperMotor.cyprj -dcpsoc3 StepperMotor.v -verilog
======================================================================

======================================================================
Compiling:  StepperMotor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\StepperMotor.cyprj -dcpsoc3 StepperMotor.v -verilog
======================================================================

======================================================================
Compiling:  StepperMotor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\StepperMotor.cyprj -dcpsoc3 -verilog StepperMotor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Dec 04 17:16:31 2016


======================================================================
Compiling:  StepperMotor.v
Program  :   vpp
Options  :    -yv2 -q10 StepperMotor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Dec 04 17:16:31 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'StepperMotor.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
StepperMotor.v (line 931, col 82):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  StepperMotor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\StepperMotor.cyprj -dcpsoc3 -verilog StepperMotor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Dec 04 17:16:32 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\codegentemp\StepperMotor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\codegentemp\StepperMotor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  StepperMotor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\StepperMotor.cyprj -dcpsoc3 -verilog StepperMotor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Dec 04 17:16:33 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\codegentemp\StepperMotor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\codegentemp\StepperMotor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\ADC_AMUX_v2_0\ADC_AMUX_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bADC_SAR_SEQ_v2_0\bADC_SAR_SEQ_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_10432
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_10428
	\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_6:lt\
	\UART_1:BUART:sRX:MODULE_6:eq\
	\UART_1:BUART:sRX:MODULE_6:gt\
	\UART_1:BUART:sRX:MODULE_6:gte\
	\UART_1:BUART:sRX:MODULE_6:lte\
	\PWM_X:PWMUDB:km_run\
	\PWM_X:PWMUDB:ctrl_cmpmode2_2\
	\PWM_X:PWMUDB:ctrl_cmpmode2_1\
	\PWM_X:PWMUDB:ctrl_cmpmode2_0\
	\PWM_X:PWMUDB:ctrl_cmpmode1_2\
	\PWM_X:PWMUDB:ctrl_cmpmode1_1\
	\PWM_X:PWMUDB:ctrl_cmpmode1_0\
	\PWM_X:PWMUDB:capt_rising\
	\PWM_X:PWMUDB:capt_falling\
	\PWM_X:PWMUDB:trig_rise\
	\PWM_X:PWMUDB:trig_fall\
	\PWM_X:PWMUDB:sc_kill\
	\PWM_X:PWMUDB:min_kill\
	\PWM_X:PWMUDB:km_tc\
	\PWM_X:PWMUDB:db_tc\
	\PWM_X:PWMUDB:dith_sel\
	\PWM_X:PWMUDB:compare2\
	\PWM_X:Net_101\
	Net_10381
	Net_10382
	\PWM_X:PWMUDB:MODULE_7:b_31\
	\PWM_X:PWMUDB:MODULE_7:b_30\
	\PWM_X:PWMUDB:MODULE_7:b_29\
	\PWM_X:PWMUDB:MODULE_7:b_28\
	\PWM_X:PWMUDB:MODULE_7:b_27\
	\PWM_X:PWMUDB:MODULE_7:b_26\
	\PWM_X:PWMUDB:MODULE_7:b_25\
	\PWM_X:PWMUDB:MODULE_7:b_24\
	\PWM_X:PWMUDB:MODULE_7:b_23\
	\PWM_X:PWMUDB:MODULE_7:b_22\
	\PWM_X:PWMUDB:MODULE_7:b_21\
	\PWM_X:PWMUDB:MODULE_7:b_20\
	\PWM_X:PWMUDB:MODULE_7:b_19\
	\PWM_X:PWMUDB:MODULE_7:b_18\
	\PWM_X:PWMUDB:MODULE_7:b_17\
	\PWM_X:PWMUDB:MODULE_7:b_16\
	\PWM_X:PWMUDB:MODULE_7:b_15\
	\PWM_X:PWMUDB:MODULE_7:b_14\
	\PWM_X:PWMUDB:MODULE_7:b_13\
	\PWM_X:PWMUDB:MODULE_7:b_12\
	\PWM_X:PWMUDB:MODULE_7:b_11\
	\PWM_X:PWMUDB:MODULE_7:b_10\
	\PWM_X:PWMUDB:MODULE_7:b_9\
	\PWM_X:PWMUDB:MODULE_7:b_8\
	\PWM_X:PWMUDB:MODULE_7:b_7\
	\PWM_X:PWMUDB:MODULE_7:b_6\
	\PWM_X:PWMUDB:MODULE_7:b_5\
	\PWM_X:PWMUDB:MODULE_7:b_4\
	\PWM_X:PWMUDB:MODULE_7:b_3\
	\PWM_X:PWMUDB:MODULE_7:b_2\
	\PWM_X:PWMUDB:MODULE_7:b_1\
	\PWM_X:PWMUDB:MODULE_7:b_0\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10383
	Net_10380
	\PWM_X:Net_113\
	\PWM_X:Net_107\
	\PWM_X:Net_114\
	\ADC_SAR_Seq:SAR:Net_221\
	\ADC_SAR_Seq:SAR:Net_381\
	\ADC_SAR_Seq:bSAR_SEQ:sw_soc\
	\ADC_SAR_Seq:soc_out\
	\ADC_SAR_Seq:Net_3905\
	\ADC_SAR_Seq:Net_3867\
	\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_2\
	\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_2\
	\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_1\
	\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_1\
	\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:albi_0\
	\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:agbi_0\
	\ADC_SAR_Seq:MODULE_1:g1:a0:xneq\
	\ADC_SAR_Seq:MODULE_1:g1:a0:xlt\
	\ADC_SAR_Seq:MODULE_1:g1:a0:xlte\
	\ADC_SAR_Seq:MODULE_1:g1:a0:xgt\
	\ADC_SAR_Seq:MODULE_1:g1:a0:xgte\
	\ADC_SAR_Seq:MODULE_1:lt\
	\ADC_SAR_Seq:MODULE_1:gt\
	\ADC_SAR_Seq:MODULE_1:gte\
	\ADC_SAR_Seq:MODULE_1:lte\
	\ADC_SAR_Seq:MODULE_1:neq\
	\PWM_Z:PWMUDB:km_run\
	\PWM_Z:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Z:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Z:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Z:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Z:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Z:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Z:PWMUDB:capt_rising\
	\PWM_Z:PWMUDB:capt_falling\
	\PWM_Z:PWMUDB:trig_rise\
	\PWM_Z:PWMUDB:trig_fall\
	\PWM_Z:PWMUDB:sc_kill\
	\PWM_Z:PWMUDB:min_kill\
	\PWM_Z:PWMUDB:km_tc\
	\PWM_Z:PWMUDB:db_tc\
	\PWM_Z:PWMUDB:dith_sel\
	\PWM_Z:PWMUDB:compare2\
	\PWM_Z:Net_101\
	Net_10392
	Net_10393
	\PWM_Z:PWMUDB:MODULE_8:b_31\
	\PWM_Z:PWMUDB:MODULE_8:b_30\
	\PWM_Z:PWMUDB:MODULE_8:b_29\
	\PWM_Z:PWMUDB:MODULE_8:b_28\
	\PWM_Z:PWMUDB:MODULE_8:b_27\
	\PWM_Z:PWMUDB:MODULE_8:b_26\
	\PWM_Z:PWMUDB:MODULE_8:b_25\
	\PWM_Z:PWMUDB:MODULE_8:b_24\
	\PWM_Z:PWMUDB:MODULE_8:b_23\
	\PWM_Z:PWMUDB:MODULE_8:b_22\
	\PWM_Z:PWMUDB:MODULE_8:b_21\
	\PWM_Z:PWMUDB:MODULE_8:b_20\
	\PWM_Z:PWMUDB:MODULE_8:b_19\
	\PWM_Z:PWMUDB:MODULE_8:b_18\
	\PWM_Z:PWMUDB:MODULE_8:b_17\
	\PWM_Z:PWMUDB:MODULE_8:b_16\
	\PWM_Z:PWMUDB:MODULE_8:b_15\
	\PWM_Z:PWMUDB:MODULE_8:b_14\
	\PWM_Z:PWMUDB:MODULE_8:b_13\
	\PWM_Z:PWMUDB:MODULE_8:b_12\
	\PWM_Z:PWMUDB:MODULE_8:b_11\
	\PWM_Z:PWMUDB:MODULE_8:b_10\
	\PWM_Z:PWMUDB:MODULE_8:b_9\
	\PWM_Z:PWMUDB:MODULE_8:b_8\
	\PWM_Z:PWMUDB:MODULE_8:b_7\
	\PWM_Z:PWMUDB:MODULE_8:b_6\
	\PWM_Z:PWMUDB:MODULE_8:b_5\
	\PWM_Z:PWMUDB:MODULE_8:b_4\
	\PWM_Z:PWMUDB:MODULE_8:b_3\
	\PWM_Z:PWMUDB:MODULE_8:b_2\
	\PWM_Z:PWMUDB:MODULE_8:b_1\
	\PWM_Z:PWMUDB:MODULE_8:b_0\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10394
	Net_10391
	\PWM_Z:Net_113\
	\PWM_Z:Net_107\
	\PWM_Z:Net_114\
	\PWM_Y:PWMUDB:km_run\
	\PWM_Y:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Y:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Y:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Y:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Y:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Y:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Y:PWMUDB:capt_rising\
	\PWM_Y:PWMUDB:capt_falling\
	\PWM_Y:PWMUDB:trig_rise\
	\PWM_Y:PWMUDB:trig_fall\
	\PWM_Y:PWMUDB:sc_kill\
	\PWM_Y:PWMUDB:min_kill\
	\PWM_Y:PWMUDB:km_tc\
	\PWM_Y:PWMUDB:db_tc\
	\PWM_Y:PWMUDB:dith_sel\
	\PWM_Y:PWMUDB:compare2\
	\PWM_Y:Net_101\
	Net_10403
	Net_10404
	\PWM_Y:PWMUDB:MODULE_9:b_31\
	\PWM_Y:PWMUDB:MODULE_9:b_30\
	\PWM_Y:PWMUDB:MODULE_9:b_29\
	\PWM_Y:PWMUDB:MODULE_9:b_28\
	\PWM_Y:PWMUDB:MODULE_9:b_27\
	\PWM_Y:PWMUDB:MODULE_9:b_26\
	\PWM_Y:PWMUDB:MODULE_9:b_25\
	\PWM_Y:PWMUDB:MODULE_9:b_24\
	\PWM_Y:PWMUDB:MODULE_9:b_23\
	\PWM_Y:PWMUDB:MODULE_9:b_22\
	\PWM_Y:PWMUDB:MODULE_9:b_21\
	\PWM_Y:PWMUDB:MODULE_9:b_20\
	\PWM_Y:PWMUDB:MODULE_9:b_19\
	\PWM_Y:PWMUDB:MODULE_9:b_18\
	\PWM_Y:PWMUDB:MODULE_9:b_17\
	\PWM_Y:PWMUDB:MODULE_9:b_16\
	\PWM_Y:PWMUDB:MODULE_9:b_15\
	\PWM_Y:PWMUDB:MODULE_9:b_14\
	\PWM_Y:PWMUDB:MODULE_9:b_13\
	\PWM_Y:PWMUDB:MODULE_9:b_12\
	\PWM_Y:PWMUDB:MODULE_9:b_11\
	\PWM_Y:PWMUDB:MODULE_9:b_10\
	\PWM_Y:PWMUDB:MODULE_9:b_9\
	\PWM_Y:PWMUDB:MODULE_9:b_8\
	\PWM_Y:PWMUDB:MODULE_9:b_7\
	\PWM_Y:PWMUDB:MODULE_9:b_6\
	\PWM_Y:PWMUDB:MODULE_9:b_5\
	\PWM_Y:PWMUDB:MODULE_9:b_4\
	\PWM_Y:PWMUDB:MODULE_9:b_3\
	\PWM_Y:PWMUDB:MODULE_9:b_2\
	\PWM_Y:PWMUDB:MODULE_9:b_1\
	\PWM_Y:PWMUDB:MODULE_9:b_0\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10405
	Net_10402
	\PWM_Y:Net_113\
	\PWM_Y:Net_107\
	\PWM_Y:Net_114\
	\PWM_S:PWMUDB:km_run\
	\PWM_S:PWMUDB:ctrl_cmpmode2_2\
	\PWM_S:PWMUDB:ctrl_cmpmode2_1\
	\PWM_S:PWMUDB:ctrl_cmpmode2_0\
	\PWM_S:PWMUDB:ctrl_cmpmode1_2\
	\PWM_S:PWMUDB:ctrl_cmpmode1_1\
	\PWM_S:PWMUDB:ctrl_cmpmode1_0\
	\PWM_S:PWMUDB:capt_rising\
	\PWM_S:PWMUDB:capt_falling\
	\PWM_S:PWMUDB:trig_rise\
	\PWM_S:PWMUDB:trig_fall\
	\PWM_S:PWMUDB:sc_kill\
	\PWM_S:PWMUDB:min_kill\
	\PWM_S:PWMUDB:km_tc\
	\PWM_S:PWMUDB:db_tc\
	\PWM_S:PWMUDB:dith_sel\
	\PWM_S:PWMUDB:compare2\
	\PWM_S:Net_101\
	Net_10414
	Net_10415
	\PWM_S:PWMUDB:MODULE_10:b_31\
	\PWM_S:PWMUDB:MODULE_10:b_30\
	\PWM_S:PWMUDB:MODULE_10:b_29\
	\PWM_S:PWMUDB:MODULE_10:b_28\
	\PWM_S:PWMUDB:MODULE_10:b_27\
	\PWM_S:PWMUDB:MODULE_10:b_26\
	\PWM_S:PWMUDB:MODULE_10:b_25\
	\PWM_S:PWMUDB:MODULE_10:b_24\
	\PWM_S:PWMUDB:MODULE_10:b_23\
	\PWM_S:PWMUDB:MODULE_10:b_22\
	\PWM_S:PWMUDB:MODULE_10:b_21\
	\PWM_S:PWMUDB:MODULE_10:b_20\
	\PWM_S:PWMUDB:MODULE_10:b_19\
	\PWM_S:PWMUDB:MODULE_10:b_18\
	\PWM_S:PWMUDB:MODULE_10:b_17\
	\PWM_S:PWMUDB:MODULE_10:b_16\
	\PWM_S:PWMUDB:MODULE_10:b_15\
	\PWM_S:PWMUDB:MODULE_10:b_14\
	\PWM_S:PWMUDB:MODULE_10:b_13\
	\PWM_S:PWMUDB:MODULE_10:b_12\
	\PWM_S:PWMUDB:MODULE_10:b_11\
	\PWM_S:PWMUDB:MODULE_10:b_10\
	\PWM_S:PWMUDB:MODULE_10:b_9\
	\PWM_S:PWMUDB:MODULE_10:b_8\
	\PWM_S:PWMUDB:MODULE_10:b_7\
	\PWM_S:PWMUDB:MODULE_10:b_6\
	\PWM_S:PWMUDB:MODULE_10:b_5\
	\PWM_S:PWMUDB:MODULE_10:b_4\
	\PWM_S:PWMUDB:MODULE_10:b_3\
	\PWM_S:PWMUDB:MODULE_10:b_2\
	\PWM_S:PWMUDB:MODULE_10:b_1\
	\PWM_S:PWMUDB:MODULE_10:b_0\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10416
	Net_10413
	\PWM_S:Net_113\
	\PWM_S:Net_107\
	\PWM_S:Net_114\

    Synthesized names
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_X:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_S:PWMUDB:add_vi_vv_MODGEN_10_2\

Deleted 584 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \UART_1:BUART:tx_hd_send_break\
Aliasing zero to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_1\ to \UART_1:BUART:sRX:s23Poll:MODIN3_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_0\ to \UART_1:BUART:sRX:s23Poll:MODIN3_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Enable_X_net_0 to one
Aliasing tmpOE__Pin_int_xy_end_net_0 to one
Aliasing tmpOE__Pin_int_z_end_net_0 to one
Aliasing tmpOE__Step_Z_net_0 to one
Aliasing tmpOE__Pin_int_z_home_net_0 to one
Aliasing \PWM_X:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:trig_out\ to one
Aliasing Net_340 to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:ltch_kill_reg\\R\ to \PWM_X:PWMUDB:runmode_enable\\R\
Aliasing \PWM_X:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:min_kill_reg\\R\ to \PWM_X:PWMUDB:runmode_enable\\R\
Aliasing \PWM_X:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:final_kill\ to one
Aliasing \PWM_X:PWMUDB:dith_count_1\\R\ to \PWM_X:PWMUDB:runmode_enable\\R\
Aliasing \PWM_X:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:dith_count_0\\R\ to \PWM_X:PWMUDB:runmode_enable\\R\
Aliasing \PWM_X:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:cmp1_status_reg\\R\ to \PWM_X:PWMUDB:runmode_enable\\R\
Aliasing \PWM_X:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:cmp2_status_reg\\R\ to \PWM_X:PWMUDB:runmode_enable\\R\
Aliasing \PWM_X:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:final_kill_reg\\R\ to \PWM_X:PWMUDB:runmode_enable\\R\
Aliasing \PWM_X:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:cs_addr_0\ to \PWM_X:PWMUDB:runmode_enable\\R\
Aliasing \PWM_X:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Enable_S_net_0 to one
Aliasing tmpOE__Direction_Z_net_0 to one
Aliasing tmpOE__Direction_X_net_0 to one
Aliasing tmpOE__Step_X_net_0 to one
Aliasing Net_4447 to \UART_1:BUART:tx_hd_send_break\
Aliasing tmpOE__Enable_Z_net_0 to one
Aliasing \ADC_SAR_Seq:AMuxHw_2_Decoder_enable\ to one
Aliasing \ADC_SAR_Seq:SAR:vp_ctl_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:SAR:vp_ctl_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:SAR:vn_ctl_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:SAR:vn_ctl_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:SAR:vp_ctl_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:SAR:vp_ctl_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:SAR:vn_ctl_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:SAR:vn_ctl_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:SAR:soc\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:bSAR_SEQ:status_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:bSAR_SEQ:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:bSAR_SEQ:status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:bSAR_SEQ:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:bSAR_SEQ:status_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:bSAR_SEQ:status_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \ADC_SAR_Seq:bSAR_SEQ:status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing Net_938 to \ADC_SAR_Seq:bSAR_SEQ:status_0\
Aliasing \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Pin_X_net_0 to one
Aliasing tmpOE__Pin_Y_net_0 to one
Aliasing tmpOE__Pin_int_x_home_net_0 to one
Aliasing Net_4562 to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:trig_out\ to one
Aliasing \PWM_Z:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:ltch_kill_reg\\R\ to \PWM_Z:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Z:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:min_kill_reg\\R\ to \PWM_Z:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Z:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:final_kill\ to one
Aliasing \PWM_Z:PWMUDB:dith_count_1\\R\ to \PWM_Z:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Z:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:dith_count_0\\R\ to \PWM_Z:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Z:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:cmp1_status_reg\\R\ to \PWM_Z:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Z:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:cmp2_status_reg\\R\ to \PWM_Z:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Z:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:final_kill_reg\\R\ to \PWM_Z:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Z:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:cs_addr_0\ to \PWM_Z:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Z:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_Y:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:trig_out\ to one
Aliasing Net_1057 to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:ltch_kill_reg\\R\ to \PWM_Y:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Y:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:min_kill_reg\\R\ to \PWM_Y:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Y:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:final_kill\ to one
Aliasing \PWM_Y:PWMUDB:dith_count_1\\R\ to \PWM_Y:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Y:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:dith_count_0\\R\ to \PWM_Y:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Y:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:cmp1_status_reg\\R\ to \PWM_Y:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Y:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:cmp2_status_reg\\R\ to \PWM_Y:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Y:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:final_kill_reg\\R\ to \PWM_Y:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Y:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:cs_addr_0\ to \PWM_Y:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Y:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Enable_Y_net_0 to one
Aliasing tmpOE__Direction_Y_net_0 to one
Aliasing tmpOE__Step_Y_net_0 to one
Aliasing tmpOE__Pin_int_cork_net_0 to one
Aliasing tmpOE__Direction_S_net_0 to one
Aliasing tmpOE__Step_S_net_0 to one
Aliasing \PWM_S:PWMUDB:hwCapture\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:trig_out\ to one
Aliasing \PWM_S:PWMUDB:runmode_enable\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:ltch_kill_reg\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:ltch_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:min_kill_reg\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:min_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:final_kill\ to one
Aliasing \PWM_S:PWMUDB:dith_count_1\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:dith_count_1\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:dith_count_0\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:dith_count_0\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:cmp2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:cmp1_status_reg\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:cmp1_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:cmp2_status_reg\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:cmp2_status_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:final_kill_reg\\R\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:final_kill_reg\\S\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:cs_addr_0\ to \PWM_S:PWMUDB:runmode_enable\\R\
Aliasing \PWM_S:PWMUDB:pwm1_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:pwm2_i\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_23\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_22\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_21\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_20\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_19\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_18\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_17\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_16\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_15\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_14\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_13\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_12\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_11\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_10\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_9\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_8\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_7\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:a_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_int_y_home_net_0 to one
Aliasing \UART_1:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_X:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_X:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_X:PWMUDB:prevCompare1\\D\ to \PWM_X:PWMUDB:pwm_temp\
Aliasing \PWM_X:PWMUDB:tc_i_reg\\D\ to \PWM_X:PWMUDB:status_2\
Aliasing \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\\D\ to \ADC_SAR_Seq:MODIN1_5\
Aliasing \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\\D\ to \ADC_SAR_Seq:MODIN1_4\
Aliasing \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\\D\ to \ADC_SAR_Seq:MODIN1_3\
Aliasing \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\\D\ to \ADC_SAR_Seq:MODIN1_2\
Aliasing \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\\D\ to \ADC_SAR_Seq:MODIN1_1\
Aliasing \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\\D\ to \ADC_SAR_Seq:MODIN1_0\
Aliasing \PWM_Z:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Z:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Z:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Z:PWMUDB:prevCompare1\\D\ to \PWM_Z:PWMUDB:pwm_temp\
Aliasing \PWM_Z:PWMUDB:tc_i_reg\\D\ to \PWM_Z:PWMUDB:status_2\
Aliasing \PWM_Y:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Y:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_Y:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Y:PWMUDB:prevCompare1\\D\ to \PWM_Y:PWMUDB:pwm_temp\
Aliasing \PWM_Y:PWMUDB:tc_i_reg\\D\ to \PWM_Y:PWMUDB:status_2\
Aliasing \PWM_S:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_S:PWMUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:trig_last\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PWM_S:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_S:PWMUDB:prevCompare1\\D\ to \PWM_S:PWMUDB:pwm_temp\
Aliasing \PWM_S:PWMUDB:tc_i_reg\\D\ to \PWM_S:PWMUDB:status_2\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[8] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[9] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[10] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[11] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[12] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[13] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[14] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_10426[21] = \UART_1:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[26] = \UART_1:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[73] = \UART_1:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[78] = \UART_1:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[80] = \UART_1:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[148] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[159]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[150] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[176]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[153] = \UART_1:BUART:sRX:s23Poll:MODIN3_1\[154]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[154] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[155] = \UART_1:BUART:sRX:s23Poll:MODIN3_0\[156]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[156] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[164] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[165] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[166] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[167] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[170] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[171] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[178] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[179] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[180] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[181] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[184] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[185] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[195] = \UART_1:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[197] = \UART_1:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[208] = \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\[257]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[212] = \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\[279]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\[216] = \UART_1:BUART:sRX:MODIN6_6\[217]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_6\[217] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\[218] = \UART_1:BUART:sRX:MODIN6_5\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_5\[219] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\[220] = \UART_1:BUART:sRX:MODIN6_4\[221]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_4\[221] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\[222] = \UART_1:BUART:sRX:MODIN6_3\[223]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN6_3\[223] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\[229] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\[234] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\[235] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\[236] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\[237] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\[243] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\[259] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\[260] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\[261] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\[262] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[263] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[264] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[267] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[268] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Tx_1_net_0[291] = one[4]
Removing Lhs of wire tmpOE__Rx_1_net_0[297] = one[4]
Removing Lhs of wire tmpOE__Enable_X_net_0[302] = one[4]
Removing Lhs of wire tmpOE__Pin_int_xy_end_net_0[308] = one[4]
Removing Lhs of wire tmpOE__Pin_int_z_end_net_0[316] = one[4]
Removing Lhs of wire tmpOE__Step_Z_net_0[321] = one[4]
Removing Rhs of wire Net_7150[322] = \PWM_Z:Net_96\[1287]
Removing Rhs of wire Net_7150[322] = \PWM_Z:PWMUDB:pwm_i_reg\[1279]
Removing Lhs of wire tmpOE__Pin_int_z_home_net_0[328] = one[4]
Removing Lhs of wire \PWM_X:PWMUDB:ctrl_enable\[347] = \PWM_X:PWMUDB:control_7\[339]
Removing Lhs of wire \PWM_X:PWMUDB:hwCapture\[357] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:hwEnable\[358] = \PWM_X:PWMUDB:control_7\[339]
Removing Lhs of wire \PWM_X:PWMUDB:trig_out\[362] = one[4]
Removing Lhs of wire \PWM_X:PWMUDB:runmode_enable\\R\[364] = zero[27]
Removing Lhs of wire Net_340[365] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:runmode_enable\\S\[366] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:final_enable\[367] = \PWM_X:PWMUDB:runmode_enable\[363]
Removing Lhs of wire \PWM_X:PWMUDB:ltch_kill_reg\\R\[371] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:ltch_kill_reg\\S\[372] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:min_kill_reg\\R\[373] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:min_kill_reg\\S\[374] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:final_kill\[377] = one[4]
Removing Lhs of wire \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_1\[381] = \PWM_X:PWMUDB:MODULE_7:g2:a0:s_1\[668]
Removing Lhs of wire \PWM_X:PWMUDB:add_vi_vv_MODGEN_7_0\[383] = \PWM_X:PWMUDB:MODULE_7:g2:a0:s_0\[669]
Removing Lhs of wire \PWM_X:PWMUDB:dith_count_1\\R\[384] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:dith_count_1\\S\[385] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:dith_count_0\\R\[386] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:dith_count_0\\S\[387] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:status_6\[390] = zero[27]
Removing Rhs of wire \PWM_X:PWMUDB:status_5\[391] = \PWM_X:PWMUDB:final_kill_reg\[405]
Removing Lhs of wire \PWM_X:PWMUDB:status_4\[392] = zero[27]
Removing Rhs of wire \PWM_X:PWMUDB:status_3\[393] = \PWM_X:PWMUDB:fifo_full\[412]
Removing Rhs of wire \PWM_X:PWMUDB:status_1\[395] = \PWM_X:PWMUDB:cmp2_status_reg\[404]
Removing Rhs of wire \PWM_X:PWMUDB:status_0\[396] = \PWM_X:PWMUDB:cmp1_status_reg\[403]
Removing Lhs of wire \PWM_X:PWMUDB:cmp2_status\[401] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:cmp2\[402] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:cmp1_status_reg\\R\[406] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:cmp1_status_reg\\S\[407] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:cmp2_status_reg\\R\[408] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:cmp2_status_reg\\S\[409] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:final_kill_reg\\R\[410] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:final_kill_reg\\S\[411] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:cs_addr_2\[413] = \PWM_X:PWMUDB:tc_i\[369]
Removing Lhs of wire \PWM_X:PWMUDB:cs_addr_1\[414] = \PWM_X:PWMUDB:runmode_enable\[363]
Removing Lhs of wire \PWM_X:PWMUDB:cs_addr_0\[415] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:compare1\[496] = \PWM_X:PWMUDB:cmp1_less\[467]
Removing Lhs of wire \PWM_X:PWMUDB:pwm1_i\[501] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:pwm2_i\[503] = zero[27]
Removing Rhs of wire \PWM_X:Net_96\[506] = \PWM_X:PWMUDB:pwm_i_reg\[498]
Removing Lhs of wire \PWM_X:PWMUDB:pwm_temp\[509] = \PWM_X:PWMUDB:cmp1\[399]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_23\[550] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_22\[551] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_21\[552] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_20\[553] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_19\[554] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_18\[555] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_17\[556] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_16\[557] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_15\[558] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_14\[559] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_13\[560] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_12\[561] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_11\[562] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_10\[563] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_9\[564] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_8\[565] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_7\[566] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_6\[567] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_5\[568] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_4\[569] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_3\[570] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_2\[571] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_1\[572] = \PWM_X:PWMUDB:MODIN7_1\[573]
Removing Lhs of wire \PWM_X:PWMUDB:MODIN7_1\[573] = \PWM_X:PWMUDB:dith_count_1\[380]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:a_0\[574] = \PWM_X:PWMUDB:MODIN7_0\[575]
Removing Lhs of wire \PWM_X:PWMUDB:MODIN7_0\[575] = \PWM_X:PWMUDB:dith_count_0\[382]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[707] = one[4]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[708] = one[4]
Removing Rhs of wire Net_2361[709] = \PWM_X:Net_96\[506]
Removing Lhs of wire tmpOE__Enable_S_net_0[716] = one[4]
Removing Lhs of wire tmpOE__Direction_Z_net_0[722] = one[4]
Removing Lhs of wire tmpOE__Direction_X_net_0[729] = one[4]
Removing Lhs of wire tmpOE__Step_X_net_0[735] = one[4]
Removing Lhs of wire Net_4447[740] = zero[27]
Removing Lhs of wire tmpOE__Enable_Z_net_0[742] = one[4]
Removing Lhs of wire \ADC_SAR_Seq:AMuxHw_2_Decoder_enable\[747] = one[4]
Removing Lhs of wire \ADC_SAR_Seq:cmp_vv_vv_MODGEN_1\[749] = \ADC_SAR_Seq:MODULE_1:g1:a0:xeq\[1084]
Removing Rhs of wire \ADC_SAR_Seq:clock\[750] = \ADC_SAR_Seq:Net_3874\[984]
Removing Rhs of wire \ADC_SAR_Seq:ch_addr_5\[752] = \ADC_SAR_Seq:bSAR_SEQ:count_5\[951]
Removing Rhs of wire \ADC_SAR_Seq:ch_addr_4\[754] = \ADC_SAR_Seq:bSAR_SEQ:count_4\[952]
Removing Rhs of wire \ADC_SAR_Seq:ch_addr_3\[756] = \ADC_SAR_Seq:bSAR_SEQ:count_3\[953]
Removing Rhs of wire \ADC_SAR_Seq:ch_addr_2\[758] = \ADC_SAR_Seq:bSAR_SEQ:count_2\[954]
Removing Rhs of wire \ADC_SAR_Seq:ch_addr_1\[760] = \ADC_SAR_Seq:bSAR_SEQ:count_1\[955]
Removing Rhs of wire \ADC_SAR_Seq:ch_addr_0\[762] = \ADC_SAR_Seq:bSAR_SEQ:count_0\[956]
Removing Lhs of wire \ADC_SAR_Seq:SAR:vp_ctl_0\[896] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:SAR:vp_ctl_2\[897] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:SAR:vn_ctl_1\[898] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:SAR:vn_ctl_3\[899] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:SAR:vp_ctl_1\[900] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:SAR:vp_ctl_3\[901] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:SAR:vn_ctl_0\[902] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:SAR:vn_ctl_2\[903] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:SAR:Net_188\[904] = \ADC_SAR_Seq:clock\[750]
Removing Lhs of wire \ADC_SAR_Seq:SAR:soc\[910] = zero[27]
Removing Rhs of wire \ADC_SAR_Seq:bSAR_SEQ:enable\[941] = \ADC_SAR_Seq:bSAR_SEQ:control_0\[942]
Removing Rhs of wire \ADC_SAR_Seq:bSAR_SEQ:load_period\[943] = \ADC_SAR_Seq:bSAR_SEQ:control_1\[944]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:status_7\[957] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:status_6\[958] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:status_5\[959] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:status_4\[960] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:status_3\[961] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:status_2\[962] = zero[27]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:status_1\[963] = zero[27]
Removing Rhs of wire \ADC_SAR_Seq:bSAR_SEQ:status_0\[964] = \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\[965]
Removing Rhs of wire Net_938[972] = \ADC_SAR_Seq:bSAR_SEQ:status_0\[964]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newa_5\[995] = \ADC_SAR_Seq:MODIN1_5\[996]
Removing Lhs of wire \ADC_SAR_Seq:MODIN1_5\[996] = \ADC_SAR_Seq:ch_addr_5\[752]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newa_4\[997] = \ADC_SAR_Seq:MODIN1_4\[998]
Removing Lhs of wire \ADC_SAR_Seq:MODIN1_4\[998] = \ADC_SAR_Seq:ch_addr_4\[754]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newa_3\[999] = \ADC_SAR_Seq:MODIN1_3\[1000]
Removing Lhs of wire \ADC_SAR_Seq:MODIN1_3\[1000] = \ADC_SAR_Seq:ch_addr_3\[756]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newa_2\[1001] = \ADC_SAR_Seq:MODIN1_2\[1002]
Removing Lhs of wire \ADC_SAR_Seq:MODIN1_2\[1002] = \ADC_SAR_Seq:ch_addr_2\[758]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newa_1\[1003] = \ADC_SAR_Seq:MODIN1_1\[1004]
Removing Lhs of wire \ADC_SAR_Seq:MODIN1_1\[1004] = \ADC_SAR_Seq:ch_addr_1\[760]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newa_0\[1005] = \ADC_SAR_Seq:MODIN1_0\[1006]
Removing Lhs of wire \ADC_SAR_Seq:MODIN1_0\[1006] = \ADC_SAR_Seq:ch_addr_0\[762]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newb_5\[1007] = \ADC_SAR_Seq:MODIN2_5\[1008]
Removing Lhs of wire \ADC_SAR_Seq:MODIN2_5\[1008] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\[751]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newb_4\[1009] = \ADC_SAR_Seq:MODIN2_4\[1010]
Removing Lhs of wire \ADC_SAR_Seq:MODIN2_4\[1010] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\[753]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newb_3\[1011] = \ADC_SAR_Seq:MODIN2_3\[1012]
Removing Lhs of wire \ADC_SAR_Seq:MODIN2_3\[1012] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\[755]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newb_2\[1013] = \ADC_SAR_Seq:MODIN2_2\[1014]
Removing Lhs of wire \ADC_SAR_Seq:MODIN2_2\[1014] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\[757]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newb_1\[1015] = \ADC_SAR_Seq:MODIN2_1\[1016]
Removing Lhs of wire \ADC_SAR_Seq:MODIN2_1\[1016] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\[759]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:newb_0\[1017] = \ADC_SAR_Seq:MODIN2_0\[1018]
Removing Lhs of wire \ADC_SAR_Seq:MODIN2_0\[1018] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\[761]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_5\[1019] = \ADC_SAR_Seq:ch_addr_5\[752]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_4\[1020] = \ADC_SAR_Seq:ch_addr_4\[754]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_3\[1021] = \ADC_SAR_Seq:ch_addr_3\[756]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_2\[1022] = \ADC_SAR_Seq:ch_addr_2\[758]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_1\[1023] = \ADC_SAR_Seq:ch_addr_1\[760]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:dataa_0\[1024] = \ADC_SAR_Seq:ch_addr_0\[762]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:datab_5\[1025] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\[751]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:datab_4\[1026] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\[753]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:datab_3\[1027] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\[755]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:datab_2\[1028] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\[757]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:datab_1\[1029] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\[759]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:datab_0\[1030] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\[761]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_5\[1031] = \ADC_SAR_Seq:ch_addr_5\[752]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_4\[1032] = \ADC_SAR_Seq:ch_addr_4\[754]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_3\[1033] = \ADC_SAR_Seq:ch_addr_3\[756]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_2\[1034] = \ADC_SAR_Seq:ch_addr_2\[758]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_1\[1035] = \ADC_SAR_Seq:ch_addr_1\[760]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:a_0\[1036] = \ADC_SAR_Seq:ch_addr_0\[762]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_5\[1037] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\[751]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_4\[1038] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\[753]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_3\[1039] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\[755]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_2\[1040] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\[757]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_1\[1041] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\[759]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:b_0\[1042] = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\[761]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_0\[1049] = one[4]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_0\[1050] = \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_0\[1048]
Removing Lhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eqi_0\[1056] = \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_5\[1055]
Removing Rhs of wire \ADC_SAR_Seq:MODULE_1:g1:a0:xeq\[1084] = \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:aeqb_1\[1057]
Removing Lhs of wire tmpOE__Pin_X_net_0[1096] = one[4]
Removing Lhs of wire tmpOE__Pin_Y_net_0[1102] = one[4]
Removing Lhs of wire tmpOE__Pin_int_x_home_net_0[1108] = one[4]
Removing Lhs of wire Net_4562[1113] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:ctrl_enable\[1129] = \PWM_Z:PWMUDB:control_7\[1121]
Removing Lhs of wire \PWM_Z:PWMUDB:hwCapture\[1139] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:hwEnable\[1140] = \PWM_Z:PWMUDB:control_7\[1121]
Removing Lhs of wire \PWM_Z:PWMUDB:trig_out\[1144] = one[4]
Removing Lhs of wire \PWM_Z:PWMUDB:runmode_enable\\R\[1146] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:runmode_enable\\S\[1147] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:final_enable\[1148] = \PWM_Z:PWMUDB:runmode_enable\[1145]
Removing Lhs of wire \PWM_Z:PWMUDB:ltch_kill_reg\\R\[1152] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:ltch_kill_reg\\S\[1153] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:min_kill_reg\\R\[1154] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:min_kill_reg\\S\[1155] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:final_kill\[1158] = one[4]
Removing Lhs of wire \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_1\[1162] = \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_1\[1449]
Removing Lhs of wire \PWM_Z:PWMUDB:add_vi_vv_MODGEN_8_0\[1164] = \PWM_Z:PWMUDB:MODULE_8:g2:a0:s_0\[1450]
Removing Lhs of wire \PWM_Z:PWMUDB:dith_count_1\\R\[1165] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:dith_count_1\\S\[1166] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:dith_count_0\\R\[1167] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:dith_count_0\\S\[1168] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:status_6\[1171] = zero[27]
Removing Rhs of wire \PWM_Z:PWMUDB:status_5\[1172] = \PWM_Z:PWMUDB:final_kill_reg\[1186]
Removing Lhs of wire \PWM_Z:PWMUDB:status_4\[1173] = zero[27]
Removing Rhs of wire \PWM_Z:PWMUDB:status_3\[1174] = \PWM_Z:PWMUDB:fifo_full\[1193]
Removing Rhs of wire \PWM_Z:PWMUDB:status_1\[1176] = \PWM_Z:PWMUDB:cmp2_status_reg\[1185]
Removing Rhs of wire \PWM_Z:PWMUDB:status_0\[1177] = \PWM_Z:PWMUDB:cmp1_status_reg\[1184]
Removing Lhs of wire \PWM_Z:PWMUDB:cmp2_status\[1182] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:cmp2\[1183] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:cmp1_status_reg\\R\[1187] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:cmp1_status_reg\\S\[1188] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:cmp2_status_reg\\R\[1189] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:cmp2_status_reg\\S\[1190] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:final_kill_reg\\R\[1191] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:final_kill_reg\\S\[1192] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:cs_addr_2\[1194] = \PWM_Z:PWMUDB:tc_i\[1150]
Removing Lhs of wire \PWM_Z:PWMUDB:cs_addr_1\[1195] = \PWM_Z:PWMUDB:runmode_enable\[1145]
Removing Lhs of wire \PWM_Z:PWMUDB:cs_addr_0\[1196] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:compare1\[1277] = \PWM_Z:PWMUDB:cmp1_less\[1248]
Removing Lhs of wire \PWM_Z:PWMUDB:pwm1_i\[1282] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:pwm2_i\[1284] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:pwm_temp\[1290] = \PWM_Z:PWMUDB:cmp1\[1180]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_23\[1331] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_22\[1332] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_21\[1333] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_20\[1334] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_19\[1335] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_18\[1336] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_17\[1337] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_16\[1338] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_15\[1339] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_14\[1340] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_13\[1341] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_12\[1342] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_11\[1343] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_10\[1344] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_9\[1345] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_8\[1346] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_7\[1347] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_6\[1348] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_5\[1349] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_4\[1350] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_3\[1351] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_2\[1352] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_1\[1353] = \PWM_Z:PWMUDB:MODIN8_1\[1354]
Removing Lhs of wire \PWM_Z:PWMUDB:MODIN8_1\[1354] = \PWM_Z:PWMUDB:dith_count_1\[1161]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:a_0\[1355] = \PWM_Z:PWMUDB:MODIN8_0\[1356]
Removing Lhs of wire \PWM_Z:PWMUDB:MODIN8_0\[1356] = \PWM_Z:PWMUDB:dith_count_0\[1163]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1488] = one[4]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1489] = one[4]
Removing Lhs of wire \PWM_Y:PWMUDB:ctrl_enable\[1509] = \PWM_Y:PWMUDB:control_7\[1501]
Removing Lhs of wire \PWM_Y:PWMUDB:hwCapture\[1519] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:hwEnable\[1520] = \PWM_Y:PWMUDB:control_7\[1501]
Removing Lhs of wire \PWM_Y:PWMUDB:trig_out\[1524] = one[4]
Removing Lhs of wire \PWM_Y:PWMUDB:runmode_enable\\R\[1526] = zero[27]
Removing Lhs of wire Net_1057[1527] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:runmode_enable\\S\[1528] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:final_enable\[1529] = \PWM_Y:PWMUDB:runmode_enable\[1525]
Removing Lhs of wire \PWM_Y:PWMUDB:ltch_kill_reg\\R\[1533] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:ltch_kill_reg\\S\[1534] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:min_kill_reg\\R\[1535] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:min_kill_reg\\S\[1536] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:final_kill\[1539] = one[4]
Removing Lhs of wire \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_1\[1543] = \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_1\[1830]
Removing Lhs of wire \PWM_Y:PWMUDB:add_vi_vv_MODGEN_9_0\[1545] = \PWM_Y:PWMUDB:MODULE_9:g2:a0:s_0\[1831]
Removing Lhs of wire \PWM_Y:PWMUDB:dith_count_1\\R\[1546] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:dith_count_1\\S\[1547] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:dith_count_0\\R\[1548] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:dith_count_0\\S\[1549] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:status_6\[1552] = zero[27]
Removing Rhs of wire \PWM_Y:PWMUDB:status_5\[1553] = \PWM_Y:PWMUDB:final_kill_reg\[1567]
Removing Lhs of wire \PWM_Y:PWMUDB:status_4\[1554] = zero[27]
Removing Rhs of wire \PWM_Y:PWMUDB:status_3\[1555] = \PWM_Y:PWMUDB:fifo_full\[1574]
Removing Rhs of wire \PWM_Y:PWMUDB:status_1\[1557] = \PWM_Y:PWMUDB:cmp2_status_reg\[1566]
Removing Rhs of wire \PWM_Y:PWMUDB:status_0\[1558] = \PWM_Y:PWMUDB:cmp1_status_reg\[1565]
Removing Lhs of wire \PWM_Y:PWMUDB:cmp2_status\[1563] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:cmp2\[1564] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:cmp1_status_reg\\R\[1568] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:cmp1_status_reg\\S\[1569] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:cmp2_status_reg\\R\[1570] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:cmp2_status_reg\\S\[1571] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:final_kill_reg\\R\[1572] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:final_kill_reg\\S\[1573] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:cs_addr_2\[1575] = \PWM_Y:PWMUDB:tc_i\[1531]
Removing Lhs of wire \PWM_Y:PWMUDB:cs_addr_1\[1576] = \PWM_Y:PWMUDB:runmode_enable\[1525]
Removing Lhs of wire \PWM_Y:PWMUDB:cs_addr_0\[1577] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:compare1\[1658] = \PWM_Y:PWMUDB:cmp1_less\[1629]
Removing Lhs of wire \PWM_Y:PWMUDB:pwm1_i\[1663] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:pwm2_i\[1665] = zero[27]
Removing Rhs of wire \PWM_Y:Net_96\[1668] = \PWM_Y:PWMUDB:pwm_i_reg\[1660]
Removing Lhs of wire \PWM_Y:PWMUDB:pwm_temp\[1671] = \PWM_Y:PWMUDB:cmp1\[1561]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_23\[1712] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_22\[1713] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_21\[1714] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_20\[1715] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_19\[1716] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_18\[1717] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_17\[1718] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_16\[1719] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_15\[1720] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_14\[1721] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_13\[1722] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_12\[1723] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_11\[1724] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_10\[1725] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_9\[1726] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_8\[1727] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_7\[1728] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_6\[1729] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_5\[1730] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_4\[1731] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_3\[1732] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_2\[1733] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_1\[1734] = \PWM_Y:PWMUDB:MODIN9_1\[1735]
Removing Lhs of wire \PWM_Y:PWMUDB:MODIN9_1\[1735] = \PWM_Y:PWMUDB:dith_count_1\[1542]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:a_0\[1736] = \PWM_Y:PWMUDB:MODIN9_0\[1737]
Removing Lhs of wire \PWM_Y:PWMUDB:MODIN9_0\[1737] = \PWM_Y:PWMUDB:dith_count_0\[1544]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1869] = one[4]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1870] = one[4]
Removing Rhs of wire Net_6737[1871] = \PWM_Y:Net_96\[1668]
Removing Lhs of wire tmpOE__Enable_Y_net_0[1878] = one[4]
Removing Lhs of wire tmpOE__Direction_Y_net_0[1886] = one[4]
Removing Lhs of wire tmpOE__Step_Y_net_0[1892] = one[4]
Removing Lhs of wire tmpOE__Pin_int_cork_net_0[1901] = one[4]
Removing Lhs of wire tmpOE__Direction_S_net_0[1908] = one[4]
Removing Lhs of wire tmpOE__Step_S_net_0[1914] = one[4]
Removing Rhs of wire Net_7316[1915] = \PWM_S:Net_96\[2091]
Removing Rhs of wire Net_7316[1915] = \PWM_S:PWMUDB:pwm_i_reg\[2083]
Removing Lhs of wire \PWM_S:PWMUDB:ctrl_enable\[1933] = \PWM_S:PWMUDB:control_7\[1925]
Removing Lhs of wire \PWM_S:PWMUDB:hwCapture\[1943] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:hwEnable\[1944] = \PWM_S:PWMUDB:control_7\[1925]
Removing Lhs of wire \PWM_S:PWMUDB:trig_out\[1948] = one[4]
Removing Lhs of wire \PWM_S:PWMUDB:runmode_enable\\R\[1950] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:runmode_enable\\S\[1951] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:final_enable\[1952] = \PWM_S:PWMUDB:runmode_enable\[1949]
Removing Lhs of wire \PWM_S:PWMUDB:ltch_kill_reg\\R\[1956] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:ltch_kill_reg\\S\[1957] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:min_kill_reg\\R\[1958] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:min_kill_reg\\S\[1959] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:final_kill\[1962] = one[4]
Removing Lhs of wire \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_1\[1966] = \PWM_S:PWMUDB:MODULE_10:g2:a0:s_1\[2253]
Removing Lhs of wire \PWM_S:PWMUDB:add_vi_vv_MODGEN_10_0\[1968] = \PWM_S:PWMUDB:MODULE_10:g2:a0:s_0\[2254]
Removing Lhs of wire \PWM_S:PWMUDB:dith_count_1\\R\[1969] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:dith_count_1\\S\[1970] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:dith_count_0\\R\[1971] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:dith_count_0\\S\[1972] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:status_6\[1975] = zero[27]
Removing Rhs of wire \PWM_S:PWMUDB:status_5\[1976] = \PWM_S:PWMUDB:final_kill_reg\[1990]
Removing Lhs of wire \PWM_S:PWMUDB:status_4\[1977] = zero[27]
Removing Rhs of wire \PWM_S:PWMUDB:status_3\[1978] = \PWM_S:PWMUDB:fifo_full\[1997]
Removing Rhs of wire \PWM_S:PWMUDB:status_1\[1980] = \PWM_S:PWMUDB:cmp2_status_reg\[1989]
Removing Rhs of wire \PWM_S:PWMUDB:status_0\[1981] = \PWM_S:PWMUDB:cmp1_status_reg\[1988]
Removing Lhs of wire \PWM_S:PWMUDB:cmp2_status\[1986] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:cmp2\[1987] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:cmp1_status_reg\\R\[1991] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:cmp1_status_reg\\S\[1992] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:cmp2_status_reg\\R\[1993] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:cmp2_status_reg\\S\[1994] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:final_kill_reg\\R\[1995] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:final_kill_reg\\S\[1996] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:cs_addr_2\[1998] = \PWM_S:PWMUDB:tc_i\[1954]
Removing Lhs of wire \PWM_S:PWMUDB:cs_addr_1\[1999] = \PWM_S:PWMUDB:runmode_enable\[1949]
Removing Lhs of wire \PWM_S:PWMUDB:cs_addr_0\[2000] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:compare1\[2081] = \PWM_S:PWMUDB:cmp1_less\[2052]
Removing Lhs of wire \PWM_S:PWMUDB:pwm1_i\[2086] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:pwm2_i\[2088] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:pwm_temp\[2094] = \PWM_S:PWMUDB:cmp1\[1984]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_23\[2135] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_22\[2136] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_21\[2137] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_20\[2138] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_19\[2139] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_18\[2140] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_17\[2141] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_16\[2142] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_15\[2143] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_14\[2144] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_13\[2145] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_12\[2146] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_11\[2147] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_10\[2148] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_9\[2149] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_8\[2150] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_7\[2151] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_6\[2152] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_5\[2153] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_4\[2154] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_3\[2155] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_2\[2156] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_1\[2157] = \PWM_S:PWMUDB:MODIN10_1\[2158]
Removing Lhs of wire \PWM_S:PWMUDB:MODIN10_1\[2158] = \PWM_S:PWMUDB:dith_count_1\[1965]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:a_0\[2159] = \PWM_S:PWMUDB:MODIN10_0\[2160]
Removing Lhs of wire \PWM_S:PWMUDB:MODIN10_0\[2160] = \PWM_S:PWMUDB:dith_count_0\[1967]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2292] = one[4]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2293] = one[4]
Removing Lhs of wire tmpOE__Pin_int_y_home_net_0[2300] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2307] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2322] = \UART_1:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2331] = \UART_1:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2332] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:min_kill_reg\\D\[2336] = one[4]
Removing Lhs of wire \PWM_X:PWMUDB:prevCapture\\D\[2337] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:trig_last\\D\[2338] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:ltch_kill_reg\\D\[2341] = one[4]
Removing Lhs of wire \PWM_X:PWMUDB:prevCompare1\\D\[2344] = \PWM_X:PWMUDB:cmp1\[399]
Removing Lhs of wire \PWM_X:PWMUDB:cmp1_status_reg\\D\[2345] = \PWM_X:PWMUDB:cmp1_status\[400]
Removing Lhs of wire \PWM_X:PWMUDB:cmp2_status_reg\\D\[2346] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:pwm_i_reg\\D\[2348] = \PWM_X:PWMUDB:pwm_i\[499]
Removing Lhs of wire \PWM_X:PWMUDB:pwm1_i_reg\\D\[2349] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:pwm2_i_reg\\D\[2350] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:tc_i_reg\\D\[2351] = \PWM_X:PWMUDB:status_2\[394]
Removing Lhs of wire \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\\D\[2352] = \ADC_SAR_Seq:ch_addr_5\[752]
Removing Lhs of wire \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\\D\[2353] = \ADC_SAR_Seq:ch_addr_4\[754]
Removing Lhs of wire \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\\D\[2354] = \ADC_SAR_Seq:ch_addr_3\[756]
Removing Lhs of wire \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\\D\[2355] = \ADC_SAR_Seq:ch_addr_2\[758]
Removing Lhs of wire \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\\D\[2356] = \ADC_SAR_Seq:ch_addr_1\[760]
Removing Lhs of wire \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\\D\[2357] = \ADC_SAR_Seq:ch_addr_0\[762]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect_reg\\D\[2422] = \ADC_SAR_Seq:bSAR_SEQ:nrq_edge_detect\[971]
Removing Lhs of wire \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\\D\[2424] = \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\[968]
Removing Lhs of wire \PWM_Z:PWMUDB:min_kill_reg\\D\[2425] = one[4]
Removing Lhs of wire \PWM_Z:PWMUDB:prevCapture\\D\[2426] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:trig_last\\D\[2427] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:ltch_kill_reg\\D\[2430] = one[4]
Removing Lhs of wire \PWM_Z:PWMUDB:prevCompare1\\D\[2433] = \PWM_Z:PWMUDB:cmp1\[1180]
Removing Lhs of wire \PWM_Z:PWMUDB:cmp1_status_reg\\D\[2434] = \PWM_Z:PWMUDB:cmp1_status\[1181]
Removing Lhs of wire \PWM_Z:PWMUDB:cmp2_status_reg\\D\[2435] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:pwm_i_reg\\D\[2437] = \PWM_Z:PWMUDB:pwm_i\[1280]
Removing Lhs of wire \PWM_Z:PWMUDB:pwm1_i_reg\\D\[2438] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:pwm2_i_reg\\D\[2439] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:tc_i_reg\\D\[2440] = \PWM_Z:PWMUDB:status_2\[1175]
Removing Lhs of wire \PWM_Y:PWMUDB:min_kill_reg\\D\[2441] = one[4]
Removing Lhs of wire \PWM_Y:PWMUDB:prevCapture\\D\[2442] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:trig_last\\D\[2443] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:ltch_kill_reg\\D\[2446] = one[4]
Removing Lhs of wire \PWM_Y:PWMUDB:prevCompare1\\D\[2449] = \PWM_Y:PWMUDB:cmp1\[1561]
Removing Lhs of wire \PWM_Y:PWMUDB:cmp1_status_reg\\D\[2450] = \PWM_Y:PWMUDB:cmp1_status\[1562]
Removing Lhs of wire \PWM_Y:PWMUDB:cmp2_status_reg\\D\[2451] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:pwm_i_reg\\D\[2453] = \PWM_Y:PWMUDB:pwm_i\[1661]
Removing Lhs of wire \PWM_Y:PWMUDB:pwm1_i_reg\\D\[2454] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:pwm2_i_reg\\D\[2455] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:tc_i_reg\\D\[2456] = \PWM_Y:PWMUDB:status_2\[1556]
Removing Lhs of wire \PWM_S:PWMUDB:min_kill_reg\\D\[2457] = one[4]
Removing Lhs of wire \PWM_S:PWMUDB:prevCapture\\D\[2458] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:trig_last\\D\[2459] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:ltch_kill_reg\\D\[2462] = one[4]
Removing Lhs of wire \PWM_S:PWMUDB:prevCompare1\\D\[2465] = \PWM_S:PWMUDB:cmp1\[1984]
Removing Lhs of wire \PWM_S:PWMUDB:cmp1_status_reg\\D\[2466] = \PWM_S:PWMUDB:cmp1_status\[1985]
Removing Lhs of wire \PWM_S:PWMUDB:cmp2_status_reg\\D\[2467] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:pwm_i_reg\\D\[2469] = \PWM_S:PWMUDB:pwm_i\[2084]
Removing Lhs of wire \PWM_S:PWMUDB:pwm1_i_reg\\D\[2470] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:pwm2_i_reg\\D\[2471] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:tc_i_reg\\D\[2472] = \PWM_S:PWMUDB:status_2\[1979]

------------------------------------------------------
Aliased 0 equations, 534 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 3):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 1):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\
	OR (\UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 5):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:cmp1\' (cost = 0):
\PWM_X:PWMUDB:cmp1\ <= (\PWM_X:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_X:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_X:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_X:PWMUDB:dith_count_1\ and \PWM_X:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_5\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_4\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_3\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_2\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 8):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_2\' (cost = 16):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_2\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_3\' (cost = 32):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_3\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_4\' (cost = 64):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_4\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_5\' (cost = 64):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:eq_5\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_3\' (cost = 2):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_3\ <= ((not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_3\' (cost = 2):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_3\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_4\' (cost = 6):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_4\ <= ((not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_4\' (cost = 6):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_4\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_0\' (cost = 2):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_0\ <= ((not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_0\' (cost = 2):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_0\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_1\' (cost = 6):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_1\ <= ((not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\));

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_1\' (cost = 6):
\ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_1\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\));

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:cmp1\' (cost = 0):
\PWM_Z:PWMUDB:cmp1\ <= (\PWM_Z:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Z:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_Z:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Z:PWMUDB:dith_count_1\ and \PWM_Z:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:cmp1\' (cost = 0):
\PWM_Y:PWMUDB:cmp1\ <= (\PWM_Y:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Y:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_Y:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Y:PWMUDB:dith_count_1\ and \PWM_Y:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:cmp1\' (cost = 0):
\PWM_S:PWMUDB:cmp1\ <= (\PWM_S:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_S:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_S:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_S:PWMUDB:dith_count_1\ and \PWM_S:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_X:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_X:PWMUDB:dith_count_0\ and \PWM_X:PWMUDB:dith_count_1\)
	OR (not \PWM_X:PWMUDB:dith_count_1\ and \PWM_X:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ADC_SAR_Seq:MODULE_1:g1:a0:xeq\' (cost = 64):
\ADC_SAR_Seq:MODULE_1:g1:a0:xeq\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_Z:PWMUDB:dith_count_0\ and \PWM_Z:PWMUDB:dith_count_1\)
	OR (not \PWM_Z:PWMUDB:dith_count_1\ and \PWM_Z:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_Y:PWMUDB:dith_count_0\ and \PWM_Y:PWMUDB:dith_count_1\)
	OR (not \PWM_Y:PWMUDB:dith_count_1\ and \PWM_Y:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_S:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_S:PWMUDB:dith_count_0\ and \PWM_S:PWMUDB:dith_count_1\)
	OR (not \PWM_S:PWMUDB:dith_count_1\ and \PWM_S:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_10424 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_10424 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_10424 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_10424 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_10424 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Virtual signal \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR_Seq:ch_addr_0\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (not \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\)
	OR (\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR_Seq:ch_addr_5\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR_Seq:ch_addr_4\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR_Seq:ch_addr_3\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR_Seq:ch_addr_2\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR_Seq:ch_addr_1\ and \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR_Seq:ch_addr_0\));

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 149 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_X:PWMUDB:final_capture\ to zero
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Z:PWMUDB:final_capture\ to zero
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Y:PWMUDB:final_capture\ to zero
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_S:PWMUDB:final_capture\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_X:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Z:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_Y:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_S:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[93] = \UART_1:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:final_capture\[417] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[678] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[688] = zero[27]
Removing Lhs of wire \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[698] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:final_capture\[1198] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1459] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1469] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1479] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:final_capture\[1579] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1840] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1850] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1860] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:final_capture\[2002] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2263] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2273] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2283] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2314] = \UART_1:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2326] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2327] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2329] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2330] = \UART_1:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2335] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \PWM_X:PWMUDB:runmode_enable\\D\[2339] = \PWM_X:PWMUDB:control_7\[339]
Removing Lhs of wire \PWM_X:PWMUDB:final_kill_reg\\D\[2347] = zero[27]
Removing Lhs of wire \PWM_Z:PWMUDB:runmode_enable\\D\[2428] = \PWM_Z:PWMUDB:control_7\[1121]
Removing Lhs of wire \PWM_Z:PWMUDB:final_kill_reg\\D\[2436] = zero[27]
Removing Lhs of wire \PWM_Y:PWMUDB:runmode_enable\\D\[2444] = \PWM_Y:PWMUDB:control_7\[1501]
Removing Lhs of wire \PWM_Y:PWMUDB:final_kill_reg\\D\[2452] = zero[27]
Removing Lhs of wire \PWM_S:PWMUDB:runmode_enable\\D\[2460] = \PWM_S:PWMUDB:control_7\[1925]
Removing Lhs of wire \PWM_S:PWMUDB:final_kill_reg\\D\[2468] = zero[27]

------------------------------------------------------
Aliased 0 equations, 33 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_10424 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_10424 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\StepperMotor.cyprj" -dcpsoc3 StepperMotor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.341ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Sunday, 04 December 2016 17:16:34
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Bettefanden\Documents\IHA\Semester 3\Semesterprojekt 3\Software\Udkast2\PSoCMaster\StepperMotor.cydsn\StepperMotor.cyprj -d CY8C5888LTI-LP097 StepperMotor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_X:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_1\ kept \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_5\
    Removed wire end \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_1\ kept \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_5\
    Removed wire end \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lti_0\ kept \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:lt_2\
    Removed wire end \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gti_0\ kept \ADC_SAR_Seq:MODULE_1:g1:a0:gx:u0:gt_2\
    Removed wire end \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Z:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Y:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_S:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_X:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_X:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_X:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_X:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_X:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_X:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Z:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Z:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Z:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Z:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Z:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Z:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Y:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Y:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Y:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Y:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Y:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Y:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_S:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_S:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_S:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_S:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_S:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_S:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock ADC_SAR_Seq_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_SAR_Seq_IntClock'. Fanout=73, Signal=\ADC_SAR_Seq:clock\
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_1058
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_341
    Digital Clock 4: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_4448
    Digital Clock 5: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_4563
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_X:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ADC_SAR_Seq:bSAR_SEQ:ClkEn\: with output requested to be synchronous
        ClockIn: ADC_SAR_Seq_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: ADC_SAR_Seq_IntClock, EnableOut: \ADC_SAR_Seq:bSAR_SEQ:CtrlReg\:controlcell.control_0
    UDB Clk/Enable \ADC_SAR_Seq:bSAR_SEQ:ClkCtrl\: with output requested to be synchronous
        ClockIn: ADC_SAR_Seq_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ADC_SAR_Seq_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Z:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Y:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_S:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_10425 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_10424 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_X(0)__PA ,
            pad => Enable_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_int_xy_end(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_int_xy_end(0)__PA ,
            pad => Pin_int_xy_end(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_int_z_end(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_int_z_end(0)__PA ,
            pad => Pin_int_z_end(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_Z(0)__PA ,
            input => Net_7150 ,
            pad => Step_Z(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_int_z_home(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_int_z_home(0)__PA ,
            pad => Pin_int_z_home(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_S(0)__PA ,
            pad => Enable_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Direction_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Direction_Z(0)__PA ,
            pad => Direction_Z(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Direction_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Direction_X(0)__PA ,
            pad => Direction_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_X(0)__PA ,
            input => Net_2361 ,
            pad => Step_X(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_Z(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_Z(0)__PA ,
            pad => Enable_Z(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_X(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_X(0)__PA ,
            analog_term => Net_939 ,
            pad => Pin_X(0)_PAD ,
            input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ );
        Properties:
        {
        }

    Pin : Name = Pin_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Y(0)__PA ,
            analog_term => Net_940 ,
            pad => Pin_Y(0)_PAD ,
            input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ );
        Properties:
        {
        }

    Pin : Name = Pin_int_x_home(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_int_x_home(0)__PA ,
            pad => Pin_int_x_home(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enable_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enable_Y(0)__PA ,
            pad => Enable_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Direction_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Direction_Y(0)__PA ,
            pad => Direction_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_Y(0)__PA ,
            input => Net_6737 ,
            pad => Step_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_int_cork(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_int_cork(0)__PA ,
            pad => Pin_int_cork(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Direction_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Direction_S(0)__PA ,
            pad => Direction_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Step_S(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Step_S(0)__PA ,
            input => Net_7316 ,
            pad => Step_S(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_int_y_home(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_int_y_home(0)__PA ,
            pad => Pin_int_y_home(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:ch_addr_5\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:ch_addr_4\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:ch_addr_3\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:ch_addr_2\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:ch_addr_1\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:ch_addr_1\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ * 
              \ADC_SAR_Seq:ch_addr_0\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ * 
              !\ADC_SAR_Seq:ch_addr_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\ (fanout=1)

    MacroCell: Name=Net_10425, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_10425 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_10424 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_X:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_X:PWMUDB:runmode_enable\ * \PWM_X:PWMUDB:tc_i\
        );
        Output = \PWM_X:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:ch_addr_5\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:ch_addr_4\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:ch_addr_3\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:ch_addr_2\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_937 * !\ADC_SAR_Seq:bSAR_SEQ:load_period\
        );
        Output = \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ (fanout=1)

    MacroCell: Name=\PWM_Z:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Z:PWMUDB:runmode_enable\ * \PWM_Z:PWMUDB:tc_i\
        );
        Output = \PWM_Z:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_Y:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Y:PWMUDB:runmode_enable\ * \PWM_Y:PWMUDB:tc_i\
        );
        Output = \PWM_Y:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_S:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:runmode_enable\ * \PWM_S:PWMUDB:tc_i\
        );
        Output = \PWM_S:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_10424
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_10424 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_10424 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_10424
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_10424 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_10424 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_10424
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10424
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_X:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_X:PWMUDB:control_7\
        );
        Output = \PWM_X:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_X:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_X:PWMUDB:cmp1_less\
        );
        Output = \PWM_X:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_X:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_X:PWMUDB:prevCompare1\ * \PWM_X:PWMUDB:cmp1_less\
        );
        Output = \PWM_X:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2361, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_X:PWMUDB:runmode_enable\ * \PWM_X:PWMUDB:cmp1_less\
        );
        Output = Net_2361 (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_5\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_4\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_3\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_2\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ (fanout=66)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_1\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ (fanout=65)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ (fanout=65)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)

    MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)

    MacroCell: Name=Net_938, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: PosEdge(\ADC_SAR_Seq:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\
        );
        Output = Net_938 (fanout=3)

    MacroCell: Name=\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_938
            + \ADC_SAR_Seq:Net_3935\
        );
        Output = \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)

    MacroCell: Name=\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: PosEdge(\ADC_SAR_Seq:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ (fanout=1)

    MacroCell: Name=\PWM_Z:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4448) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Z:PWMUDB:control_7\
        );
        Output = \PWM_Z:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Z:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4448) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Z:PWMUDB:cmp1_less\
        );
        Output = \PWM_Z:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Z:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4448) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Z:PWMUDB:prevCompare1\ * \PWM_Z:PWMUDB:cmp1_less\
        );
        Output = \PWM_Z:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_7150, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4448) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Z:PWMUDB:runmode_enable\ * \PWM_Z:PWMUDB:cmp1_less\
        );
        Output = Net_7150 (fanout=1)

    MacroCell: Name=\PWM_Y:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Y:PWMUDB:control_7\
        );
        Output = \PWM_Y:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Y:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Y:PWMUDB:cmp1_less\
        );
        Output = \PWM_Y:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Y:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Y:PWMUDB:prevCompare1\ * \PWM_Y:PWMUDB:cmp1_less\
        );
        Output = \PWM_Y:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_6737, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Y:PWMUDB:runmode_enable\ * \PWM_Y:PWMUDB:cmp1_less\
        );
        Output = Net_6737 (fanout=1)

    MacroCell: Name=\PWM_S:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4563) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:control_7\
        );
        Output = \PWM_S:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_S:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4563) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:cmp1_less\
        );
        Output = \PWM_S:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_S:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4563) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_S:PWMUDB:prevCompare1\ * \PWM_S:PWMUDB:cmp1_less\
        );
        Output = \PWM_S:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_7316, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4563) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:runmode_enable\ * \PWM_S:PWMUDB:cmp1_less\
        );
        Output = Net_7316 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_X:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_341 ,
            cs_addr_2 => \PWM_X:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_X:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_X:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_X:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_X:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_341 ,
            cs_addr_2 => \PWM_X:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_X:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_X:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_X:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_X:PWMUDB:status_3\ ,
            chain_in => \PWM_X:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_X:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Z:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4448 ,
            cs_addr_2 => \PWM_Z:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Z:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Z:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Z:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Z:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4448 ,
            cs_addr_2 => \PWM_Z:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Z:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Z:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Z:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Z:PWMUDB:status_3\ ,
            chain_in => \PWM_Z:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Z:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Y:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1058 ,
            cs_addr_2 => \PWM_Y:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Y:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Y:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Y:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Y:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1058 ,
            cs_addr_2 => \PWM_Y:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Y:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Y:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Y:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Y:PWMUDB:status_3\ ,
            chain_in => \PWM_Y:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Y:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_S:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_4563 ,
            cs_addr_2 => \PWM_S:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_S:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_S:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_S:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_S:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_4563 ,
            cs_addr_2 => \PWM_S:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_S:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_S:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_S:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_S:PWMUDB:status_3\ ,
            chain_in => \PWM_S:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_S:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ADC_SAR_Seq:bSAR_SEQ:EOCSts\
        PORT MAP (
            clock => \ADC_SAR_Seq:clock\ ,
            status_0 => Net_938 ,
            clk_en => \ADC_SAR_Seq:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_SAR_Seq:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_10426 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_X:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_341 ,
            status_3 => \PWM_X:PWMUDB:status_3\ ,
            status_2 => \PWM_X:PWMUDB:status_2\ ,
            status_0 => \PWM_X:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Z:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4448 ,
            status_3 => \PWM_Z:PWMUDB:status_3\ ,
            status_2 => \PWM_Z:PWMUDB:status_2\ ,
            status_0 => \PWM_Z:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_Y:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1058 ,
            status_3 => \PWM_Y:PWMUDB:status_3\ ,
            status_2 => \PWM_Y:PWMUDB:status_2\ ,
            status_0 => \PWM_Y:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_S:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_4563 ,
            status_3 => \PWM_S:PWMUDB:status_3\ ,
            status_2 => \PWM_S:PWMUDB:status_2\ ,
            status_0 => \PWM_S:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\ADC_SAR_Seq:Sync:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => \ADC_SAR_Seq:nrq\ ,
            out => \ADC_SAR_Seq:Net_3935\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_X:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_341 ,
            control_7 => \PWM_X:PWMUDB:control_7\ ,
            control_6 => \PWM_X:PWMUDB:control_6\ ,
            control_5 => \PWM_X:PWMUDB:control_5\ ,
            control_4 => \PWM_X:PWMUDB:control_4\ ,
            control_3 => \PWM_X:PWMUDB:control_3\ ,
            control_2 => \PWM_X:PWMUDB:control_2\ ,
            control_1 => \PWM_X:PWMUDB:control_1\ ,
            control_0 => \PWM_X:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\
        PORT MAP (
            clock => \ADC_SAR_Seq:clock\ ,
            control_7 => \ADC_SAR_Seq:bSAR_SEQ:control_7\ ,
            control_6 => \ADC_SAR_Seq:bSAR_SEQ:control_6\ ,
            control_5 => \ADC_SAR_Seq:bSAR_SEQ:control_5\ ,
            control_4 => \ADC_SAR_Seq:bSAR_SEQ:control_4\ ,
            control_3 => \ADC_SAR_Seq:bSAR_SEQ:control_3\ ,
            control_2 => \ADC_SAR_Seq:bSAR_SEQ:control_2\ ,
            control_1 => \ADC_SAR_Seq:bSAR_SEQ:load_period\ ,
            control_0 => \ADC_SAR_Seq:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000110"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Z:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4448 ,
            control_7 => \PWM_Z:PWMUDB:control_7\ ,
            control_6 => \PWM_Z:PWMUDB:control_6\ ,
            control_5 => \PWM_Z:PWMUDB:control_5\ ,
            control_4 => \PWM_Z:PWMUDB:control_4\ ,
            control_3 => \PWM_Z:PWMUDB:control_3\ ,
            control_2 => \PWM_Z:PWMUDB:control_2\ ,
            control_1 => \PWM_Z:PWMUDB:control_1\ ,
            control_0 => \PWM_Z:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Y:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1058 ,
            control_7 => \PWM_Y:PWMUDB:control_7\ ,
            control_6 => \PWM_Y:PWMUDB:control_6\ ,
            control_5 => \PWM_Y:PWMUDB:control_5\ ,
            control_4 => \PWM_Y:PWMUDB:control_4\ ,
            control_3 => \PWM_Y:PWMUDB:control_3\ ,
            control_2 => \PWM_Y:PWMUDB:control_2\ ,
            control_1 => \PWM_Y:PWMUDB:control_1\ ,
            control_0 => \PWM_Y:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_S:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_4563 ,
            control_7 => \PWM_S:PWMUDB:control_7\ ,
            control_6 => \PWM_S:PWMUDB:control_6\ ,
            control_5 => \PWM_S:PWMUDB:control_5\ ,
            control_4 => \PWM_S:PWMUDB:control_4\ ,
            control_3 => \PWM_S:PWMUDB:control_3\ ,
            control_2 => \PWM_S:PWMUDB:control_2\ ,
            control_1 => \PWM_S:PWMUDB:control_1\ ,
            control_0 => \PWM_S:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1100010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\
        PORT MAP (
            clock => \ADC_SAR_Seq:clock\ ,
            load => \ADC_SAR_Seq:bSAR_SEQ:load_period\ ,
            enable => \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ ,
            count_6 => \ADC_SAR_Seq:bSAR_SEQ:count_6\ ,
            count_5 => \ADC_SAR_Seq:ch_addr_5\ ,
            count_4 => \ADC_SAR_Seq:ch_addr_4\ ,
            count_3 => \ADC_SAR_Seq:ch_addr_3\ ,
            count_2 => \ADC_SAR_Seq:ch_addr_2\ ,
            count_1 => \ADC_SAR_Seq:ch_addr_1\ ,
            count_0 => \ADC_SAR_Seq:ch_addr_0\ ,
            tc => \ADC_SAR_Seq:bSAR_SEQ:cnt_tc\ ,
            clk_en => \ADC_SAR_Seq:bSAR_SEQ:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\ADC_SAR_Seq:bSAR_SEQ:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\ADC_SAR_Seq:TempBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq:Net_3830\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\ADC_SAR_Seq:FinalBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq:Net_3698\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_RxD
        PORT MAP (
            interrupt => Net_10426 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_z_end
        PORT MAP (
            interrupt => Net_2455 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => Net_938 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_x_home
        PORT MAP (
            interrupt => Net_3969 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_z_home
        PORT MAP (
            interrupt => Net_2453 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_cork
        PORT MAP (
            interrupt => Net_2557 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_y_home
        PORT MAP (
            interrupt => Net_6131 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_xy_end
        PORT MAP (
            interrupt => Net_9411 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    6 :    2 :    8 : 75.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    8 :   24 :   32 : 25.00 %
IO                            :   25 :   23 :   48 : 52.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  120 :   72 :  192 : 62.50 %
  Unique P-terms              :  151 :  233 :  384 : 39.32 %
  Total P-terms               :  157 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.169ms
Tech Mapping phase: Elapsed time ==> 0s.288ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "Net_942" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_943" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_945" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_947" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_948" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_950" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_952" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_953" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_955" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_957" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_958" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_960" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_962" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_963" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_965" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_967" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_968" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_970" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_972" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_973" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_975" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_977" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_978" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_980" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_982" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_983" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_985" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_987" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_988" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_990" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_992" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_993" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_995" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_997" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_998" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1000" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1002" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1003" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1005" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1007" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1008" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1010" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1012" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1013" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1015" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1017" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1018" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1019" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1020" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1021" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1022" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1023" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1024" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1025" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1026" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1027" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1028" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1029" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1030" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1031" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1032" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_1033" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)] : Direction_S(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Direction_X(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Direction_Y(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Direction_Z(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Enable_S(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Enable_X(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Enable_Y(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Enable_Z(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_X(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_Y(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_int_cork(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_int_x_home(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_int_xy_end(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_int_y_home(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_int_z_end(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_int_z_home(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Step_S(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Step_X(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Step_Y(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Step_Z(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_Seq:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_Seq:SAR:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 35% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 93% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)] : Direction_S(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Direction_X(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Direction_Y(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Direction_Z(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Enable_S(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Enable_X(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Enable_Y(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Enable_Z(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Pin_X(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_Y(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pin_int_cork(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Pin_int_x_home(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pin_int_xy_end(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_int_y_home(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : Pin_int_z_end(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_int_z_home(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Step_S(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Step_X(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Step_Y(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Step_Z(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_Seq:SAR:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_Seq:SAR:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 2s.972ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_SAR_Seq:Net_2803\ {
    sar_1_vplus
  }
  Net: Net_939 {
    p3_0
  }
  Net: Net_940 {
    p3_1
  }
  Net: Net_942 {
  }
  Net: Net_943 {
  }
  Net: Net_945 {
  }
  Net: Net_947 {
  }
  Net: Net_948 {
  }
  Net: Net_950 {
  }
  Net: Net_952 {
  }
  Net: Net_953 {
  }
  Net: Net_955 {
  }
  Net: Net_957 {
  }
  Net: Net_958 {
  }
  Net: Net_960 {
  }
  Net: Net_962 {
  }
  Net: Net_963 {
  }
  Net: Net_965 {
  }
  Net: Net_967 {
  }
  Net: Net_968 {
  }
  Net: Net_970 {
  }
  Net: Net_972 {
  }
  Net: Net_973 {
  }
  Net: Net_975 {
  }
  Net: Net_977 {
  }
  Net: Net_978 {
  }
  Net: Net_980 {
  }
  Net: Net_982 {
  }
  Net: Net_983 {
  }
  Net: Net_985 {
  }
  Net: Net_987 {
  }
  Net: Net_988 {
  }
  Net: Net_990 {
  }
  Net: Net_992 {
  }
  Net: Net_993 {
  }
  Net: Net_995 {
  }
  Net: Net_997 {
  }
  Net: Net_998 {
  }
  Net: Net_1000 {
  }
  Net: Net_1002 {
  }
  Net: Net_1003 {
  }
  Net: Net_1005 {
  }
  Net: Net_1007 {
  }
  Net: Net_1008 {
  }
  Net: Net_1010 {
  }
  Net: Net_1012 {
  }
  Net: Net_1013 {
  }
  Net: Net_1015 {
  }
  Net: Net_1017 {
  }
  Net: Net_1018 {
  }
  Net: Net_1019 {
  }
  Net: Net_1020 {
  }
  Net: Net_1021 {
  }
  Net: Net_1022 {
  }
  Net: Net_1023 {
  }
  Net: Net_1024 {
  }
  Net: Net_1025 {
  }
  Net: Net_1026 {
  }
  Net: Net_1027 {
  }
  Net: Net_1028 {
  }
  Net: Net_1029 {
  }
  Net: Net_1030 {
  }
  Net: Net_1031 {
  }
  Net: Net_1032 {
  }
  Net: Net_1033 {
  }
  Net: \ADC_SAR_Seq:SAR:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \ADC_SAR_Seq:SAR:Net_209\ {
  }
  Net: \ADC_SAR_Seq:SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: AmuxNet::\ADC_SAR_Seq:AMuxHw_2\ {
    sar_1_vplus
    agr4_x_sar_1_vplus
    agr4
    agr4_x_p3_0
    agr5_x_sar_1_vplus
    agr5
    agr5_x_p3_1
    p3_0
    p3_1
  }
}
Map of item to net {
  sar_1_vrefhi                                     -> \ADC_SAR_Seq:SAR:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \ADC_SAR_Seq:SAR:Net_126\
  sar_1_vminus                                     -> \ADC_SAR_Seq:SAR:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_SAR_Seq:SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \ADC_SAR_Seq:SAR:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \ADC_SAR_Seq:SAR:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \ADC_SAR_Seq:SAR:Net_235\
  sar_1_vref                                       -> \ADC_SAR_Seq:SAR:Net_235\
  sar_1_vplus                                      -> \ADC_SAR_Seq:Net_2803\
  p3_0                                             -> Net_939
  p3_1                                             -> Net_940
  agr4_x_sar_1_vplus                               -> AmuxNet::\ADC_SAR_Seq:AMuxHw_2\
  agr4                                             -> AmuxNet::\ADC_SAR_Seq:AMuxHw_2\
  agr4_x_p3_0                                      -> AmuxNet::\ADC_SAR_Seq:AMuxHw_2\
  agr5_x_sar_1_vplus                               -> AmuxNet::\ADC_SAR_Seq:AMuxHw_2\
  agr5                                             -> AmuxNet::\ADC_SAR_Seq:AMuxHw_2\
  agr5_x_p3_1                                      -> AmuxNet::\ADC_SAR_Seq:AMuxHw_2\
}
Mux Info {
  Mux: \ADC_SAR_Seq:AMuxHw_2\ {
     Mouth: \ADC_SAR_Seq:Net_2803\
     Guts:  AmuxNet::\ADC_SAR_Seq:AMuxHw_2\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_939
      Outer: agr4_x_p3_0
      Inner: agr4_x_sar_1_vplus
      Path {
        p3_0
        agr4_x_p3_0
        agr4
        agr4_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 1 {
      Net:   Net_940
      Outer: agr5_x_p3_1
      Inner: agr5_x_sar_1_vplus
      Path {
        p3_1
        agr5_x_p3_1
        agr5
        agr5_x_sar_1_vplus
        sar_1_vplus
      }
    }
    Arm: 2 {
      Net:   Net_942
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   Net_943
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   Net_945
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   Net_947
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   Net_948
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   Net_950
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 8 {
      Net:   Net_952
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 9 {
      Net:   Net_953
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 10 {
      Net:   Net_955
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 11 {
      Net:   Net_957
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 12 {
      Net:   Net_958
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 13 {
      Net:   Net_960
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 14 {
      Net:   Net_962
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 15 {
      Net:   Net_963
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 16 {
      Net:   Net_965
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 17 {
      Net:   Net_967
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 18 {
      Net:   Net_968
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 19 {
      Net:   Net_970
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 20 {
      Net:   Net_972
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 21 {
      Net:   Net_973
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 22 {
      Net:   Net_975
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 23 {
      Net:   Net_977
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 24 {
      Net:   Net_978
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 25 {
      Net:   Net_980
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 26 {
      Net:   Net_982
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 27 {
      Net:   Net_983
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 28 {
      Net:   Net_985
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 29 {
      Net:   Net_987
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 30 {
      Net:   Net_988
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 31 {
      Net:   Net_990
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 32 {
      Net:   Net_992
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 33 {
      Net:   Net_993
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 34 {
      Net:   Net_995
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 35 {
      Net:   Net_997
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 36 {
      Net:   Net_998
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 37 {
      Net:   Net_1000
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 38 {
      Net:   Net_1002
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 39 {
      Net:   Net_1003
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 40 {
      Net:   Net_1005
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 41 {
      Net:   Net_1007
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 42 {
      Net:   Net_1008
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 43 {
      Net:   Net_1010
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 44 {
      Net:   Net_1012
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 45 {
      Net:   Net_1013
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 46 {
      Net:   Net_1015
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 47 {
      Net:   Net_1017
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 48 {
      Net:   Net_1018
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 49 {
      Net:   Net_1019
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 50 {
      Net:   Net_1020
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 51 {
      Net:   Net_1021
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 52 {
      Net:   Net_1022
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 53 {
      Net:   Net_1023
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 54 {
      Net:   Net_1024
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 55 {
      Net:   Net_1025
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 56 {
      Net:   Net_1026
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 57 {
      Net:   Net_1027
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 58 {
      Net:   Net_1028
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 59 {
      Net:   Net_1029
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 60 {
      Net:   Net_1030
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 61 {
      Net:   Net_1031
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 62 {
      Net:   Net_1032
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 63 {
      Net:   Net_1033
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.311ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 5.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.96
                   Pterms :            3.21
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.274ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       8.46 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ * !Net_938
            + \ADC_SAR_Seq:Net_3935\
        );
        Output = \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_938, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: PosEdge(\ADC_SAR_Seq:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\ * 
              !\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\
        );
        Output = Net_938 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:bSAR_SEQ:nrq_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: PosEdge(\ADC_SAR_Seq:bSAR_SEQ:enable\)
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:bSAR_SEQ:bus_clk_nrq_reg\
        );
        Output = \ADC_SAR_Seq:bSAR_SEQ:nrq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\ADC_SAR_Seq:bSAR_SEQ:CtrlReg\
    PORT MAP (
        clock => \ADC_SAR_Seq:clock\ ,
        control_7 => \ADC_SAR_Seq:bSAR_SEQ:control_7\ ,
        control_6 => \ADC_SAR_Seq:bSAR_SEQ:control_6\ ,
        control_5 => \ADC_SAR_Seq:bSAR_SEQ:control_5\ ,
        control_4 => \ADC_SAR_Seq:bSAR_SEQ:control_4\ ,
        control_3 => \ADC_SAR_Seq:bSAR_SEQ:control_3\ ,
        control_2 => \ADC_SAR_Seq:bSAR_SEQ:control_2\ ,
        control_1 => \ADC_SAR_Seq:bSAR_SEQ:load_period\ ,
        control_0 => \ADC_SAR_Seq:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000110"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\ADC_SAR_Seq:bSAR_SEQ:EOCSts\
    PORT MAP (
        clock => \ADC_SAR_Seq:clock\ ,
        status_0 => Net_938 ,
        clk_en => \ADC_SAR_Seq:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_SAR_Seq:bSAR_SEQ:enable\)

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_10425, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_10425 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ (fanout=1)
        Properties               : 
        {
        }
}

synccell: Name =\ADC_SAR_Seq:Sync:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => \ADC_SAR_Seq:nrq\ ,
        out => \ADC_SAR_Seq:Net_3935\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Y:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1058 ,
        cs_addr_2 => \PWM_Y:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Y:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Y:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Y:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_10424
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_10424 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              Net_10424 * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_10424 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_10424
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_10424 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1100010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:ch_addr_5\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:ch_addr_4\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:ch_addr_3\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:ch_addr_2\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:ch_addr_1\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:ch_addr_1\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ * 
              \ADC_SAR_Seq:ch_addr_0\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ * 
              !\ADC_SAR_Seq:ch_addr_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_10424 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_10424
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_10424
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\ADC_SAR_Seq:bSAR_SEQ:ChannelCounter\
    PORT MAP (
        clock => \ADC_SAR_Seq:clock\ ,
        load => \ADC_SAR_Seq:bSAR_SEQ:load_period\ ,
        enable => \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ ,
        count_6 => \ADC_SAR_Seq:bSAR_SEQ:count_6\ ,
        count_5 => \ADC_SAR_Seq:ch_addr_5\ ,
        count_4 => \ADC_SAR_Seq:ch_addr_4\ ,
        count_3 => \ADC_SAR_Seq:ch_addr_3\ ,
        count_2 => \ADC_SAR_Seq:ch_addr_2\ ,
        count_1 => \ADC_SAR_Seq:ch_addr_1\ ,
        count_0 => \ADC_SAR_Seq:ch_addr_0\ ,
        tc => \ADC_SAR_Seq:bSAR_SEQ:cnt_tc\ ,
        clk_en => \ADC_SAR_Seq:bSAR_SEQ:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\ADC_SAR_Seq:bSAR_SEQ:enable\)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:bSAR_SEQ:cnt_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_937 * !\ADC_SAR_Seq:bSAR_SEQ:load_period\
        );
        Output = \ADC_SAR_Seq:bSAR_SEQ:cnt_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_1\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\ (fanout=65)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_10426 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=11, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Y:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Y:PWMUDB:control_7\
        );
        Output = \PWM_Y:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_6737, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Y:PWMUDB:runmode_enable\ * \PWM_Y:PWMUDB:cmp1_less\
        );
        Output = Net_6737 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Y:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Y:PWMUDB:cmp1_less\
        );
        Output = \PWM_Y:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Y:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1058) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Y:PWMUDB:prevCompare1\ * \PWM_Y:PWMUDB:cmp1_less\
        );
        Output = \PWM_Y:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Y:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Y:PWMUDB:runmode_enable\ * \PWM_Y:PWMUDB:tc_i\
        );
        Output = \PWM_Y:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Y:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1058 ,
        cs_addr_2 => \PWM_Y:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Y:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Y:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Y:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Y:PWMUDB:status_3\ ,
        chain_in => \PWM_Y:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Y:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Y:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1058 ,
        status_3 => \PWM_Y:PWMUDB:status_3\ ,
        status_2 => \PWM_Y:PWMUDB:status_2\ ,
        status_0 => \PWM_Y:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Y:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1058 ,
        control_7 => \PWM_Y:PWMUDB:control_7\ ,
        control_6 => \PWM_Y:PWMUDB:control_6\ ,
        control_5 => \PWM_Y:PWMUDB:control_5\ ,
        control_4 => \PWM_Y:PWMUDB:control_4\ ,
        control_3 => \PWM_Y:PWMUDB:control_3\ ,
        control_2 => \PWM_Y:PWMUDB:control_2\ ,
        control_1 => \PWM_Y:PWMUDB:control_1\ ,
        control_0 => \PWM_Y:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_5\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ (fanout=66)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:ch_addr_5\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:ch_addr_4\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:ch_addr_3\
            + !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:ch_addr_2\
            + \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active_split\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ (fanout=64)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_2\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_4\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:ch_addr_3\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ (fanout=66)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_X:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_X:PWMUDB:control_7\
        );
        Output = \PWM_X:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2361, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_X:PWMUDB:runmode_enable\ * \PWM_X:PWMUDB:cmp1_less\
        );
        Output = Net_2361 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_X:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_X:PWMUDB:cmp1_less\
        );
        Output = \PWM_X:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_X:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_341) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_X:PWMUDB:prevCompare1\ * \PWM_X:PWMUDB:cmp1_less\
        );
        Output = \PWM_X:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_X:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_X:PWMUDB:runmode_enable\ * \PWM_X:PWMUDB:tc_i\
        );
        Output = \PWM_X:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_X:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_341 ,
        cs_addr_2 => \PWM_X:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_X:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_X:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_X:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_X:PWMUDB:status_3\ ,
        chain_in => \PWM_X:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_X:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_X:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_341 ,
        status_3 => \PWM_X:PWMUDB:status_3\ ,
        status_2 => \PWM_X:PWMUDB:status_2\ ,
        status_0 => \PWM_X:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_X:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_341 ,
        control_7 => \PWM_X:PWMUDB:control_7\ ,
        control_6 => \PWM_X:PWMUDB:control_6\ ,
        control_5 => \PWM_X:PWMUDB:control_5\ ,
        control_4 => \PWM_X:PWMUDB:control_4\ ,
        control_3 => \PWM_X:PWMUDB:control_3\ ,
        control_2 => \PWM_X:PWMUDB:control_2\ ,
        control_1 => \PWM_X:PWMUDB:control_1\ ,
        control_0 => \PWM_X:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Z:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4448 ,
        cs_addr_2 => \PWM_Z:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Z:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Z:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Z:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_S:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_4563 ,
        cs_addr_2 => \PWM_S:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_S:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_S:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_S:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_X:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_341 ,
        cs_addr_2 => \PWM_X:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_X:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_X:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_X:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Z:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4448) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Z:PWMUDB:control_7\
        );
        Output = \PWM_Z:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_7150, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4448) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Z:PWMUDB:runmode_enable\ * \PWM_Z:PWMUDB:cmp1_less\
        );
        Output = Net_7150 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Z:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4448) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Z:PWMUDB:cmp1_less\
        );
        Output = \PWM_Z:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Z:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4448) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Z:PWMUDB:prevCompare1\ * \PWM_Z:PWMUDB:cmp1_less\
        );
        Output = \PWM_Z:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Z:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Z:PWMUDB:runmode_enable\ * \PWM_Z:PWMUDB:tc_i\
        );
        Output = \PWM_Z:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Z:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4448 ,
        cs_addr_2 => \PWM_Z:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Z:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Z:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Z:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Z:PWMUDB:status_3\ ,
        chain_in => \PWM_Z:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Z:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Z:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4448 ,
        status_3 => \PWM_Z:PWMUDB:status_3\ ,
        status_2 => \PWM_Z:PWMUDB:status_2\ ,
        status_0 => \PWM_Z:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Z:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4448 ,
        control_7 => \PWM_Z:PWMUDB:control_7\ ,
        control_6 => \PWM_Z:PWMUDB:control_6\ ,
        control_5 => \PWM_Z:PWMUDB:control_5\ ,
        control_4 => \PWM_Z:PWMUDB:control_4\ ,
        control_3 => \PWM_Z:PWMUDB:control_3\ ,
        control_2 => \PWM_Z:PWMUDB:control_2\ ,
        control_1 => \PWM_Z:PWMUDB:control_1\ ,
        control_0 => \PWM_Z:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=7, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ADC_SAR_Seq:clock\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ADC_SAR_Seq:AMuxHw_2_Decoder_is_active\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_5\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_4\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_3\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_2\ * 
              !\ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_1\ * 
              \ADC_SAR_Seq:AMuxHw_2_Decoder_old_id_0\
        );
        Output = \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_S:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4563) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:control_7\
        );
        Output = \PWM_S:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_7316, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4563) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:runmode_enable\ * \PWM_S:PWMUDB:cmp1_less\
        );
        Output = Net_7316 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_S:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4563) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:cmp1_less\
        );
        Output = \PWM_S:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_S:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_4563) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_S:PWMUDB:prevCompare1\ * \PWM_S:PWMUDB:cmp1_less\
        );
        Output = \PWM_S:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_S:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_S:PWMUDB:runmode_enable\ * \PWM_S:PWMUDB:tc_i\
        );
        Output = \PWM_S:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_S:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_4563 ,
        cs_addr_2 => \PWM_S:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_S:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_S:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_S:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_S:PWMUDB:status_3\ ,
        chain_in => \PWM_S:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_S:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_S:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_4563 ,
        status_3 => \PWM_S:PWMUDB:status_3\ ,
        status_2 => \PWM_S:PWMUDB:status_2\ ,
        status_0 => \PWM_S:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_S:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_4563 ,
        control_7 => \PWM_S:PWMUDB:control_7\ ,
        control_6 => \PWM_S:PWMUDB:control_6\ ,
        control_5 => \PWM_S:PWMUDB:control_5\ ,
        control_4 => \PWM_S:PWMUDB:control_4\ ,
        control_3 => \PWM_S:PWMUDB:control_3\ ,
        control_2 => \PWM_S:PWMUDB:control_2\ ,
        control_1 => \PWM_S:PWMUDB:control_1\ ,
        control_0 => \PWM_S:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_Seq:IRQ\
        PORT MAP (
            interrupt => Net_938 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_RxD
        PORT MAP (
            interrupt => Net_10426 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_y_home
        PORT MAP (
            interrupt => Net_6131 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_z_home
        PORT MAP (
            interrupt => Net_2453 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_xy_end
        PORT MAP (
            interrupt => Net_9411 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_x_home
        PORT MAP (
            interrupt => Net_3969 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =isr_cork
        PORT MAP (
            interrupt => Net_2557 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =isr_z_end
        PORT MAP (
            interrupt => Net_2455 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\ADC_SAR_Seq:FinalBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq:Net_3698\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq:nrq\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\ADC_SAR_Seq:TempBuf\
        PORT MAP (
            dmareq => \ADC_SAR_Seq:Net_3830\ ,
            termin => zero ,
            termout => \ADC_SAR_Seq:Net_3698\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =Pin_int_y_home
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_6131 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "5eba9dc9-2284-410c-92f6-eeaff14a1f29"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Step_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_S(0)__PA ,
        input => Net_7316 ,
        pad => Step_S(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Enable_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_S(0)__PA ,
        pad => Enable_S(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Direction_S(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Direction_S(0)__PA ,
        pad => Direction_S(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Step_Z(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_Z(0)__PA ,
        input => Net_7150 ,
        pad => Step_Z(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Enable_Z(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_Z(0)__PA ,
        pad => Enable_Z(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Direction_Z(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Direction_Z(0)__PA ,
        pad => Direction_Z(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Enable_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_Y(0)__PA ,
        pad => Enable_Y(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_int_y_home(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_int_y_home(0)__PA ,
        pad => Pin_int_y_home(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =Pin_int_z_home
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_2453 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "7874f902-d575-44ed-95cf-812d0c3b93b2"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = Step_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_X(0)__PA ,
        input => Net_2361 ,
        pad => Step_X(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Enable_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enable_X(0)__PA ,
        pad => Enable_X(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Direction_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Direction_X(0)__PA ,
        pad => Direction_X(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_int_z_home(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_int_z_home(0)__PA ,
        pad => Pin_int_z_home(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =Pin_int_xy_end
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_9411 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "3f1098c8-a31a-4684-b21e-79f2ec2425db"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Step_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Step_Y(0)__PA ,
        input => Net_6737 ,
        pad => Step_Y(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Direction_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Direction_Y(0)__PA ,
        pad => Direction_Y(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_int_xy_end(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_int_xy_end(0)__PA ,
        pad => Pin_int_xy_end(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =Pin_int_x_home
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_3969 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "a64fa7d4-ffb1-4adb-a276-d67ee0b0858b"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_X(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_X(0)__PA ,
        analog_term => Net_939 ,
        pad => Pin_X(0)_PAD ,
        input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Y(0)__PA ,
        analog_term => Net_940 ,
        pad => Pin_Y(0)_PAD ,
        input => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_int_x_home(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_int_x_home(0)__PA ,
        pad => Pin_int_x_home(0)_PAD );
    Properties:
    {
    }

Port 12 generates interrupt for logical port:
    logicalport: Name =Pin_int_cork
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_2557 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "99ca3f2a-2b5e-4d35-a251-1482e34b8a0a"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_int_cork(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_int_cork(0)__PA ,
        pad => Pin_int_cork(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_10424 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_10425 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =Pin_int_z_end
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_2455 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "985ee57a-c2fe-42d3-9194-8fe7f946f32b"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_int_z_end(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_int_z_end(0)__PA ,
        pad => Pin_int_z_end(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_SAR_Seq:clock\ ,
            dclk_0 => \ADC_SAR_Seq:clock_local\ ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => Net_1058 ,
            dclk_2 => Net_1058_local ,
            dclk_glb_3 => Net_341 ,
            dclk_3 => Net_341_local ,
            dclk_glb_4 => Net_4448 ,
            dclk_4 => Net_4448_local ,
            dclk_glb_5 => Net_4563 ,
            dclk_5 => Net_4563_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_Seq:SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_Seq:SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\ADC_SAR_Seq:SAR:ADC_SAR\
        PORT MAP (
            vplus => \ADC_SAR_Seq:Net_2803\ ,
            vminus => \ADC_SAR_Seq:SAR:Net_126\ ,
            ext_pin => \ADC_SAR_Seq:SAR:Net_209\ ,
            vrefhi_out => \ADC_SAR_Seq:SAR:Net_126\ ,
            vref => \ADC_SAR_Seq:SAR:Net_235\ ,
            clk_udb => \ADC_SAR_Seq:clock_local\ ,
            irq => \ADC_SAR_Seq:SAR:Net_252\ ,
            next => Net_937 ,
            data_out_udb_11 => \ADC_SAR_Seq:SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_Seq:SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_Seq:SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_Seq:SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_Seq:SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_Seq:SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_Seq:SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_Seq:SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_Seq:SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_Seq:SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_Seq:SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_Seq:SAR:Net_207_0\ ,
            eof_udb => \ADC_SAR_Seq:Net_3830\ );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_SAR_Seq:AMuxHw_2\
        PORT MAP (
            muxin_63 => Net_1033 ,
            muxin_62 => Net_1032 ,
            muxin_61 => Net_1031 ,
            muxin_60 => Net_1030 ,
            muxin_59 => Net_1029 ,
            muxin_58 => Net_1028 ,
            muxin_57 => Net_1027 ,
            muxin_56 => Net_1026 ,
            muxin_55 => Net_1025 ,
            muxin_54 => Net_1024 ,
            muxin_53 => Net_1023 ,
            muxin_52 => Net_1022 ,
            muxin_51 => Net_1021 ,
            muxin_50 => Net_1020 ,
            muxin_49 => Net_1019 ,
            muxin_48 => Net_1018 ,
            muxin_47 => Net_1017 ,
            muxin_46 => Net_1015 ,
            muxin_45 => Net_1013 ,
            muxin_44 => Net_1012 ,
            muxin_43 => Net_1010 ,
            muxin_42 => Net_1008 ,
            muxin_41 => Net_1007 ,
            muxin_40 => Net_1005 ,
            muxin_39 => Net_1003 ,
            muxin_38 => Net_1002 ,
            muxin_37 => Net_1000 ,
            muxin_36 => Net_998 ,
            muxin_35 => Net_997 ,
            muxin_34 => Net_995 ,
            muxin_33 => Net_993 ,
            muxin_32 => Net_992 ,
            muxin_31 => Net_990 ,
            muxin_30 => Net_988 ,
            muxin_29 => Net_987 ,
            muxin_28 => Net_985 ,
            muxin_27 => Net_983 ,
            muxin_26 => Net_982 ,
            muxin_25 => Net_980 ,
            muxin_24 => Net_978 ,
            muxin_23 => Net_977 ,
            muxin_22 => Net_975 ,
            muxin_21 => Net_973 ,
            muxin_20 => Net_972 ,
            muxin_19 => Net_970 ,
            muxin_18 => Net_968 ,
            muxin_17 => Net_967 ,
            muxin_16 => Net_965 ,
            muxin_15 => Net_963 ,
            muxin_14 => Net_962 ,
            muxin_13 => Net_960 ,
            muxin_12 => Net_958 ,
            muxin_11 => Net_957 ,
            muxin_10 => Net_955 ,
            muxin_9 => Net_953 ,
            muxin_8 => Net_952 ,
            muxin_7 => Net_950 ,
            muxin_6 => Net_948 ,
            muxin_5 => Net_947 ,
            muxin_4 => Net_945 ,
            muxin_3 => Net_943 ,
            muxin_2 => Net_942 ,
            muxin_1 => Net_940 ,
            muxin_0 => Net_939 ,
            hw_ctrl_en_63 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_63\ ,
            hw_ctrl_en_62 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_62\ ,
            hw_ctrl_en_61 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_61\ ,
            hw_ctrl_en_60 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_60\ ,
            hw_ctrl_en_59 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_59\ ,
            hw_ctrl_en_58 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_58\ ,
            hw_ctrl_en_57 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_57\ ,
            hw_ctrl_en_56 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_56\ ,
            hw_ctrl_en_55 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_55\ ,
            hw_ctrl_en_54 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_54\ ,
            hw_ctrl_en_53 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_53\ ,
            hw_ctrl_en_52 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_52\ ,
            hw_ctrl_en_51 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_51\ ,
            hw_ctrl_en_50 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_50\ ,
            hw_ctrl_en_49 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_49\ ,
            hw_ctrl_en_48 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_48\ ,
            hw_ctrl_en_47 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_47\ ,
            hw_ctrl_en_46 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_46\ ,
            hw_ctrl_en_45 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_45\ ,
            hw_ctrl_en_44 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_44\ ,
            hw_ctrl_en_43 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_43\ ,
            hw_ctrl_en_42 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_42\ ,
            hw_ctrl_en_41 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_41\ ,
            hw_ctrl_en_40 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_40\ ,
            hw_ctrl_en_39 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_39\ ,
            hw_ctrl_en_38 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_38\ ,
            hw_ctrl_en_37 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_37\ ,
            hw_ctrl_en_36 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_36\ ,
            hw_ctrl_en_35 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_35\ ,
            hw_ctrl_en_34 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_34\ ,
            hw_ctrl_en_33 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_33\ ,
            hw_ctrl_en_32 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_32\ ,
            hw_ctrl_en_31 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_31\ ,
            hw_ctrl_en_30 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_30\ ,
            hw_ctrl_en_29 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_29\ ,
            hw_ctrl_en_28 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_28\ ,
            hw_ctrl_en_27 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_27\ ,
            hw_ctrl_en_26 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_26\ ,
            hw_ctrl_en_25 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_25\ ,
            hw_ctrl_en_24 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_24\ ,
            hw_ctrl_en_23 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_23\ ,
            hw_ctrl_en_22 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_22\ ,
            hw_ctrl_en_21 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_21\ ,
            hw_ctrl_en_20 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_20\ ,
            hw_ctrl_en_19 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_19\ ,
            hw_ctrl_en_18 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_18\ ,
            hw_ctrl_en_17 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_17\ ,
            hw_ctrl_en_16 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_16\ ,
            hw_ctrl_en_15 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_15\ ,
            hw_ctrl_en_14 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_14\ ,
            hw_ctrl_en_13 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_13\ ,
            hw_ctrl_en_12 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_12\ ,
            hw_ctrl_en_11 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_11\ ,
            hw_ctrl_en_10 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_10\ ,
            hw_ctrl_en_9 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_9\ ,
            hw_ctrl_en_8 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_8\ ,
            hw_ctrl_en_7 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_7\ ,
            hw_ctrl_en_6 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_6\ ,
            hw_ctrl_en_5 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_5\ ,
            hw_ctrl_en_4 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_4\ ,
            hw_ctrl_en_3 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_3\ ,
            hw_ctrl_en_2 => \ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_2\ ,
            vout => \ADC_SAR_Seq:Net_2803\ );
        Properties:
        {
            api_type = 2
            connect_mode = 1
            cy_registers = ""
            hw_control = 1
            init_mux_sel = "0000000000000000000000000000000000000000000000000000000000000000"
            muxin_width = 64
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+--------------------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |         Step_S(0) | In(Net_7316)
     |   1 |     * |      NONE |         CMOS_OUT |       Enable_S(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |    Direction_S(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         Step_Z(0) | In(Net_7150)
     |   4 |     * |      NONE |         CMOS_OUT |       Enable_Z(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |    Direction_Z(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |       Enable_Y(0) | 
     |   7 |     * |    RISING |     HI_Z_DIGITAL | Pin_int_y_home(0) | 
-----+-----+-------+-----------+------------------+-------------------+--------------------------------------------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |         Step_X(0) | In(Net_2361)
     |   5 |     * |      NONE |         CMOS_OUT |       Enable_X(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    Direction_X(0) | 
     |   7 |     * |    RISING |     HI_Z_DIGITAL | Pin_int_z_home(0) | 
-----+-----+-------+-----------+------------------+-------------------+--------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |         Step_Y(0) | In(Net_6737)
     |   2 |     * |      NONE |         CMOS_OUT |    Direction_Y(0) | 
     |   3 |     * |    RISING |     HI_Z_DIGITAL | Pin_int_xy_end(0) | 
-----+-----+-------+-----------+------------------+-------------------+--------------------------------------------------------------
   3 |   0 |     * |      NONE |      HI_Z_ANALOG |          Pin_X(0) | In(\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_0\), Analog(Net_939)
     |   1 |     * |      NONE |      HI_Z_ANALOG |          Pin_Y(0) | In(\ADC_SAR_Seq:AMuxHw_2_Decoder_one_hot_1\), Analog(Net_940)
     |   2 |     * |    RISING |     HI_Z_DIGITAL | Pin_int_x_home(0) | 
-----+-----+-------+-----------+------------------+-------------------+--------------------------------------------------------------
  12 |   0 |     * |    RISING |     HI_Z_DIGITAL |   Pin_int_cork(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |           Rx_1(0) | FB(Net_10424)
     |   7 |     * |      NONE |         CMOS_OUT |           Tx_1(0) | In(Net_10425)
-----+-----+-------+-----------+------------------+-------------------+--------------------------------------------------------------
  15 |   0 |     * |    RISING |     HI_Z_DIGITAL |  Pin_int_z_end(0) | 
-------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 6s.584ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.076ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.469ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in StepperMotor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.911ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.465ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 18s.288ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 18s.290ms
API generation phase: Elapsed time ==> 3s.290ms
Dependency generation phase: Elapsed time ==> 0s.070ms
Cleanup phase: Elapsed time ==> 0s.002ms
