#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Dec 21 14:56:08 2018
# Process ID: 2388
# Current directory: D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2304 D:\SHS\Research\zycap_core\core\vivado\ipcore\zycap_dcp\zycap_dcp.xpr
# Log file: D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/vivado.log
# Journal file: D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.xpr
INFO: [Project 1-313] Project file moved from 'D:/SHS/Research/vivadopr/ip_repo/zycap_dcp' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zycap.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zycap_axi_dma_0_0

INFO: [Project 1-230] Project 'zycap_dcp.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 786.840 ; gain = 102.438
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_dma:7.1 [get_ips  zycap_axi_dma_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- shs.ntu:zycap:icap_ctrl:1.0 - icap_ctrl_0
Successfully read diagram <zycap> from BD file <D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd>
Upgrading 'D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd'
WARNING: [IP_Flow 19-4316] Parameter 'c_increase_throughput' is no longer present on the upgraded IP 'zycap_axi_dma_0_0', and cannot be set to '0'
INFO: [IP_Flow 19-3422] Upgraded zycap_axi_dma_0_0 (AXI Direct Memory Access 7.1) from revision 18 to revision 16
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'zycap_axi_dma_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd> 
Wrote  : <D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/ui/bd_a8434a33.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 873.746 ; gain = 78.035
export_ip_user_files -of_objects [get_ips zycap_axi_dma_0_0] -no_script -sync -force -quiet
startgroup
endgroup
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project part 'xc7z020clg484-1' does not match with the 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part settings. The project part will be reset to 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-1)
report_ip_status -name ip_status 
upgrade_ip [get_ips  {zycap_icap_ctrl_0_1 zycap_axi_dma_0_0}] -log ip_upgrade.log
Upgrading 'D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd'
INFO: [IP_Flow 19-3420] Updated zycap_axi_dma_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated zycap_icap_ctrl_0_1 to use current project options
Wrote  : <D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {zycap_icap_ctrl_0_1 zycap_axi_dma_0_0}] -no_script -sync -force -quiet
report_ip_status -name ip_status 
ipx::package_project -root_dir D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/./../ip_repo -vendor user.shs -library user -taxonomy /UserIP -module zycap -import_files
Wrote  : <D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd> 
VHDL Output written to : D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/synth/zycap.v
VHDL Output written to : D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/sim/zycap.v
VHDL Output written to : D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/hdl/zycap_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block icap_ctrl_0 .
Exporting to file D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/hw_handoff/zycap.hwh
Generated Block Design Tcl file D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/hw_handoff/zycap_bd.tcl
Generated Hardware Definition File D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/synth/zycap.hwdef
WARNING: [IP_Flow 19-4963] zycap_axi_dma_0_0 has board value specified. The packaged IP will be restricted to usage with board 'tul.com.tw:pynq-z2:part0:1.0'
ERROR: [IP_Flow 19-272] [HDL Parser] Unable to determine HDL language of top-level HDL model, src/zycap.hwdef.
WARNING: [IP_Flow 19-529] Port Map 'RST': Port named 'axi_resetn' does not exist.
WARNING: [IP_Flow 19-529] Port Map 'CLK': Port named 's_axi_lite_aclk' does not exist.
WARNING: [IP_Flow 19-529] Port Map 'INTERRUPT': Port named 'mm2s_introut' does not exist.
ERROR: [Common 17-39] 'ipx::package_project' failed due to earlier errors.
make_wrapper -files [get_files D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd] -top
add_files -norecurse D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/hdl/zycap_wrapper.v
export_ip_user_files -of_objects  [get_files D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd] -no_script -reset -force -quiet
remove_files  D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/zycap.bd
export_ip_user_files -of_objects  [get_files D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/hdl/zycap_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/hdl/zycap_wrapper.v
import_files -norecurse D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/synth/zycap.v
import_files -norecurse {D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/ip/zycap_icap_ctrl_0_1/zycap_icap_ctrl_0_1.xci D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/bd/zycap/ip/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xci}
export_ip_user_files -of_objects  [get_files  {D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/ip/zycap_icap_ctrl_0_1/zycap_icap_ctrl_0_1.xci D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs/sources_1/ip/zycap_axi_dma_0_0/zycap_axi_dma_0_0.xci}] -lib_map_path [list {modelsim=D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.cache/compile_simlib/modelsim} {questa=D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.cache/compile_simlib/questa} {riviera=D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.cache/compile_simlib/riviera} {activehdl=D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
ipx::package_project -root_dir D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap -vendor user.shs -library user -taxonomy /UserIP -import_files -set_current false
WARNING: [IP_Flow 19-4963] zycap_icap_ctrl_0_1 has board value specified. The packaged IP will be restricted to usage with board 'tul.com.tw:pynq-z2:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MM2S' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'BUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_BRESP' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_BURST' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_CACHE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_LOCK' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_PROT' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_QOS' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_REGION' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_RRESP' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_WSTRB' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'MAX_BURST_LENGTH' with value '256'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'NUM_READ_OUTSTANDING' with value '2'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'NUM_READ_THREADS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'NUM_WRITE_OUTSTANDING' with value '2'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'NUM_WRITE_THREADS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'PHASE' with value '0.000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'READ_WRITE_MODE' with value 'READ_ONLY'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'RUSER_BITS_PER_BYTE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'SUPPORTS_NARROW_BURST' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'WUSER_BITS_PER_BYTE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'BUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_BRESP' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_BURST' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_CACHE' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_LOCK' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_PROT' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_QOS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_REGION' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_RRESP' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_WSTRB' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'MAX_BURST_LENGTH' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'NUM_READ_OUTSTANDING' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'NUM_READ_THREADS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'NUM_WRITE_OUTSTANDING' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'NUM_WRITE_THREADS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PHASE' with value '0.000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'READ_WRITE_MODE' with value 'READ_WRITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'RUSER_BITS_PER_BYTE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'SUPPORTS_NARROW_BURST' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'WUSER_BITS_PER_BYTE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK.S_AXI_LITE_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK.S_AXI_LITE_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE:M_AXI_MM2S'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK.S_AXI_LITE_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK.S_AXI_LITE_ACLK': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK.S_AXI_LITE_ACLK': Added interface parameter 'PHASE' with value '0.000'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'INTR.MM2S_INTROUT' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'INTR.MM2S_INTROUT': Added interface parameter 'PortWidth' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'INTR.MM2S_INTROUT': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST.AXI_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'RST.AXI_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ipx::unload_core d:/SHS/Research/zycap_core/core/vivado/ipcore/zycap/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap d:/SHS/Research/zycap_core/core/vivado/ipcore/zycap/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1060.406 ; gain = 25.563
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {d:/SHS/Research/zycap_core/core/vivado/ipcore/zycap d:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs'.
ERROR: [Common 17-39] 'update_ip_catalog' failed due to earlier errors.
close_project
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Dec 21 15:06:40 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 21 15:06:40 2018...
open_project D:/SHS/Research/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project/partial_led_test_v1_0_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/SHS/Research/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project'
INFO: [Project 1-313] Project file moved from 'd:/shs/research/vivadopr/ip_repo/partial_led_test_1.0/partial_led_test_v1_0_project' since last save.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/SHS/Research/SHS/Research/vivadopr/ip_repo'; using path 'd:/SHS/Research/vivadopr/ip_repo' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/SHS/Research/SHS/Research/vivadopr/zyicap_hw'; using path 'd:/SHS/Research/vivadopr/zyicap_hw' instead.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'partial_led_test_v1_0_project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/vivadopr/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/vivadopr/zyicap_hw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'shs.ntu:zycap:icap_ctrl:1.0'. The one found in IP location 'd:/SHS/Research/vivadopr/ip_repo/zycap_dcp/zycap_dcp.srcs/sources_1/zyicap_hw/zyicap_hw.srcs/sources_1/imports' will take precedence over the same IP in location d:/SHS/Research/vivadopr/zyicap_hw/zyicap_hw.srcs/sources_1/imports
update_compile_order -fileset sources_1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project part 'xc7z020clg484-1' does not match with the 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part settings. The project part will be reset to 'TUL.COM.TW:PYNQ-Z2:PART0:1.0' board part.
INFO: [Project 1-152] Project part set to zynq (xc7z020clg400-1)
update_ip_catalog
update_ip_catalog
ipx::open_ipxact_file D:/SHS/Research/zycap_core/core/vivado/ipcore/partial_led_test_1.0/component.xml
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {d:/SHS/Research/zycap_core/core/vivado/ipcore/partial_led_test_1.0 d:/SHS/Research/vivadopr/ip_repo d:/SHS/Research/vivadopr/zyicap_hw} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/partial_led_test_1.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/partial_led_test_1.0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/SHS/Research/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/vivadopr/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/vivadopr/zyicap_hw'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'edu.sg:user:partial_led_test:1.0'. The one found in IP location 'd:/SHS/Research/zycap_core/core/vivado/ipcore/partial_led_test_1.0' will take precedence over the same IP in location d:/SHS/Research/vivadopr/ip_repo/partial_led_test_1.0
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'shs.ntu:zycap:icap_ctrl:1.0'. The one found in IP location 'd:/SHS/Research/vivadopr/ip_repo/zycap_dcp/zycap_dcp.srcs/sources_1/zyicap_hw/zyicap_hw.srcs/sources_1/imports' will take precedence over the same IP in location d:/SHS/Research/vivadopr/zyicap_hw/zyicap_hw.srcs/sources_1/imports
close_project
open_project D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap -vendor user.shs -library user -taxonomy /UserIP -import_files -set_current false -force
WARNING: [IP_Flow 19-4963] zycap_icap_ctrl_0_1 has board value specified. The packaged IP will be restricted to usage with board 'tul.com.tw:pynq-z2:part0:1.0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI_MM2S' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'BUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_BRESP' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_BURST' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_CACHE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_LOCK' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_PROT' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_QOS' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_REGION' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_RRESP' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'HAS_WSTRB' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'MAX_BURST_LENGTH' with value '256'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'NUM_READ_OUTSTANDING' with value '2'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'NUM_READ_THREADS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'NUM_WRITE_OUTSTANDING' with value '2'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'NUM_WRITE_THREADS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'PHASE' with value '0.000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'READ_WRITE_MODE' with value 'READ_ONLY'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'RUSER_BITS_PER_BYTE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'SUPPORTS_NARROW_BURST' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'WUSER_BITS_PER_BYTE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI_MM2S': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ADDR_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ARUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'AWUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'BUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_BRESP' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_BURST' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_CACHE' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_LOCK' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_PROT' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_QOS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_REGION' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_RRESP' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'HAS_WSTRB' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'MAX_BURST_LENGTH' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'NUM_READ_OUTSTANDING' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'NUM_READ_THREADS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'NUM_WRITE_OUTSTANDING' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'NUM_WRITE_THREADS' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PHASE' with value '0.000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'READ_WRITE_MODE' with value 'READ_WRITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'RUSER_BITS_PER_BYTE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'RUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'SUPPORTS_NARROW_BURST' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'WUSER_BITS_PER_BYTE' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'WUSER_WIDTH' with value '0'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK.S_AXI_LITE_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK.S_AXI_LITE_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE:M_AXI_MM2S'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK.S_AXI_LITE_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK.S_AXI_LITE_ACLK': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'CLK.S_AXI_LITE_ACLK': Added interface parameter 'PHASE' with value '0.000'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'INTR.MM2S_INTROUT' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'INTR.MM2S_INTROUT': Added interface parameter 'PortWidth' with value '1'.
INFO: [IP_Flow 19-4728] Bus Interface 'INTR.MM2S_INTROUT': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RST.AXI_RESETN' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'RST.AXI_RESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
ipx::unload_core d:/SHS/Research/zycap_core/core/vivado/ipcore/zycap/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory D:/SHS/Research/zycap_core/core/vivado/ipcore/zycap d:/SHS/Research/zycap_core/core/vivado/ipcore/zycap/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap_dcp/zycap_dcp.srcs'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.059 ; gain = 8.094
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/SHS/Research/zycap_core/core/vivado/ipcore/zycap
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/SHS/Research/zycap_core/core/vivado/ipcore/zycap'
