{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1721716361813 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adcdac_test EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"adcdac_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721716361880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721716361919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721716361919 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 2013 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1721716361966 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 2014 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1721716361966 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 2015 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1721716361966 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 45 -1 0 } } { "" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 2013 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1721716361966 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721716362470 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1721716362688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1721716362688 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1721716362688 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721716362688 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 26804 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721716362706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 26806 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721716362706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 26808 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721716362706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 26810 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721716362706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 26812 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1721716362706 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1721716362706 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1721716362711 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1721716362752 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1721716363986 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1721716363986 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1721716363986 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1721716363986 ""}
{ "Info" "ISTA_SDC_FOUND" "adcdac_test.sdc " "Reading SDC File: 'adcdac_test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1721716364052 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "adcdac_test.sdc 9 CLOCK_50 port " "Ignored filter at adcdac_test.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.sdc" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1721716364053 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock adcdac_test.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at adcdac_test.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.sdc" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364055 ""}  } { { "D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.sdc" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1721716364055 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364067 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364067 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst20\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364067 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1721716364067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1721716364067 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst20\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst20\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1721716364085 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1721716364085 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst20\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "The master clock for this clock assignment could not be derived.  Clock: inst20\|altpll_component\|auto_generated\|pll1\|clk\[1\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1721716364085 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1721716364085 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst20\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "The master clock for this clock assignment could not be derived.  Clock: inst20\|altpll_component\|auto_generated\|pll1\|clk\[2\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst20\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1721716364085 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1721716364085 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1721716364087 "|adcdac_test|CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1721716364118 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst20\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst20\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364152 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst20\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst20\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364152 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst20\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst20\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364152 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1721716364152 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1721716364153 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364153 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1721716364153 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721716364153 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721716364526 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 80 -1 0 } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 2013 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721716364526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721716364526 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 80 -1 0 } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 2013 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721716364526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721716364526 ""}  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 80 -1 0 } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:inst20|altpll:altpll_component|PLL_altpll2:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 2013 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721716364526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721716364526 ""}  } { { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 23182 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721716364526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1721716364527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 25282 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721716364527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 23725 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1721716364527 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1721716364527 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 24472 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1721716364527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1721716365696 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721716365715 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721716365716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721716365737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1721716365762 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1721716365780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1721716365941 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "11 EC " "Packed 11 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1721716365960 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721716365960 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 clk\[0\] CLK_ADC_1~output " "PLL \"PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK_ADC_1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 45 -1 0 } } { "altpll.tdf" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 232 104 360 416 "inst20" "" } } } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 240 768 944 256 "CLK_ADC_1" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1721716366050 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 clk\[0\] CLK_ADC~output " "PLL \"PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK_ADC~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 45 -1 0 } } { "altpll.tdf" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 232 104 360 416 "inst20" "" } } } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 280 768 944 296 "CLK_ADC" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1721716366050 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1 clk\[1\] CLK_DAC~output " "PLL \"PLL:inst20\|altpll:altpll_component\|PLL_altpll2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"CLK_DAC~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll2.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/db/pll_altpll2.v" 45 -1 0 } } { "altpll.tdf" "" { Text "f:/fpga/quartusii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.v" "" { Text "D:/Desktop/2024_E_Design/2023C/fpga_2/PLL.v" 102 0 0 } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 232 104 360 416 "inst20" "" } } } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 1072 960 1136 1088 "CLK_DAC" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1721716366051 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_DAC_1 " "Node \"CLK_DAC_1\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_DAC_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[0\] " "Node \"DAT_DAC_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[10\] " "Node \"DAT_DAC_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[11\] " "Node \"DAT_DAC_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[1\] " "Node \"DAT_DAC_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[2\] " "Node \"DAT_DAC_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[3\] " "Node \"DAT_DAC_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[4\] " "Node \"DAT_DAC_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[5\] " "Node \"DAT_DAC_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[6\] " "Node \"DAT_DAC_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[7\] " "Node \"DAT_DAC_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[8\] " "Node \"DAT_DAC_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_DAC_1\[9\] " "Node \"DAT_DAC_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_DAC_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[1\] " "Node \"switch\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[2\] " "Node \"switch\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch\[3\] " "Node \"switch\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "switch\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1721716366515 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1721716366515 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721716366517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721716367664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721716369213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721716369256 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721716371105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721716371105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721716372417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1721716375265 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721716375265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721716375848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1721716375852 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1721716375852 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721716375852 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.97 " "Total time spent on timing analysis during the Fitter is 1.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1721716376049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721716376105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721716376620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1721716376666 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1721716377271 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721716378715 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1721716379629 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartusii/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartusii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "rtl/adcdac_test.bdf" "" { Schematic "D:/Desktop/2024_E_Design/2023C/fpga_2/rtl/adcdac_test.bdf" { { 432 -152 24 448 "KEY" "" } } } } { "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartusii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Desktop/2024_E_Design/2023C/fpga_2/" { { 0 { 0 ""} 0 577 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1721716379664 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1721716379664 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.fit.smsg " "Generated suppressed messages file D:/Desktop/2024_E_Design/2023C/fpga_2/adcdac_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1721716380432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5724 " "Peak virtual memory: 5724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1721716381921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 14:33:01 2024 " "Processing ended: Tue Jul 23 14:33:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1721716381921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1721716381921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1721716381921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721716381921 ""}
