{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 16:22:26 2015 " "Info: Processing started: Mon May 11 16:22:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zamek -c zamek " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zamek -c zamek" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zamek.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zamek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zamek-Behavioral " "Info: Found design unit 1: zamek-Behavioral" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zamek " "Info: Found entity 1: zamek" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zamek " "Info: Elaborating entity \"zamek\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(62) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(62): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(62) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(62): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(66) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(66): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(66) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(66): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(70) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(70): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(70) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(70): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(74) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(74): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(74) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(74): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(79) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(79): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(79) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(79): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(83) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(83): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(83) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(83): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(87) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(87): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(87) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(87): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(91) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(91): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(91) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(91): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(96) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(96): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(96) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(96): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(100) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(100): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(100) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(100): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(104) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(104): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(104) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(104): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(108) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(108): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(108) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(108): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(113) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(113): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(113) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(113): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(117) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(117): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(117) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(117): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(121) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(121): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(121) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(121): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(125) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(125): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hsl_ok zamek.vhd(125) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(125): signal \"hsl_ok\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(145) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(145): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(145) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(145): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(149) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(149): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(149) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(149): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(153) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(153): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(153) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(153): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(157) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(157): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(157) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(157): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(162) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(162): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(162) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(162): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(166) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(166): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(166) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(166): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(170) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(170): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(170) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(170): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(174) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(174): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(174) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(174): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(179) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(179): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(179) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(179): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(183) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(183): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(183) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(183): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(187) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(187): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(187) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(187): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(191) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(191): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(191) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(191): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(196) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(196): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(196) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(196): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(200) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(200): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(200) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(200): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(204) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(204): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(204) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(204): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs zamek.vhd(208) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(208): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(208) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(208): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(216) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(216): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(217) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(217): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "but_blue_st zamek.vhd(218) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(218): signal \"but_blue_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "heslo_kon zamek.vhd(223) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(223): signal \"heslo_kon\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "heslo zamek.vhd(223) " "Warning (10492): VHDL Process Statement warning at zamek.vhd(223): signal \"heslo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "heslo zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"heslo\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pole0 zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"pole0\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "polek zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"polek\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hsl_ok zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"hsl_ok\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "yellow zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"yellow\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "heslo_kon zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"heslo_kon\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "but_blue_st zamek.vhd(59) " "Warning (10631): VHDL Process Statement warning at zamek.vhd(59): inferring latch(es) for signal or variable \"but_blue_st\", which holds its previous value in one or more paths through the process" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "but_blue_st zamek.vhd(59) " "Info (10041): Inferred latch for \"but_blue_st\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[0\]\[0\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[0\]\[0\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[0\]\[1\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[0\]\[1\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[0\]\[2\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[0\]\[2\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[0\]\[3\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[0\]\[3\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[1\]\[0\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[1\]\[0\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[1\]\[1\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[1\]\[1\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[1\]\[2\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[1\]\[2\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[1\]\[3\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[1\]\[3\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[2\]\[0\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[2\]\[0\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[2\]\[1\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[2\]\[1\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[2\]\[2\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[2\]\[2\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[2\]\[3\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[2\]\[3\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[3\]\[0\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[3\]\[0\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[3\]\[1\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[3\]\[1\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[3\]\[2\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[3\]\[2\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo_kon\[3\]\[3\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo_kon\[3\]\[3\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red zamek.vhd(59) " "Info (10041): Inferred latch for \"red\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green zamek.vhd(59) " "Info (10041): Inferred latch for \"green\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yellow zamek.vhd(59) " "Info (10041): Inferred latch for \"yellow\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hsl_ok zamek.vhd(59) " "Info (10041): Inferred latch for \"hsl_ok\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue zamek.vhd(59) " "Info (10041): Inferred latch for \"blue\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[0\]\[0\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[0\]\[0\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[0\]\[1\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[0\]\[1\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[0\]\[2\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[0\]\[2\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[0\]\[3\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[0\]\[3\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[1\]\[0\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[1\]\[0\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[1\]\[1\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[1\]\[1\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[1\]\[2\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[1\]\[2\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[1\]\[3\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[1\]\[3\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[2\]\[0\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[2\]\[0\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[2\]\[1\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[2\]\[1\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[2\]\[2\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[2\]\[2\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[2\]\[3\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[2\]\[3\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[3\]\[0\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[3\]\[0\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[3\]\[1\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[3\]\[1\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[3\]\[2\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[3\]\[2\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "heslo\[3\]\[3\] zamek.vhd(59) " "Info (10041): Inferred latch for \"heslo\[3\]\[3\]\" at zamek.vhd(59)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "polek\[0\] zamek.vhd(145) " "Info (10041): Inferred latch for \"polek\[0\]\" at zamek.vhd(145)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "polek\[1\] zamek.vhd(145) " "Info (10041): Inferred latch for \"polek\[1\]\" at zamek.vhd(145)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "polek\[2\] zamek.vhd(145) " "Info (10041): Inferred latch for \"polek\[2\]\" at zamek.vhd(145)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pole0\[0\] zamek.vhd(132) " "Info (10041): Inferred latch for \"pole0\[0\]\" at zamek.vhd(132)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pole0\[1\] zamek.vhd(132) " "Info (10041): Inferred latch for \"pole0\[1\]\" at zamek.vhd(132)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pole0\[2\] zamek.vhd(132) " "Info (10041): Inferred latch for \"pole0\[2\]\" at zamek.vhd(132)" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "blue\$latch " "Warning: Latch blue\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "yellow\$latch " "Warning: Latch yellow\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "green\$latch " "Warning: Latch green\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA polek\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal polek\[0\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pole0\[1\] " "Warning: Latch pole0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pole0\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pole0\[2\] " "Warning: Latch pole0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pole0\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hsl_ok " "Warning: Latch hsl_ok has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA polek\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal polek\[0\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "polek\[0\] " "Warning: Latch polek\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "polek\[1\] " "Warning: Latch polek\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "polek\[2\] " "Warning: Latch polek\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 145 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[0\]\[0\] " "Warning: Latch heslo_kon\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[0\]\[0\] " "Warning: Latch heslo\[0\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[0\]\[1\] " "Warning: Latch heslo_kon\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[0\]\[1\] " "Warning: Latch heslo\[0\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[0\]\[2\] " "Warning: Latch heslo_kon\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[0\]\[2\] " "Warning: Latch heslo\[0\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[0\]\[3\] " "Warning: Latch heslo_kon\[0\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[0\]\[3\] " "Warning: Latch heslo\[0\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[1\]\[0\] " "Warning: Latch heslo_kon\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[1\]\[0\] " "Warning: Latch heslo\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[1\]\[1\] " "Warning: Latch heslo_kon\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[1\]\[1\] " "Warning: Latch heslo\[1\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[1\]\[2\] " "Warning: Latch heslo_kon\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[1\]\[2\] " "Warning: Latch heslo\[1\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[1\]\[3\] " "Warning: Latch heslo_kon\[1\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[1\]\[3\] " "Warning: Latch heslo\[1\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[2\]\[0\] " "Warning: Latch heslo_kon\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[2\]\[0\] " "Warning: Latch heslo\[2\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[2\]\[1\] " "Warning: Latch heslo_kon\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[2\]\[1\] " "Warning: Latch heslo\[2\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[2\]\[2\] " "Warning: Latch heslo_kon\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[2\]\[2\] " "Warning: Latch heslo\[2\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[2\]\[3\] " "Warning: Latch heslo_kon\[2\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[2\]\[3\] " "Warning: Latch heslo\[2\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[3\]\[0\] " "Warning: Latch heslo_kon\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[3\]\[0\] " "Warning: Latch heslo\[3\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[3\]\[1\] " "Warning: Latch heslo_kon\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[3\]\[1\] " "Warning: Latch heslo\[3\]\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[3\]\[2\] " "Warning: Latch heslo_kon\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[3\]\[2\] " "Warning: Latch heslo\[3\]\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo_kon\[3\]\[3\] " "Warning: Latch heslo_kon\[3\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA but_blue_st " "Warning: Ports D and ENA on the latch are fed by the same signal but_blue_st" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 35 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "heslo\[3\]\[3\] " "Warning: Latch heslo\[3\]\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pole0\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pole0\[2\]" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 132 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "red VCC " "Warning (13410): Pin \"red\" is stuck at VCC" {  } { { "zamek.vhd" "" { Text "Z:/CST - zamek/zamek.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Info: Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Info: Implemented 188 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 16:22:46 2015 " "Info: Processing ended: Mon May 11 16:22:46 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
