vhdl xil_defaultlib  \
"../../../../../../mpsoc_pcie/mpsoc_pcie/mpsoc_pcie.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../../../mpsoc_pcie/mpsoc_pcie/mpsoc_pcie.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd" \
"../../../../../../mpsoc_pcie/mpsoc_pcie/mpsoc_pcie.gen/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/sim/design_1_util_ds_buf_0_0.vhd" \
"../../../../../../mpsoc_pcie/mpsoc_pcie/mpsoc_pcie.gen/sources_1/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \
"../../../../../../mpsoc_pcie/mpsoc_pcie/mpsoc_pcie.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../../../mpsoc_pcie/mpsoc_pcie/mpsoc_pcie.gen/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \
"../../../../../../mpsoc_pcie/mpsoc_pcie/mpsoc_pcie.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \

nosort
