# UART-Tx-Rx-and-Loopback-Converter
Simulated and synthesized a complex PLD/FPGA-based design to implement software based UART with an asynchronous external interface including signal decoding across different clock domains with state machine application using combinational and sequential logic operations.
