Fitter report for gpu
Sat Aug 02 14:59:35 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Aug 02 14:59:35 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; gpu                                         ;
; Top-level Entity Name              ; gpu                                         ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08DAF484C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,420 / 8,064 ( 67 % )                      ;
;     Total combinational functions  ; 4,969 / 8,064 ( 62 % )                      ;
;     Dedicated logic registers      ; 2,297 / 8,064 ( 28 % )                      ;
; Total registers                    ; 2297                                        ;
; Total pins                         ; 183 / 250 ( 73 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 387,072 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 8 / 48 ( 17 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08DAF484C8G                        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.0%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   7.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                              ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                            ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rt_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rs_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file|rt_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rs_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file|rt_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAB            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[0]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[0]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[0]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[0]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[1]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[1]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[1]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[1]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[2]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[2]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[2]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[2]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[3]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[3]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[3]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[3]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[4]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[4]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[4]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[4]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[5]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[5]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[5]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[5]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[6]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[6]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[6]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[6]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[7]          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ; DATAA            ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[7]          ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[7]~_Duplicate_1                       ; Q                ;                       ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rt_data[7]~SCLR_LUT ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                             ;                  ;                       ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7539 ) ; 0.00 % ( 0 / 7539 )        ; 0.00 % ( 0 / 7539 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7539 ) ; 0.00 % ( 0 / 7539 )        ; 0.00 % ( 0 / 7539 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7523 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 16 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/harsh/Desktop/Coding/quartus_arch_design/gpu/output_files/gpu.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 5,420 / 8,064 ( 67 % ) ;
;     -- Combinational with no register       ; 3123                   ;
;     -- Register only                        ; 451                    ;
;     -- Combinational with a register        ; 1846                   ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 3570                   ;
;     -- 3 input functions                    ; 808                    ;
;     -- <=2 input functions                  ; 591                    ;
;     -- Register only                        ; 451                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 4495                   ;
;     -- arithmetic mode                      ; 474                    ;
;                                             ;                        ;
; Total registers*                            ; 2,297 / 9,287 ( 25 % ) ;
;     -- Dedicated logic registers            ; 2,297 / 8,064 ( 28 % ) ;
;     -- I/O registers                        ; 0 / 1,223 ( 0 % )      ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 403 / 504 ( 80 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 183 / 250 ( 73 % )     ;
;     -- Clock pins                           ; 4 / 4 ( 100 % )        ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )        ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 42 ( 0 % )         ;
; UFM blocks                                  ; 0 / 1 ( 0 % )          ;
; ADC blocks                                  ; 0 / 1 ( 0 % )          ;
; Total block memory bits                     ; 0 / 387,072 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 387,072 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 8 / 48 ( 17 % )        ;
; PLLs                                        ; 0 / 2 ( 0 % )          ;
; Global signals                              ; 1                      ;
;     -- Global clocks                        ; 1 / 10 ( 10 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Remote update blocks                        ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 15.2% / 14.2% / 16.6%  ;
; Peak interconnect usage (total/H/V)         ; 23.1% / 21.3% / 27.7%  ;
; Maximum fan-out                             ; 2305                   ;
; Highest non-global fan-out                  ; 721                    ;
; Total fan-out                               ; 25649                  ;
; Average fan-out                             ; 3.20                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 5420 / 8064 ( 67 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 3123                 ; 0                              ;
;     -- Register only                        ; 451                  ; 0                              ;
;     -- Combinational with a register        ; 1846                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 3570                 ; 0                              ;
;     -- 3 input functions                    ; 808                  ; 0                              ;
;     -- <=2 input functions                  ; 591                  ; 0                              ;
;     -- Register only                        ; 451                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 4495                 ; 0                              ;
;     -- arithmetic mode                      ; 474                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 2297                 ; 0                              ;
;     -- Dedicated logic registers            ; 2297 / 8064 ( 28 % ) ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 403 / 504 ( 80 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 183                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 48 ( 17 % )      ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 0 / 12 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 25785                ; 8                              ;
;     -- Registered Connections               ; 10303                ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 69                   ; 0                              ;
;     -- Output Ports                         ; 114                  ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                    ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk                          ; M8    ; 2        ; 0            ; 6            ; 14           ; 2305                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[0][0]     ; A3    ; 8        ; 11           ; 25           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[0][1]     ; L2    ; 1B       ; 10           ; 16           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[0][2]     ; J9    ; 1A       ; 10           ; 21           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[0][3]     ; D3    ; 1B       ; 10           ; 18           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[0][4]     ; D9    ; 8        ; 15           ; 25           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[0][5]     ; D2    ; 1B       ; 10           ; 18           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[0][6]     ; F3    ; 1A       ; 10           ; 21           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[0][7]     ; F4    ; 1A       ; 10           ; 22           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[1][0]     ; F5    ; 1A       ; 10           ; 22           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[1][1]     ; K9    ; 1B       ; 10           ; 18           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[1][2]     ; G3    ; 1A       ; 10           ; 20           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[1][3]     ; C1    ; 1B       ; 10           ; 17           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[1][4]     ; A5    ; 8        ; 15           ; 25           ; 28           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[1][5]     ; H3    ; 1A       ; 10           ; 20           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[1][6]     ; J8    ; 1A       ; 10           ; 21           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[1][7]     ; G4    ; 1A       ; 10           ; 21           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[2][0]     ; J4    ; 1A       ; 10           ; 20           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[2][1]     ; F2    ; 1B       ; 10           ; 15           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[2][2]     ; E3    ; 1A       ; 10           ; 22           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[2][3]     ; K8    ; 1B       ; 10           ; 18           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[2][4]     ; E4    ; 1A       ; 10           ; 22           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[2][5]     ; K2    ; 1B       ; 10           ; 16           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[2][6]     ; D10   ; 8        ; 13           ; 25           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[2][7]     ; K5    ; 1A       ; 10           ; 19           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[3][0]     ; C6    ; 8        ; 13           ; 25           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[3][1]     ; K4    ; 1A       ; 10           ; 19           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[3][2]     ; D21   ; 6        ; 31           ; 17           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[3][3]     ; D1    ; 1B       ; 10           ; 17           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[3][4]     ; A4    ; 8        ; 13           ; 25           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[3][5]     ; J3    ; 1A       ; 10           ; 19           ; 7            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[3][6]     ; K6    ; 1A       ; 10           ; 19           ; 21           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_data[3][7]     ; H4    ; 1A       ; 10           ; 20           ; 0            ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_ready[0]       ; J10   ; 8        ; 17           ; 25           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_ready[1]       ; C9    ; 7        ; 19           ; 25           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_ready[2]       ; H11   ; 8        ; 17           ; 25           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_read_ready[3]       ; E9    ; 8        ; 13           ; 25           ; 14           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_write_ready[0]      ; A6    ; 8        ; 15           ; 25           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_write_ready[1]      ; C8    ; 8        ; 17           ; 25           ; 7            ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_write_ready[2]      ; C7    ; 8        ; 17           ; 25           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; data_mem_write_ready[3]      ; A9    ; 7        ; 19           ; 25           ; 14           ; 5                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_data[0]       ; P3    ; 2        ; 0            ; 5            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_data[1]       ; M9    ; 2        ; 0            ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_data[2]       ; B14   ; 7        ; 24           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_data[3]       ; T6    ; 2        ; 0            ; 2            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_data[4]       ; W7    ; 3        ; 9            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_data[5]       ; H17   ; 6        ; 31           ; 22           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_data[6]       ; W3    ; 3        ; 9            ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_data[7]       ; E12   ; 7        ; 24           ; 25           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; device_control_write_enable  ; E16   ; 7        ; 29           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][0]  ; R3    ; 2        ; 0            ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][10] ; C3    ; 8        ; 1            ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][11] ; AB4   ; 3        ; 11           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][12] ; N3    ; 2        ; 0            ; 6            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][13] ; P5    ; 2        ; 0            ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][14] ; N5    ; 2        ; 0            ; 7            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][15] ; D5    ; 8        ; 3            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][1]  ; D6    ; 8        ; 1            ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][2]  ; N2    ; 2        ; 0            ; 6            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][3]  ; B2    ; 8        ; 3            ; 10           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][4]  ; F7    ; 8        ; 6            ; 10           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][5]  ; N4    ; 2        ; 0            ; 7            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][6]  ; P4    ; 2        ; 0            ; 7            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][7]  ; E8    ; 8        ; 6            ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][8]  ; C2    ; 8        ; 1            ; 10           ; 28           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_data[0][9]  ; L8    ; 1B       ; 10           ; 15           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; program_mem_read_ready[0]    ; F1    ; 1B       ; 0            ; 8            ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; reset                        ; C22   ; 6        ; 31           ; 15           ; 0            ; 281                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
; start                        ; B4    ; 8        ; 6            ; 10           ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; 0         ;
+------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; data_mem_read_address[0][0]    ; B10   ; 7        ; 19           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[0][1]    ; V13   ; 4        ; 19           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[0][2]    ; AA10  ; 3        ; 19           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[0][3]    ; AA14  ; 4        ; 22           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[0][4]    ; AB8   ; 3        ; 15           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[0][5]    ; W13   ; 4        ; 19           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[0][6]    ; R13   ; 4        ; 22           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[0][7]    ; AA15  ; 4        ; 24           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[1][0]    ; AA8   ; 3        ; 15           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[1][1]    ; V10   ; 3        ; 15           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[1][2]    ; W12   ; 4        ; 19           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[1][3]    ; W14   ; 4        ; 19           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[1][4]    ; P13   ; 4        ; 22           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[1][5]    ; AB14  ; 4        ; 22           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[1][6]    ; Y14   ; 4        ; 24           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[1][7]    ; V9    ; 3        ; 15           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[2][0]    ; P11   ; 3        ; 17           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[2][1]    ; R11   ; 3        ; 17           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[2][2]    ; AB9   ; 3        ; 17           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[2][3]    ; AA9   ; 3        ; 17           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[2][4]    ; AB7   ; 3        ; 15           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[2][5]    ; P10   ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[2][6]    ; Y10   ; 3        ; 17           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[2][7]    ; AB6   ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[3][0]    ; AA6   ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[3][1]    ; R10   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[3][2]    ; AA7   ; 3        ; 13           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[3][3]    ; AA5   ; 3        ; 13           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[3][4]    ; AB5   ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[3][5]    ; W8    ; 3        ; 11           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[3][6]    ; AA13  ; 4        ; 22           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_address[3][7]    ; AA3   ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_valid[0]         ; B3    ; 8        ; 11           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_valid[1]         ; A2    ; 8        ; 11           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_valid[2]         ; D8    ; 8        ; 15           ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_read_valid[3]         ; D7    ; 8        ; 13           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[0][0]   ; D22   ; 6        ; 31           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[0][1]   ; K22   ; 6        ; 31           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[0][2]   ; M20   ; 6        ; 31           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[0][3]   ; F20   ; 6        ; 31           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[0][4]   ; N19   ; 6        ; 31           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[0][5]   ; F21   ; 6        ; 31           ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[0][6]   ; J21   ; 6        ; 31           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[0][7]   ; L15   ; 6        ; 31           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[1][0]   ; N18   ; 6        ; 31           ; 14           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[1][1]   ; K21   ; 6        ; 31           ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[1][2]   ; J22   ; 6        ; 31           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[1][3]   ; M15   ; 6        ; 31           ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[1][4]   ; E21   ; 6        ; 31           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[1][5]   ; E22   ; 6        ; 31           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[1][6]   ; N20   ; 6        ; 31           ; 14           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[1][7]   ; M14   ; 6        ; 31           ; 13           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[2][0]   ; P19   ; 5        ; 31           ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[2][1]   ; M22   ; 5        ; 31           ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[2][2]   ; P18   ; 5        ; 31           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[2][3]   ; M21   ; 5        ; 31           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[2][4]   ; G20   ; 6        ; 31           ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[2][5]   ; H21   ; 6        ; 31           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[2][6]   ; P20   ; 5        ; 31           ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[2][7]   ; G22   ; 6        ; 31           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[3][0]   ; N14   ; 6        ; 31           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[3][1]   ; H22   ; 6        ; 31           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[3][2]   ; F22   ; 6        ; 31           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[3][3]   ; N21   ; 5        ; 31           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[3][4]   ; R18   ; 5        ; 31           ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[3][5]   ; G19   ; 6        ; 31           ; 12           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[3][6]   ; L22   ; 5        ; 31           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_address[3][7]   ; N15   ; 6        ; 31           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[0][0]      ; AA21  ; 5        ; 31           ; 1            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[0][1]      ; R15   ; 5        ; 31           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[0][2]      ; P14   ; 5        ; 31           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[0][3]      ; N22   ; 5        ; 31           ; 5            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[0][4]      ; U21   ; 5        ; 31           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[0][5]      ; T20   ; 5        ; 31           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[0][6]      ; R20   ; 5        ; 31           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[0][7]      ; P15   ; 5        ; 31           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[1][0]      ; T22   ; 5        ; 31           ; 2            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[1][1]      ; T21   ; 5        ; 31           ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[1][2]      ; U18   ; 5        ; 31           ; 1            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[1][3]      ; R14   ; 5        ; 31           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[1][4]      ; P21   ; 5        ; 31           ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[1][5]      ; T19   ; 5        ; 31           ; 3            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[1][6]      ; P22   ; 5        ; 31           ; 4            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[1][7]      ; T18   ; 5        ; 31           ; 3            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[2][0]      ; AA22  ; 5        ; 31           ; 1            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[2][1]      ; AA16  ; 4        ; 27           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[2][2]      ; U17   ; 5        ; 31           ; 1            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[2][3]      ; AB17  ; 4        ; 29           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[2][4]      ; W15   ; 4        ; 27           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[2][5]      ; V16   ; 4        ; 29           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[2][6]      ; W17   ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[2][7]      ; R22   ; 5        ; 31           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[3][0]      ; AB16  ; 4        ; 27           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[3][1]      ; V14   ; 4        ; 27           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[3][2]      ; U22   ; 5        ; 31           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[3][3]      ; Y13   ; 4        ; 24           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[3][4]      ; U15   ; 4        ; 27           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[3][5]      ; Y16   ; 4        ; 24           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[3][6]      ; V17   ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_data[3][7]      ; AB15  ; 4        ; 24           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_valid[0]        ; E10   ; 8        ; 17           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_valid[1]        ; E11   ; 8        ; 19           ; 25           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_valid[2]        ; B8    ; 7        ; 19           ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_mem_write_valid[3]        ; B7    ; 8        ; 15           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; done                           ; E6    ; 8        ; 1            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_address[0][0] ; C4    ; 8        ; 6            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_address[0][1] ; E1    ; 1B       ; 10           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_address[0][2] ; G1    ; 1B       ; 0            ; 8            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_address[0][3] ; J1    ; 1B       ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_address[0][4] ; H1    ; 1B       ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_address[0][5] ; B1    ; 8        ; 1            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_address[0][6] ; B5    ; 8        ; 6            ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_address[0][7] ; L9    ; 1B       ; 10           ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; program_mem_read_valid[0]      ; C5    ; 8        ; 3            ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+--------------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                                 ;
+----------+----------------------------------------------------+--------------------------------+-----------------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name            ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+-----------------------------+------------------+
; K9       ; DIFFIO_RX_L9p, DIFFOUT_L9p, JTAGEN, Low_Speed      ; Use as regular IO              ; data_mem_read_data[1][1]    ; Dual Purpose Pin ;
; H2       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TMS~                ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TCK~                ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDI~                ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; ~ALTERA_TDO~                ; Dual Purpose Pin ;
; D9       ; DIFFIO_RX_T16n, DIFFOUT_T16n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; data_mem_read_data[0][4]    ; Dual Purpose Pin ;
; D10      ; DIFFIO_RX_T18p, DIFFOUT_T18p, DEV_OE, Low_Speed    ; Use as regular IO              ; data_mem_read_data[2][6]    ; Dual Purpose Pin ;
; H10      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~         ; Dual Purpose Pin ;
; H9       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~            ; Dual Purpose Pin ;
; F7       ; DIFFIO_RX_T22n, DIFFOUT_T22n, CRC_ERROR, Low_Speed ; Use as regular IO              ; program_mem_read_data[0][4] ; Dual Purpose Pin ;
; G9       ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~            ; Dual Purpose Pin ;
; F8       ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~          ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+-----------------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 16 / 16 ( 100 % ) ; 2.5V          ; --           ;
; 1B       ; 20 / 20 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 11 / 24 ( 46 % )  ; 2.5V          ; --           ;
; 3        ; 23 / 36 ( 64 % )  ; 2.5V          ; --           ;
; 4        ; 23 / 24 ( 96 % )  ; 2.5V          ; --           ;
; 5        ; 28 / 28 ( 100 % ) ; 2.5V          ; --           ;
; 6        ; 27 / 42 ( 64 % )  ; 2.5V          ; --           ;
; 7        ; 7 / 24 ( 29 % )   ; 2.5V          ; --           ;
; 8        ; 36 / 36 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 233        ; 8        ; data_mem_read_valid[1]                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A3       ; 235        ; 8        ; data_mem_read_data[0][0]                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A4       ; 227        ; 8        ; data_mem_read_data[3][4]                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A5       ; 225        ; 8        ; data_mem_read_data[1][4]                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 223        ; 8        ; data_mem_write_ready[0]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 209        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 213        ; 7        ; data_mem_write_ready[3]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A11      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A13      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A14      ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A21      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA2      ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA3      ; 77         ; 3        ; data_mem_read_address[3][7]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 81         ; 3        ; data_mem_read_address[3][3]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 80         ; 3        ; data_mem_read_address[3][0]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA7      ; 82         ; 3        ; data_mem_read_address[3][2]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 89         ; 3        ; data_mem_read_address[1][0]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA9      ; 93         ; 3        ; data_mem_read_address[2][3]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 94         ; 3        ; data_mem_read_address[0][2]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA13     ; 101        ; 4        ; data_mem_read_address[3][6]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA14     ; 105        ; 4        ; data_mem_read_address[0][3]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA15     ; 109        ; 4        ; data_mem_read_address[0][7]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA16     ; 115        ; 4        ; data_mem_write_data[2][1]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA20     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 121        ; 5        ; data_mem_write_data[0][0]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA22     ; 123        ; 5        ; data_mem_write_data[2][0]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB4      ; 79         ; 3        ; program_mem_read_data[0][11]                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB5      ; 83         ; 3        ; data_mem_read_address[3][4]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB6      ; 85         ; 3        ; data_mem_read_address[2][7]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB7      ; 87         ; 3        ; data_mem_read_address[2][4]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 91         ; 3        ; data_mem_read_address[0][4]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ; 95         ; 3        ; data_mem_read_address[2][2]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB10     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB11     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB12     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB13     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB14     ; 103        ; 4        ; data_mem_read_address[1][5]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB15     ; 107        ; 4        ; data_mem_write_data[3][7]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ; 113        ; 4        ; data_mem_write_data[3][0]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB17     ; 117        ; 4        ; data_mem_write_data[2][3]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; AB18     ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB21     ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 247        ; 8        ; program_mem_read_address[0][5]                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B2       ; 245        ; 8        ; program_mem_read_data[0][3]                    ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B3       ; 236        ; 8        ; data_mem_read_valid[0]                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B4       ; 238        ; 8        ; start                                          ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 237        ; 8        ; program_mem_read_address[0][6]                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 221        ; 8        ; data_mem_write_valid[3]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 215        ; 7        ; data_mem_write_valid[2]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 212        ; 7        ; data_mem_read_address[0][0]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B12      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 203        ; 7        ; device_control_data[2]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B17      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C1       ; 21         ; 1B       ; data_mem_read_data[1][3]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; C2       ; 251        ; 8        ; program_mem_read_data[0][8]                    ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C3       ; 249        ; 8        ; program_mem_read_data[0][10]                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C4       ; 239        ; 8        ; program_mem_read_address[0][0]                 ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 241        ; 8        ; program_mem_read_valid[0]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C6       ; 229        ; 8        ; data_mem_read_data[3][0]                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 219        ; 8        ; data_mem_write_ready[2]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 217        ; 8        ; data_mem_write_ready[1]                        ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 214        ; 7        ; data_mem_read_ready[1]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C11      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C13      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C16      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C17      ; 195        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; C20      ; 185        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 175        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 171        ; 6        ; reset                                          ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 23         ; 1B       ; data_mem_read_data[3][3]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 19         ; 1B       ; data_mem_read_data[0][5]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 17         ; 1B       ; data_mem_read_data[0][3]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 243        ; 8        ; program_mem_read_data[0][15]                   ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 248        ; 8        ; program_mem_read_data[0][1]                    ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 231        ; 8        ; data_mem_read_valid[3]                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 224        ; 8        ; data_mem_read_valid[2]                         ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 226        ; 8        ; data_mem_read_data[0][4]                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 228        ; 8        ; data_mem_read_data[2][6]                       ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D13      ; 207        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 193        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 189        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 187        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 173        ; 6        ; data_mem_read_data[3][2]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 169        ; 6        ; data_mem_write_address[0][0]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 29         ; 1B       ; program_mem_read_address[0][1]                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; data_mem_read_data[2][2]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E4       ; 1          ; 1A       ; data_mem_read_data[2][4]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 250        ; 8        ; done                                           ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 240        ; 8        ; program_mem_read_data[0][7]                    ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ; 230        ; 8        ; data_mem_read_ready[3]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 218        ; 8        ; data_mem_write_valid[0]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 216        ; 8        ; data_mem_write_valid[1]                        ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ; 205        ; 7        ; device_control_data[7]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ; 206        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E14      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E15      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ; 192        ; 7        ; device_control_write_enable                    ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; E17      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E18      ; 191        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 180        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E21      ; 163        ; 6        ; data_mem_write_address[1][4]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; E22      ; 161        ; 6        ; data_mem_write_address[1][5]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 35         ; 1B       ; program_mem_read_ready[0]                      ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 31         ; 1B       ; data_mem_read_data[2][1]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 7          ; 1A       ; data_mem_read_data[0][6]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 2          ; 1A       ; data_mem_read_data[0][7]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ; 0          ; 1A       ; data_mem_read_data[1][0]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 242        ; 8        ; program_mem_read_data[0][4]                    ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; F8       ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; F15      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F16      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F18      ; 182        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F20      ; 170        ; 6        ; data_mem_write_address[0][3]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 168        ; 6        ; data_mem_write_address[0][5]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; F22      ; 159        ; 6        ; data_mem_write_address[3][2]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 33         ; 1B       ; program_mem_read_address[0][2]                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 22         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; data_mem_read_data[1][2]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 5          ; 1A       ; data_mem_read_data[1][7]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 158        ; 6        ; data_mem_write_address[3][5]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G20      ; 156        ; 6        ; data_mem_write_address[2][4]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 157        ; 6        ; data_mem_write_address[2][7]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 32         ; 1B       ; program_mem_read_address[0][4]                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 20         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; data_mem_read_data[1][5]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 9          ; 1A       ; data_mem_read_data[3][7]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;         ; Column I/O ; N               ; no       ; Off          ;
; H10      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT           ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 222        ; 8        ; data_mem_read_ready[2]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 208        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H14      ; 196        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 188        ; 6        ; device_control_data[5]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H18      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H21      ; 151        ; 6        ; data_mem_write_address[2][5]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 149        ; 6        ; data_mem_write_address[3][1]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 34         ; 1B       ; program_mem_read_address[0][3]                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; data_mem_read_data[3][5]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 8          ; 1A       ; data_mem_read_data[2][0]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; data_mem_read_data[1][6]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 6          ; 1A       ; data_mem_read_data[0][2]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 220        ; 8        ; data_mem_read_ready[0]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 210        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J12      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J13      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J15      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; J18      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J21      ; 155        ; 6        ; data_mem_write_address[0][6]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; J22      ; 153        ; 6        ; data_mem_write_address[1][2]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K2       ; 25         ; 1B       ; data_mem_read_data[2][5]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; data_mem_read_data[3][1]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 12         ; 1A       ; data_mem_read_data[2][7]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 14         ; 1A       ; data_mem_read_data[3][6]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 16         ; 1B       ; data_mem_read_data[2][3]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ; 18         ; 1B       ; data_mem_read_data[1][1]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 184        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 186        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; K21      ; 154        ; 6        ; data_mem_write_address[1][1]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; K22      ; 152        ; 6        ; data_mem_write_address[0][1]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L2       ; 27         ; 1B       ; data_mem_read_data[0][1]                       ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 24         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 28         ; 1B       ; program_mem_read_data[0][9]                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L9       ; 30         ; 1B       ; program_mem_read_address[0][7]                 ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 174        ; 6        ; data_mem_write_address[0][7]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 146        ; 5        ; data_mem_write_address[3][6]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 47         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; M5       ; 26         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 40         ; 2        ; clk                                            ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M9       ; 42         ; 2        ; device_control_data[1]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 162        ; 6        ; data_mem_write_address[1][7]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M15      ; 160        ; 6        ; data_mem_write_address[1][3]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 165        ; 6        ; data_mem_write_address[0][2]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 144        ; 5        ; data_mem_write_address[2][3]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ; 147        ; 5        ; data_mem_write_address[2][1]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; program_mem_read_data[0][2]                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 41         ; 2        ; program_mem_read_data[0][12]                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N4       ; 36         ; 2        ; program_mem_read_data[0][5]                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N5       ; 38         ; 2        ; program_mem_read_data[0][14]                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 52         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ; 54         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 148        ; 6        ; data_mem_write_address[3][0]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 150        ; 6        ; data_mem_write_address[3][7]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 164        ; 6        ; data_mem_write_address[1][0]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N19      ; 166        ; 6        ; data_mem_write_address[0][4]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N20      ; 167        ; 6        ; data_mem_write_address[1][6]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 145        ; 5        ; data_mem_write_address[3][3]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N22      ; 139        ; 5        ; data_mem_write_data[0][3]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 53         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 44         ; 2        ; device_control_data[0]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 37         ; 2        ; program_mem_read_data[0][6]                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ; 39         ; 2        ; program_mem_read_data[0][13]                   ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P10      ; 78         ; 3        ; data_mem_read_address[2][5]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ; 90         ; 3        ; data_mem_read_address[2][0]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; P13      ; 102        ; 4        ; data_mem_read_address[1][4]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ; 138        ; 5        ; data_mem_write_data[0][2]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P15      ; 136        ; 5        ; data_mem_write_data[0][7]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 142        ; 5        ; data_mem_write_address[2][2]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P19      ; 141        ; 5        ; data_mem_write_address[2][0]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P20      ; 143        ; 5        ; data_mem_write_address[2][6]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P21      ; 137        ; 5        ; data_mem_write_data[1][4]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; P22      ; 135        ; 5        ; data_mem_write_data[1][6]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 59         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 46         ; 2        ; program_mem_read_data[0][0]                    ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R4       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R10      ; 76         ; 3        ; data_mem_read_address[3][1]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 88         ; 3        ; data_mem_read_address[2][1]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; R13      ; 100        ; 4        ; data_mem_read_address[0][6]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 126        ; 5        ; data_mem_write_data[1][3]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R15      ; 124        ; 5        ; data_mem_write_data[0][1]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 140        ; 5        ; data_mem_write_address[3][4]                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 131        ; 5        ; data_mem_write_data[0][6]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 133        ; 5        ; data_mem_write_data[2][7]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T6       ; 58         ; 2        ; device_control_data[3]                         ; input  ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 130        ; 5        ; data_mem_write_data[1][7]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T19      ; 128        ; 5        ; data_mem_write_data[1][5]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 129        ; 5        ; data_mem_write_data[0][5]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T21      ; 125        ; 5        ; data_mem_write_data[1][1]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; T22      ; 127        ; 5        ; data_mem_write_data[1][0]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; U15      ; 112        ; 4        ; data_mem_write_data[3][4]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U17      ; 122        ; 5        ; data_mem_write_data[2][2]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U18      ; 120        ; 5        ; data_mem_write_data[1][2]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; U21      ; 132        ; 5        ; data_mem_write_data[0][4]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 134        ; 5        ; data_mem_write_data[3][2]                      ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; V1       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V5       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V8       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V9       ; 84         ; 3        ; data_mem_read_address[1][7]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 86         ; 3        ; data_mem_read_address[1][1]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V13      ; 96         ; 4        ; data_mem_read_address[0][1]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 108        ; 4        ; data_mem_write_data[3][1]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V16      ; 114        ; 4        ; data_mem_write_data[2][5]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ; 118        ; 4        ; data_mem_write_data[3][6]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; V18      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V21      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; V22      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W1       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W2       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W3       ; 70         ; 3        ; device_control_data[6]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W4       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W5       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W6       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; W7       ; 72         ; 3        ; device_control_data[4]                         ; input  ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ; 74         ; 3        ; data_mem_read_address[3][5]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W12      ; 97         ; 4        ; data_mem_read_address[1][2]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W13      ; 99         ; 4        ; data_mem_read_address[0][5]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W14      ; 98         ; 4        ; data_mem_read_address[1][3]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W15      ; 110        ; 4        ; data_mem_write_data[2][4]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W16      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W17      ; 116        ; 4        ; data_mem_write_data[2][6]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; W18      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y1       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y2       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y3       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y4       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; Y5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 92         ; 3        ; data_mem_read_address[2][6]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 104        ; 4        ; data_mem_write_data[3][3]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y14      ; 106        ; 4        ; data_mem_read_address[1][6]                    ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 111        ; 4        ; data_mem_write_data[3][5]                      ; output ; 2.5 V                 ;         ; Column I/O ; N               ; no       ; Off          ;
; Y17      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y18      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y21      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; Y22      ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------+
; I/O Assignment Warnings                                        ;
+--------------------------------+-------------------------------+
; Pin Name                       ; Reason                        ;
+--------------------------------+-------------------------------+
; done                           ; Incomplete set of assignments ;
; device_control_write_enable    ; Incomplete set of assignments ;
; device_control_data[0]         ; Incomplete set of assignments ;
; device_control_data[1]         ; Incomplete set of assignments ;
; device_control_data[2]         ; Incomplete set of assignments ;
; device_control_data[3]         ; Incomplete set of assignments ;
; device_control_data[4]         ; Incomplete set of assignments ;
; device_control_data[5]         ; Incomplete set of assignments ;
; device_control_data[6]         ; Incomplete set of assignments ;
; device_control_data[7]         ; Incomplete set of assignments ;
; program_mem_read_valid[0]      ; Incomplete set of assignments ;
; program_mem_read_address[0][0] ; Incomplete set of assignments ;
; program_mem_read_address[0][1] ; Incomplete set of assignments ;
; program_mem_read_address[0][2] ; Incomplete set of assignments ;
; program_mem_read_address[0][3] ; Incomplete set of assignments ;
; program_mem_read_address[0][4] ; Incomplete set of assignments ;
; program_mem_read_address[0][5] ; Incomplete set of assignments ;
; program_mem_read_address[0][6] ; Incomplete set of assignments ;
; program_mem_read_address[0][7] ; Incomplete set of assignments ;
; data_mem_read_valid[0]         ; Incomplete set of assignments ;
; data_mem_read_valid[1]         ; Incomplete set of assignments ;
; data_mem_read_valid[2]         ; Incomplete set of assignments ;
; data_mem_read_valid[3]         ; Incomplete set of assignments ;
; data_mem_read_address[0][0]    ; Incomplete set of assignments ;
; data_mem_read_address[0][1]    ; Incomplete set of assignments ;
; data_mem_read_address[0][2]    ; Incomplete set of assignments ;
; data_mem_read_address[0][3]    ; Incomplete set of assignments ;
; data_mem_read_address[0][4]    ; Incomplete set of assignments ;
; data_mem_read_address[0][5]    ; Incomplete set of assignments ;
; data_mem_read_address[0][6]    ; Incomplete set of assignments ;
; data_mem_read_address[0][7]    ; Incomplete set of assignments ;
; data_mem_read_address[1][0]    ; Incomplete set of assignments ;
; data_mem_read_address[1][1]    ; Incomplete set of assignments ;
; data_mem_read_address[1][2]    ; Incomplete set of assignments ;
; data_mem_read_address[1][3]    ; Incomplete set of assignments ;
; data_mem_read_address[1][4]    ; Incomplete set of assignments ;
; data_mem_read_address[1][5]    ; Incomplete set of assignments ;
; data_mem_read_address[1][6]    ; Incomplete set of assignments ;
; data_mem_read_address[1][7]    ; Incomplete set of assignments ;
; data_mem_read_address[2][0]    ; Incomplete set of assignments ;
; data_mem_read_address[2][1]    ; Incomplete set of assignments ;
; data_mem_read_address[2][2]    ; Incomplete set of assignments ;
; data_mem_read_address[2][3]    ; Incomplete set of assignments ;
; data_mem_read_address[2][4]    ; Incomplete set of assignments ;
; data_mem_read_address[2][5]    ; Incomplete set of assignments ;
; data_mem_read_address[2][6]    ; Incomplete set of assignments ;
; data_mem_read_address[2][7]    ; Incomplete set of assignments ;
; data_mem_read_address[3][0]    ; Incomplete set of assignments ;
; data_mem_read_address[3][1]    ; Incomplete set of assignments ;
; data_mem_read_address[3][2]    ; Incomplete set of assignments ;
; data_mem_read_address[3][3]    ; Incomplete set of assignments ;
; data_mem_read_address[3][4]    ; Incomplete set of assignments ;
; data_mem_read_address[3][5]    ; Incomplete set of assignments ;
; data_mem_read_address[3][6]    ; Incomplete set of assignments ;
; data_mem_read_address[3][7]    ; Incomplete set of assignments ;
; data_mem_write_valid[0]        ; Incomplete set of assignments ;
; data_mem_write_valid[1]        ; Incomplete set of assignments ;
; data_mem_write_valid[2]        ; Incomplete set of assignments ;
; data_mem_write_valid[3]        ; Incomplete set of assignments ;
; data_mem_write_address[0][0]   ; Incomplete set of assignments ;
; data_mem_write_address[0][1]   ; Incomplete set of assignments ;
; data_mem_write_address[0][2]   ; Incomplete set of assignments ;
; data_mem_write_address[0][3]   ; Incomplete set of assignments ;
; data_mem_write_address[0][4]   ; Incomplete set of assignments ;
; data_mem_write_address[0][5]   ; Incomplete set of assignments ;
; data_mem_write_address[0][6]   ; Incomplete set of assignments ;
; data_mem_write_address[0][7]   ; Incomplete set of assignments ;
; data_mem_write_address[1][0]   ; Incomplete set of assignments ;
; data_mem_write_address[1][1]   ; Incomplete set of assignments ;
; data_mem_write_address[1][2]   ; Incomplete set of assignments ;
; data_mem_write_address[1][3]   ; Incomplete set of assignments ;
; data_mem_write_address[1][4]   ; Incomplete set of assignments ;
; data_mem_write_address[1][5]   ; Incomplete set of assignments ;
; data_mem_write_address[1][6]   ; Incomplete set of assignments ;
; data_mem_write_address[1][7]   ; Incomplete set of assignments ;
; data_mem_write_address[2][0]   ; Incomplete set of assignments ;
; data_mem_write_address[2][1]   ; Incomplete set of assignments ;
; data_mem_write_address[2][2]   ; Incomplete set of assignments ;
; data_mem_write_address[2][3]   ; Incomplete set of assignments ;
; data_mem_write_address[2][4]   ; Incomplete set of assignments ;
; data_mem_write_address[2][5]   ; Incomplete set of assignments ;
; data_mem_write_address[2][6]   ; Incomplete set of assignments ;
; data_mem_write_address[2][7]   ; Incomplete set of assignments ;
; data_mem_write_address[3][0]   ; Incomplete set of assignments ;
; data_mem_write_address[3][1]   ; Incomplete set of assignments ;
; data_mem_write_address[3][2]   ; Incomplete set of assignments ;
; data_mem_write_address[3][3]   ; Incomplete set of assignments ;
; data_mem_write_address[3][4]   ; Incomplete set of assignments ;
; data_mem_write_address[3][5]   ; Incomplete set of assignments ;
; data_mem_write_address[3][6]   ; Incomplete set of assignments ;
; data_mem_write_address[3][7]   ; Incomplete set of assignments ;
; data_mem_write_data[0][0]      ; Incomplete set of assignments ;
; data_mem_write_data[0][1]      ; Incomplete set of assignments ;
; data_mem_write_data[0][2]      ; Incomplete set of assignments ;
; data_mem_write_data[0][3]      ; Incomplete set of assignments ;
; data_mem_write_data[0][4]      ; Incomplete set of assignments ;
; data_mem_write_data[0][5]      ; Incomplete set of assignments ;
; data_mem_write_data[0][6]      ; Incomplete set of assignments ;
; data_mem_write_data[0][7]      ; Incomplete set of assignments ;
; data_mem_write_data[1][0]      ; Incomplete set of assignments ;
; data_mem_write_data[1][1]      ; Incomplete set of assignments ;
; data_mem_write_data[1][2]      ; Incomplete set of assignments ;
; data_mem_write_data[1][3]      ; Incomplete set of assignments ;
; data_mem_write_data[1][4]      ; Incomplete set of assignments ;
; data_mem_write_data[1][5]      ; Incomplete set of assignments ;
; data_mem_write_data[1][6]      ; Incomplete set of assignments ;
; data_mem_write_data[1][7]      ; Incomplete set of assignments ;
; data_mem_write_data[2][0]      ; Incomplete set of assignments ;
; data_mem_write_data[2][1]      ; Incomplete set of assignments ;
; data_mem_write_data[2][2]      ; Incomplete set of assignments ;
; data_mem_write_data[2][3]      ; Incomplete set of assignments ;
; data_mem_write_data[2][4]      ; Incomplete set of assignments ;
; data_mem_write_data[2][5]      ; Incomplete set of assignments ;
; data_mem_write_data[2][6]      ; Incomplete set of assignments ;
; data_mem_write_data[2][7]      ; Incomplete set of assignments ;
; data_mem_write_data[3][0]      ; Incomplete set of assignments ;
; data_mem_write_data[3][1]      ; Incomplete set of assignments ;
; data_mem_write_data[3][2]      ; Incomplete set of assignments ;
; data_mem_write_data[3][3]      ; Incomplete set of assignments ;
; data_mem_write_data[3][4]      ; Incomplete set of assignments ;
; data_mem_write_data[3][5]      ; Incomplete set of assignments ;
; data_mem_write_data[3][6]      ; Incomplete set of assignments ;
; data_mem_write_data[3][7]      ; Incomplete set of assignments ;
; clk                            ; Incomplete set of assignments ;
; start                          ; Incomplete set of assignments ;
; reset                          ; Incomplete set of assignments ;
; program_mem_read_ready[0]      ; Incomplete set of assignments ;
; data_mem_read_ready[0]         ; Incomplete set of assignments ;
; data_mem_read_ready[1]         ; Incomplete set of assignments ;
; data_mem_read_ready[2]         ; Incomplete set of assignments ;
; data_mem_read_ready[3]         ; Incomplete set of assignments ;
; data_mem_write_ready[0]        ; Incomplete set of assignments ;
; data_mem_write_ready[1]        ; Incomplete set of assignments ;
; data_mem_write_ready[2]        ; Incomplete set of assignments ;
; data_mem_write_ready[3]        ; Incomplete set of assignments ;
; program_mem_read_data[0][12]   ; Incomplete set of assignments ;
; program_mem_read_data[0][13]   ; Incomplete set of assignments ;
; program_mem_read_data[0][14]   ; Incomplete set of assignments ;
; program_mem_read_data[0][15]   ; Incomplete set of assignments ;
; program_mem_read_data[0][0]    ; Incomplete set of assignments ;
; program_mem_read_data[0][9]    ; Incomplete set of assignments ;
; program_mem_read_data[0][10]   ; Incomplete set of assignments ;
; program_mem_read_data[0][11]   ; Incomplete set of assignments ;
; program_mem_read_data[0][1]    ; Incomplete set of assignments ;
; program_mem_read_data[0][2]    ; Incomplete set of assignments ;
; program_mem_read_data[0][3]    ; Incomplete set of assignments ;
; program_mem_read_data[0][4]    ; Incomplete set of assignments ;
; program_mem_read_data[0][5]    ; Incomplete set of assignments ;
; program_mem_read_data[0][6]    ; Incomplete set of assignments ;
; program_mem_read_data[0][7]    ; Incomplete set of assignments ;
; data_mem_read_data[3][0]       ; Incomplete set of assignments ;
; data_mem_read_data[0][0]       ; Incomplete set of assignments ;
; data_mem_read_data[2][0]       ; Incomplete set of assignments ;
; data_mem_read_data[1][0]       ; Incomplete set of assignments ;
; program_mem_read_data[0][8]    ; Incomplete set of assignments ;
; data_mem_read_data[0][1]       ; Incomplete set of assignments ;
; data_mem_read_data[3][1]       ; Incomplete set of assignments ;
; data_mem_read_data[2][1]       ; Incomplete set of assignments ;
; data_mem_read_data[1][1]       ; Incomplete set of assignments ;
; data_mem_read_data[3][2]       ; Incomplete set of assignments ;
; data_mem_read_data[0][2]       ; Incomplete set of assignments ;
; data_mem_read_data[2][2]       ; Incomplete set of assignments ;
; data_mem_read_data[1][2]       ; Incomplete set of assignments ;
; data_mem_read_data[0][3]       ; Incomplete set of assignments ;
; data_mem_read_data[3][3]       ; Incomplete set of assignments ;
; data_mem_read_data[2][3]       ; Incomplete set of assignments ;
; data_mem_read_data[1][3]       ; Incomplete set of assignments ;
; data_mem_read_data[3][4]       ; Incomplete set of assignments ;
; data_mem_read_data[0][4]       ; Incomplete set of assignments ;
; data_mem_read_data[2][4]       ; Incomplete set of assignments ;
; data_mem_read_data[1][4]       ; Incomplete set of assignments ;
; data_mem_read_data[0][5]       ; Incomplete set of assignments ;
; data_mem_read_data[3][5]       ; Incomplete set of assignments ;
; data_mem_read_data[2][5]       ; Incomplete set of assignments ;
; data_mem_read_data[1][5]       ; Incomplete set of assignments ;
; data_mem_read_data[3][6]       ; Incomplete set of assignments ;
; data_mem_read_data[0][6]       ; Incomplete set of assignments ;
; data_mem_read_data[2][6]       ; Incomplete set of assignments ;
; data_mem_read_data[1][6]       ; Incomplete set of assignments ;
; data_mem_read_data[0][7]       ; Incomplete set of assignments ;
; data_mem_read_data[3][7]       ; Incomplete set of assignments ;
; data_mem_read_data[2][7]       ; Incomplete set of assignments ;
; data_mem_read_data[1][7]       ; Incomplete set of assignments ;
; done                           ; Missing location assignment   ;
; device_control_write_enable    ; Missing location assignment   ;
; device_control_data[0]         ; Missing location assignment   ;
; device_control_data[1]         ; Missing location assignment   ;
; device_control_data[2]         ; Missing location assignment   ;
; device_control_data[3]         ; Missing location assignment   ;
; device_control_data[4]         ; Missing location assignment   ;
; device_control_data[5]         ; Missing location assignment   ;
; device_control_data[6]         ; Missing location assignment   ;
; device_control_data[7]         ; Missing location assignment   ;
; program_mem_read_valid[0]      ; Missing location assignment   ;
; program_mem_read_address[0][0] ; Missing location assignment   ;
; program_mem_read_address[0][1] ; Missing location assignment   ;
; program_mem_read_address[0][2] ; Missing location assignment   ;
; program_mem_read_address[0][3] ; Missing location assignment   ;
; program_mem_read_address[0][4] ; Missing location assignment   ;
; program_mem_read_address[0][5] ; Missing location assignment   ;
; program_mem_read_address[0][6] ; Missing location assignment   ;
; program_mem_read_address[0][7] ; Missing location assignment   ;
; data_mem_read_valid[0]         ; Missing location assignment   ;
; data_mem_read_valid[1]         ; Missing location assignment   ;
; data_mem_read_valid[2]         ; Missing location assignment   ;
; data_mem_read_valid[3]         ; Missing location assignment   ;
; data_mem_read_address[0][0]    ; Missing location assignment   ;
; data_mem_read_address[0][1]    ; Missing location assignment   ;
; data_mem_read_address[0][2]    ; Missing location assignment   ;
; data_mem_read_address[0][3]    ; Missing location assignment   ;
; data_mem_read_address[0][4]    ; Missing location assignment   ;
; data_mem_read_address[0][5]    ; Missing location assignment   ;
; data_mem_read_address[0][6]    ; Missing location assignment   ;
; data_mem_read_address[0][7]    ; Missing location assignment   ;
; data_mem_read_address[1][0]    ; Missing location assignment   ;
; data_mem_read_address[1][1]    ; Missing location assignment   ;
; data_mem_read_address[1][2]    ; Missing location assignment   ;
; data_mem_read_address[1][3]    ; Missing location assignment   ;
; data_mem_read_address[1][4]    ; Missing location assignment   ;
; data_mem_read_address[1][5]    ; Missing location assignment   ;
; data_mem_read_address[1][6]    ; Missing location assignment   ;
; data_mem_read_address[1][7]    ; Missing location assignment   ;
; data_mem_read_address[2][0]    ; Missing location assignment   ;
; data_mem_read_address[2][1]    ; Missing location assignment   ;
; data_mem_read_address[2][2]    ; Missing location assignment   ;
; data_mem_read_address[2][3]    ; Missing location assignment   ;
; data_mem_read_address[2][4]    ; Missing location assignment   ;
; data_mem_read_address[2][5]    ; Missing location assignment   ;
; data_mem_read_address[2][6]    ; Missing location assignment   ;
; data_mem_read_address[2][7]    ; Missing location assignment   ;
; data_mem_read_address[3][0]    ; Missing location assignment   ;
; data_mem_read_address[3][1]    ; Missing location assignment   ;
; data_mem_read_address[3][2]    ; Missing location assignment   ;
; data_mem_read_address[3][3]    ; Missing location assignment   ;
; data_mem_read_address[3][4]    ; Missing location assignment   ;
; data_mem_read_address[3][5]    ; Missing location assignment   ;
; data_mem_read_address[3][6]    ; Missing location assignment   ;
; data_mem_read_address[3][7]    ; Missing location assignment   ;
; data_mem_write_valid[0]        ; Missing location assignment   ;
; data_mem_write_valid[1]        ; Missing location assignment   ;
; data_mem_write_valid[2]        ; Missing location assignment   ;
; data_mem_write_valid[3]        ; Missing location assignment   ;
; data_mem_write_address[0][0]   ; Missing location assignment   ;
; data_mem_write_address[0][1]   ; Missing location assignment   ;
; data_mem_write_address[0][2]   ; Missing location assignment   ;
; data_mem_write_address[0][3]   ; Missing location assignment   ;
; data_mem_write_address[0][4]   ; Missing location assignment   ;
; data_mem_write_address[0][5]   ; Missing location assignment   ;
; data_mem_write_address[0][6]   ; Missing location assignment   ;
; data_mem_write_address[0][7]   ; Missing location assignment   ;
; data_mem_write_address[1][0]   ; Missing location assignment   ;
; data_mem_write_address[1][1]   ; Missing location assignment   ;
; data_mem_write_address[1][2]   ; Missing location assignment   ;
; data_mem_write_address[1][3]   ; Missing location assignment   ;
; data_mem_write_address[1][4]   ; Missing location assignment   ;
; data_mem_write_address[1][5]   ; Missing location assignment   ;
; data_mem_write_address[1][6]   ; Missing location assignment   ;
; data_mem_write_address[1][7]   ; Missing location assignment   ;
; data_mem_write_address[2][0]   ; Missing location assignment   ;
; data_mem_write_address[2][1]   ; Missing location assignment   ;
; data_mem_write_address[2][2]   ; Missing location assignment   ;
; data_mem_write_address[2][3]   ; Missing location assignment   ;
; data_mem_write_address[2][4]   ; Missing location assignment   ;
; data_mem_write_address[2][5]   ; Missing location assignment   ;
; data_mem_write_address[2][6]   ; Missing location assignment   ;
; data_mem_write_address[2][7]   ; Missing location assignment   ;
; data_mem_write_address[3][0]   ; Missing location assignment   ;
; data_mem_write_address[3][1]   ; Missing location assignment   ;
; data_mem_write_address[3][2]   ; Missing location assignment   ;
; data_mem_write_address[3][3]   ; Missing location assignment   ;
; data_mem_write_address[3][4]   ; Missing location assignment   ;
; data_mem_write_address[3][5]   ; Missing location assignment   ;
; data_mem_write_address[3][6]   ; Missing location assignment   ;
; data_mem_write_address[3][7]   ; Missing location assignment   ;
; data_mem_write_data[0][0]      ; Missing location assignment   ;
; data_mem_write_data[0][1]      ; Missing location assignment   ;
; data_mem_write_data[0][2]      ; Missing location assignment   ;
; data_mem_write_data[0][3]      ; Missing location assignment   ;
; data_mem_write_data[0][4]      ; Missing location assignment   ;
; data_mem_write_data[0][5]      ; Missing location assignment   ;
; data_mem_write_data[0][6]      ; Missing location assignment   ;
; data_mem_write_data[0][7]      ; Missing location assignment   ;
; data_mem_write_data[1][0]      ; Missing location assignment   ;
; data_mem_write_data[1][1]      ; Missing location assignment   ;
; data_mem_write_data[1][2]      ; Missing location assignment   ;
; data_mem_write_data[1][3]      ; Missing location assignment   ;
; data_mem_write_data[1][4]      ; Missing location assignment   ;
; data_mem_write_data[1][5]      ; Missing location assignment   ;
; data_mem_write_data[1][6]      ; Missing location assignment   ;
; data_mem_write_data[1][7]      ; Missing location assignment   ;
; data_mem_write_data[2][0]      ; Missing location assignment   ;
; data_mem_write_data[2][1]      ; Missing location assignment   ;
; data_mem_write_data[2][2]      ; Missing location assignment   ;
; data_mem_write_data[2][3]      ; Missing location assignment   ;
; data_mem_write_data[2][4]      ; Missing location assignment   ;
; data_mem_write_data[2][5]      ; Missing location assignment   ;
; data_mem_write_data[2][6]      ; Missing location assignment   ;
; data_mem_write_data[2][7]      ; Missing location assignment   ;
; data_mem_write_data[3][0]      ; Missing location assignment   ;
; data_mem_write_data[3][1]      ; Missing location assignment   ;
; data_mem_write_data[3][2]      ; Missing location assignment   ;
; data_mem_write_data[3][3]      ; Missing location assignment   ;
; data_mem_write_data[3][4]      ; Missing location assignment   ;
; data_mem_write_data[3][5]      ; Missing location assignment   ;
; data_mem_write_data[3][6]      ; Missing location assignment   ;
; data_mem_write_data[3][7]      ; Missing location assignment   ;
; clk                            ; Missing location assignment   ;
; start                          ; Missing location assignment   ;
; reset                          ; Missing location assignment   ;
; program_mem_read_ready[0]      ; Missing location assignment   ;
; data_mem_read_ready[0]         ; Missing location assignment   ;
; data_mem_read_ready[1]         ; Missing location assignment   ;
; data_mem_read_ready[2]         ; Missing location assignment   ;
; data_mem_read_ready[3]         ; Missing location assignment   ;
; data_mem_write_ready[0]        ; Missing location assignment   ;
; data_mem_write_ready[1]        ; Missing location assignment   ;
; data_mem_write_ready[2]        ; Missing location assignment   ;
; data_mem_write_ready[3]        ; Missing location assignment   ;
; program_mem_read_data[0][12]   ; Missing location assignment   ;
; program_mem_read_data[0][13]   ; Missing location assignment   ;
; program_mem_read_data[0][14]   ; Missing location assignment   ;
; program_mem_read_data[0][15]   ; Missing location assignment   ;
; program_mem_read_data[0][0]    ; Missing location assignment   ;
; program_mem_read_data[0][9]    ; Missing location assignment   ;
; program_mem_read_data[0][10]   ; Missing location assignment   ;
; program_mem_read_data[0][11]   ; Missing location assignment   ;
; program_mem_read_data[0][1]    ; Missing location assignment   ;
; program_mem_read_data[0][2]    ; Missing location assignment   ;
; program_mem_read_data[0][3]    ; Missing location assignment   ;
; program_mem_read_data[0][4]    ; Missing location assignment   ;
; program_mem_read_data[0][5]    ; Missing location assignment   ;
; program_mem_read_data[0][6]    ; Missing location assignment   ;
; program_mem_read_data[0][7]    ; Missing location assignment   ;
; data_mem_read_data[3][0]       ; Missing location assignment   ;
; data_mem_read_data[0][0]       ; Missing location assignment   ;
; data_mem_read_data[2][0]       ; Missing location assignment   ;
; data_mem_read_data[1][0]       ; Missing location assignment   ;
; program_mem_read_data[0][8]    ; Missing location assignment   ;
; data_mem_read_data[0][1]       ; Missing location assignment   ;
; data_mem_read_data[3][1]       ; Missing location assignment   ;
; data_mem_read_data[2][1]       ; Missing location assignment   ;
; data_mem_read_data[1][1]       ; Missing location assignment   ;
; data_mem_read_data[3][2]       ; Missing location assignment   ;
; data_mem_read_data[0][2]       ; Missing location assignment   ;
; data_mem_read_data[2][2]       ; Missing location assignment   ;
; data_mem_read_data[1][2]       ; Missing location assignment   ;
; data_mem_read_data[0][3]       ; Missing location assignment   ;
; data_mem_read_data[3][3]       ; Missing location assignment   ;
; data_mem_read_data[2][3]       ; Missing location assignment   ;
; data_mem_read_data[1][3]       ; Missing location assignment   ;
; data_mem_read_data[3][4]       ; Missing location assignment   ;
; data_mem_read_data[0][4]       ; Missing location assignment   ;
; data_mem_read_data[2][4]       ; Missing location assignment   ;
; data_mem_read_data[1][4]       ; Missing location assignment   ;
; data_mem_read_data[0][5]       ; Missing location assignment   ;
; data_mem_read_data[3][5]       ; Missing location assignment   ;
; data_mem_read_data[2][5]       ; Missing location assignment   ;
; data_mem_read_data[1][5]       ; Missing location assignment   ;
; data_mem_read_data[3][6]       ; Missing location assignment   ;
; data_mem_read_data[0][6]       ; Missing location assignment   ;
; data_mem_read_data[2][6]       ; Missing location assignment   ;
; data_mem_read_data[1][6]       ; Missing location assignment   ;
; data_mem_read_data[0][7]       ; Missing location assignment   ;
; data_mem_read_data[3][7]       ; Missing location assignment   ;
; data_mem_read_data[2][7]       ; Missing location assignment   ;
; data_mem_read_data[1][7]       ; Missing location assignment   ;
+--------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                               ; Entity Name          ; Library Name ;
+---------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |gpu                                                    ; 5420 (266)  ; 2297 (288)                ; 0 (0)         ; 0           ; 0    ; 1          ; 8            ; 8       ; 0         ; 183  ; 0            ; 3123 (1)     ; 451 (130)         ; 1846 (0)         ; 0          ; |gpu                                                                                                                                                                                              ; gpu                  ; work         ;
;    |core:\cores_gen:0:core_instance|                    ; 2186 (0)    ; 825 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 4       ; 0         ; 0    ; 0            ; 1326 (0)     ; 108 (0)           ; 752 (0)          ; 0          ; |gpu|core:\cores_gen:0:core_instance                                                                                                                                                              ; core                 ; work         ;
;       |decoder:decoder0|                                ; 22 (22)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 21 (21)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|decoder:decoder0                                                                                                                                             ; decoder              ; work         ;
;       |fetcher:fetcher0|                                ; 34 (34)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 28 (28)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|fetcher:fetcher0                                                                                                                                             ; fetcher              ; work         ;
;       |scheduler:scheduler0|                            ; 20 (20)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 11 (11)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|scheduler:scheduler0                                                                                                                                         ; scheduler            ; work         ;
;       |thread:\gen_threads:0:thread_inst|               ; 550 (0)     ; 202 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 342 (0)      ; 31 (0)            ; 177 (0)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst                                                                                                                            ; thread               ; work         ;
;          |alu:alu0|                                     ; 162 (57)    ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 138 (41)     ; 0 (0)             ; 24 (16)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0                                                                                                                   ; alu                  ; work         ;
;             |lpm_divide:Div0|                           ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 8 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0                                                                                                   ; lpm_divide           ; work         ;
;                |lpm_divide_5ao:auto_generated|          ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 8 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated                                                                     ; lpm_divide_5ao       ; work         ;
;                   |abs_divider_aag:divider|             ; 105 (8)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (8)       ; 0 (0)             ; 8 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider                                             ; abs_divider_aag      ; work         ;
;                      |alt_u_div_8fe:divider|            ; 78 (75)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (72)      ; 0 (0)             ; 3 (3)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe        ; work         ;
;                         |add_sub_t3c:add_sub_0|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0 ; add_sub_t3c          ; work         ;
;                         |add_sub_u3c:add_sub_1|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;                      |lpm_abs_r99:my_abs_den|           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_den                      ; lpm_abs_r99          ; work         ;
;                      |lpm_abs_r99:my_abs_num|           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 1 (1)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_num                      ; lpm_abs_r99          ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0                                                                                                    ; lpm_mult             ; work         ;
;                |mult_tds:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated                                                                            ; mult_tds             ; work         ;
;          |lsu:load_store|                               ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 23 (23)           ; 17 (17)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|lsu:load_store                                                                                                             ; lsu                  ; work         ;
;          |pc:counter|                                   ; 23 (23)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 12 (12)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|pc:counter                                                                                                                 ; pc                   ; work         ;
;          |rf:reg_file|                                  ; 341 (341)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (188)    ; 8 (8)             ; 145 (145)        ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file                                                                                                                ; rf                   ; work         ;
;       |thread:\gen_threads:1:thread_inst|               ; 509 (0)     ; 188 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 317 (0)      ; 26 (0)            ; 166 (0)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst                                                                                                                            ; thread               ; work         ;
;          |alu:alu0|                                     ; 147 (43)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 124 (31)     ; 0 (0)             ; 23 (12)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0                                                                                                                   ; alu                  ; work         ;
;             |lpm_divide:Div0|                           ; 104 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 0 (0)             ; 11 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0                                                                                                   ; lpm_divide           ; work         ;
;                |lpm_divide_5ao:auto_generated|          ; 104 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 0 (0)             ; 11 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated                                                                     ; lpm_divide_5ao       ; work         ;
;                   |abs_divider_aag:divider|             ; 104 (8)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (8)       ; 0 (0)             ; 11 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider                                             ; abs_divider_aag      ; work         ;
;                      |alt_u_div_8fe:divider|            ; 77 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (70)      ; 0 (0)             ; 4 (4)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe        ; work         ;
;                         |add_sub_t3c:add_sub_0|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0 ; add_sub_t3c          ; work         ;
;                         |add_sub_u3c:add_sub_1|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;                      |lpm_abs_r99:my_abs_den|           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_den                      ; lpm_abs_r99          ; work         ;
;                      |lpm_abs_r99:my_abs_num|           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 2 (2)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_num                      ; lpm_abs_r99          ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0                                                                                                    ; lpm_mult             ; work         ;
;                |mult_tds:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated                                                                            ; mult_tds             ; work         ;
;          |lsu:load_store|                               ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 18 (18)           ; 22 (22)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|lsu:load_store                                                                                                             ; lsu                  ; work         ;
;          |rf:reg_file|                                  ; 340 (340)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (188)    ; 8 (8)             ; 144 (144)        ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file                                                                                                                ; rf                   ; work         ;
;       |thread:\gen_threads:2:thread_inst|               ; 528 (0)     ; 188 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 327 (0)      ; 26 (0)            ; 175 (0)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst                                                                                                                            ; thread               ; work         ;
;          |alu:alu0|                                     ; 149 (43)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 114 (29)     ; 0 (0)             ; 35 (14)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0                                                                                                                   ; alu                  ; work         ;
;             |lpm_divide:Div0|                           ; 106 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (0)       ; 0 (0)             ; 21 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0                                                                                                   ; lpm_divide           ; work         ;
;                |lpm_divide_5ao:auto_generated|          ; 106 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (0)       ; 0 (0)             ; 21 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated                                                                     ; lpm_divide_5ao       ; work         ;
;                   |abs_divider_aag:divider|             ; 106 (8)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (8)       ; 0 (0)             ; 21 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider                                             ; abs_divider_aag      ; work         ;
;                      |alt_u_div_8fe:divider|            ; 78 (75)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (66)      ; 0 (0)             ; 11 (9)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe        ; work         ;
;                         |add_sub_t3c:add_sub_0|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0 ; add_sub_t3c          ; work         ;
;                         |add_sub_u3c:add_sub_1|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;                      |lpm_abs_r99:my_abs_den|           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_den                      ; lpm_abs_r99          ; work         ;
;                      |lpm_abs_r99:my_abs_num|           ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 4 (4)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_num                      ; lpm_abs_r99          ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0                                                                                                    ; lpm_mult             ; work         ;
;                |mult_tds:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated                                                                            ; mult_tds             ; work         ;
;          |lsu:load_store|                               ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 16 (16)           ; 25 (25)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|lsu:load_store                                                                                                             ; lsu                  ; work         ;
;          |rf:reg_file|                                  ; 361 (361)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 209 (209)    ; 10 (10)           ; 142 (142)        ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file                                                                                                                ; rf                   ; work         ;
;       |thread:\gen_threads:3:thread_inst|               ; 526 (0)     ; 188 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 324 (0)      ; 25 (0)            ; 177 (0)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst                                                                                                                            ; thread               ; work         ;
;          |alu:alu0|                                     ; 148 (43)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 113 (22)     ; 0 (0)             ; 35 (21)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0                                                                                                                   ; alu                  ; work         ;
;             |lpm_divide:Div0|                           ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (0)       ; 0 (0)             ; 14 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0                                                                                                   ; lpm_divide           ; work         ;
;                |lpm_divide_5ao:auto_generated|          ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (0)       ; 0 (0)             ; 14 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated                                                                     ; lpm_divide_5ao       ; work         ;
;                   |abs_divider_aag:divider|             ; 105 (8)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (8)       ; 0 (0)             ; 14 (0)           ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider                                             ; abs_divider_aag      ; work         ;
;                      |alt_u_div_8fe:divider|            ; 78 (75)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (70)      ; 0 (0)             ; 6 (5)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe        ; work         ;
;                         |add_sub_t3c:add_sub_0|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0 ; add_sub_t3c          ; work         ;
;                         |add_sub_u3c:add_sub_1|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;                      |lpm_abs_r99:my_abs_den|           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_den                      ; lpm_abs_r99          ; work         ;
;                      |lpm_abs_r99:my_abs_num|           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_num                      ; lpm_abs_r99          ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0                                                                                                    ; lpm_mult             ; work         ;
;                |mult_tds:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated                                                                            ; mult_tds             ; work         ;
;          |lsu:load_store|                               ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 17 (17)           ; 23 (23)          ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|lsu:load_store                                                                                                             ; lsu                  ; work         ;
;          |rf:reg_file|                                  ; 359 (359)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 206 (206)    ; 8 (8)             ; 145 (145)        ; 0          ; |gpu|core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file                                                                                                                ; rf                   ; work         ;
;    |core:\cores_gen:1:core_instance|                    ; 2196 (0)    ; 825 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 4            ; 4       ; 0         ; 0    ; 0            ; 1344 (0)     ; 114 (0)           ; 738 (0)          ; 0          ; |gpu|core:\cores_gen:1:core_instance                                                                                                                                                              ; core                 ; work         ;
;       |decoder:decoder0|                                ; 22 (22)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 21 (21)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|decoder:decoder0                                                                                                                                             ; decoder              ; work         ;
;       |fetcher:fetcher0|                                ; 34 (34)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 30 (30)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|fetcher:fetcher0                                                                                                                                             ; fetcher              ; work         ;
;       |scheduler:scheduler0|                            ; 20 (20)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 11 (11)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|scheduler:scheduler0                                                                                                                                         ; scheduler            ; work         ;
;       |thread:\gen_threads:0:thread_inst|               ; 548 (0)     ; 202 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 338 (0)      ; 27 (0)            ; 183 (0)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst                                                                                                                            ; thread               ; work         ;
;          |alu:alu0|                                     ; 162 (57)    ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 133 (38)     ; 0 (0)             ; 29 (19)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0                                                                                                                   ; alu                  ; work         ;
;             |lpm_divide:Div0|                           ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 10 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0                                                                                                   ; lpm_divide           ; work         ;
;                |lpm_divide_5ao:auto_generated|          ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 10 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated                                                                     ; lpm_divide_5ao       ; work         ;
;                   |abs_divider_aag:divider|             ; 105 (8)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (8)       ; 0 (0)             ; 10 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider                                             ; abs_divider_aag      ; work         ;
;                      |alt_u_div_8fe:divider|            ; 77 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (72)      ; 0 (0)             ; 2 (2)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe        ; work         ;
;                         |add_sub_t3c:add_sub_0|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0 ; add_sub_t3c          ; work         ;
;                         |add_sub_u3c:add_sub_1|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;                      |lpm_abs_r99:my_abs_den|           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 5 (5)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_den                      ; lpm_abs_r99          ; work         ;
;                      |lpm_abs_r99:my_abs_num|           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_num                      ; lpm_abs_r99          ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0                                                                                                    ; lpm_mult             ; work         ;
;                |mult_tds:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated                                                                            ; mult_tds             ; work         ;
;          |lsu:load_store|                               ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 13 (13)           ; 29 (29)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|lsu:load_store                                                                                                             ; lsu                  ; work         ;
;          |pc:counter|                                   ; 23 (23)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 11 (11)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|pc:counter                                                                                                                 ; pc                   ; work         ;
;          |rf:reg_file|                                  ; 344 (344)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 190 (190)    ; 14 (14)           ; 140 (140)        ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file                                                                                                                ; rf                   ; work         ;
;       |thread:\gen_threads:1:thread_inst|               ; 511 (0)     ; 188 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 318 (0)      ; 27 (0)            ; 166 (0)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst                                                                                                                            ; thread               ; work         ;
;          |alu:alu0|                                     ; 148 (43)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 124 (30)     ; 0 (0)             ; 24 (13)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0                                                                                                                   ; alu                  ; work         ;
;             |lpm_divide:Div0|                           ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 11 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0                                                                                                   ; lpm_divide           ; work         ;
;                |lpm_divide_5ao:auto_generated|          ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 11 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated                                                                     ; lpm_divide_5ao       ; work         ;
;                   |abs_divider_aag:divider|             ; 105 (8)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (8)       ; 0 (0)             ; 11 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider                                             ; abs_divider_aag      ; work         ;
;                      |alt_u_div_8fe:divider|            ; 77 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (71)      ; 0 (0)             ; 3 (3)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe        ; work         ;
;                         |add_sub_t3c:add_sub_0|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0 ; add_sub_t3c          ; work         ;
;                         |add_sub_u3c:add_sub_1|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;                      |lpm_abs_r99:my_abs_den|           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 5 (5)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_den                      ; lpm_abs_r99          ; work         ;
;                      |lpm_abs_r99:my_abs_num|           ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 3 (3)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_num                      ; lpm_abs_r99          ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0                                                                                                    ; lpm_mult             ; work         ;
;                |mult_tds:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated                                                                            ; mult_tds             ; work         ;
;          |lsu:load_store|                               ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 17 (17)           ; 23 (23)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|lsu:load_store                                                                                                             ; lsu                  ; work         ;
;          |rf:reg_file|                                  ; 342 (342)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 189 (189)    ; 10 (10)           ; 143 (143)        ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|rf:reg_file                                                                                                                ; rf                   ; work         ;
;       |thread:\gen_threads:2:thread_inst|               ; 514 (0)     ; 188 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 319 (0)      ; 28 (0)            ; 167 (0)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst                                                                                                                            ; thread               ; work         ;
;          |alu:alu0|                                     ; 148 (43)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 122 (33)     ; 0 (0)             ; 26 (10)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0                                                                                                                   ; alu                  ; work         ;
;             |lpm_divide:Div0|                           ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 16 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0                                                                                                   ; lpm_divide           ; work         ;
;                |lpm_divide_5ao:auto_generated|          ; 105 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 16 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated                                                                     ; lpm_divide_5ao       ; work         ;
;                   |abs_divider_aag:divider|             ; 105 (8)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (8)       ; 0 (0)             ; 16 (0)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider                                             ; abs_divider_aag      ; work         ;
;                      |alt_u_div_8fe:divider|            ; 78 (75)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (72)      ; 0 (0)             ; 5 (3)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe        ; work         ;
;                         |add_sub_t3c:add_sub_0|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0 ; add_sub_t3c          ; work         ;
;                         |add_sub_u3c:add_sub_1|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;                      |lpm_abs_r99:my_abs_den|           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_den                      ; lpm_abs_r99          ; work         ;
;                      |lpm_abs_r99:my_abs_num|           ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_num                      ; lpm_abs_r99          ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0                                                                                                    ; lpm_mult             ; work         ;
;                |mult_tds:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated                                                                            ; mult_tds             ; work         ;
;          |lsu:load_store|                               ; 46 (46)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 16 (16)           ; 25 (25)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|lsu:load_store                                                                                                             ; lsu                  ; work         ;
;          |rf:reg_file|                                  ; 345 (345)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 192 (192)    ; 12 (12)           ; 141 (141)        ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|rf:reg_file                                                                                                                ; rf                   ; work         ;
;       |thread:\gen_threads:3:thread_inst|               ; 549 (0)     ; 188 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 355 (0)      ; 32 (0)            ; 162 (0)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst                                                                                                                            ; thread               ; work         ;
;          |alu:alu0|                                     ; 149 (43)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 131 (34)     ; 0 (0)             ; 18 (9)           ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0                                                                                                                   ; alu                  ; work         ;
;             |lpm_divide:Div0|                           ; 106 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 9 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0                                                                                                   ; lpm_divide           ; work         ;
;                |lpm_divide_5ao:auto_generated|          ; 106 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 9 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated                                                                     ; lpm_divide_5ao       ; work         ;
;                   |abs_divider_aag:divider|             ; 106 (8)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (8)       ; 0 (0)             ; 9 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider                                             ; abs_divider_aag      ; work         ;
;                      |alt_u_div_8fe:divider|            ; 78 (75)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (73)      ; 0 (0)             ; 2 (2)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider                       ; alt_u_div_8fe        ; work         ;
;                         |add_sub_t3c:add_sub_0|         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_t3c:add_sub_0 ; add_sub_t3c          ; work         ;
;                         |add_sub_u3c:add_sub_1|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|alt_u_div_8fe:divider|add_sub_u3c:add_sub_1 ; add_sub_u3c          ; work         ;
;                      |lpm_abs_r99:my_abs_den|           ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_den                      ; lpm_abs_r99          ; work         ;
;                      |lpm_abs_r99:my_abs_num|           ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_divide:Div0|lpm_divide_5ao:auto_generated|abs_divider_aag:divider|lpm_abs_r99:my_abs_num                      ; lpm_abs_r99          ; work         ;
;             |lpm_mult:Mult0|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0                                                                                                    ; lpm_mult             ; work         ;
;                |mult_tds:auto_generated|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated                                                                            ; mult_tds             ; work         ;
;          |lsu:load_store|                               ; 45 (45)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 24 (24)           ; 17 (17)          ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|lsu:load_store                                                                                                             ; lsu                  ; work         ;
;          |rf:reg_file|                                  ; 372 (372)   ; 144 (144)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (220)    ; 8 (8)             ; 144 (144)        ; 0          ; |gpu|core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file                                                                                                                ; rf                   ; work         ;
;    |dispatcher:dispatcher_inst|                         ; 116 (116)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 8 (8)             ; 78 (78)          ; 0          ; |gpu|dispatcher:dispatcher_inst                                                                                                                                                                   ; dispatcher           ; work         ;
;    |mem_controller_instr:instruction_memory_controller| ; 63 (63)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 16 (16)           ; 33 (33)          ; 0          ; |gpu|mem_controller_instr:instruction_memory_controller                                                                                                                                           ; mem_controller_instr ; work         ;
;    |mem_controller_mem:data_memory_controller|          ; 728 (728)   ; 224 (224)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 408 (408)    ; 75 (75)           ; 245 (245)        ; 0          ; |gpu|mem_controller_mem:data_memory_controller                                                                                                                                                    ; mem_controller_mem   ; work         ;
+---------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                            ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+
; done                           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; device_control_write_enable    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; device_control_data[0]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; device_control_data[1]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; device_control_data[2]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; device_control_data[3]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; device_control_data[4]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; device_control_data[5]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; device_control_data[6]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; device_control_data[7]         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_valid[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_address[0][0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_address[0][1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_address[0][2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_address[0][3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_address[0][4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_address[0][5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_address[0][6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; program_mem_read_address[0][7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_valid[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_valid[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_valid[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_valid[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[0][0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[0][1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[0][2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[0][3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[0][4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[0][5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[0][6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[0][7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[1][0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[1][1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[1][2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[1][3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[1][4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[1][5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[1][6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[1][7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[2][0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[2][1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[2][2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[2][3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[2][4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[2][5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[2][6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[2][7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[3][0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[3][1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[3][2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[3][3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[3][4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[3][5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[3][6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_read_address[3][7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_valid[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_valid[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_valid[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_valid[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[0][0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[0][1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[0][2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[0][3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[0][4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[0][5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[0][6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[0][7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[1][0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[1][1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[1][2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[1][3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[1][4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[1][5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[1][6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[1][7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[2][0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[2][1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[2][2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[2][3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[2][4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[2][5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[2][6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[2][7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[3][0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[3][1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[3][2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[3][3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[3][4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[3][5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[3][6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_address[3][7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[0][0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[0][1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[0][2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[0][3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[0][4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[0][5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[0][6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[0][7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[1][0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[1][1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[1][2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[1][3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[1][4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[1][5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[1][6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[1][7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[2][0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[2][1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[2][2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[2][3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[2][4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[2][5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[2][6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[2][7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[3][0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[3][1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[3][2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[3][3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[3][4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[3][5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[3][6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_mem_write_data[3][7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk                            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; start                          ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; reset                          ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; program_mem_read_ready[0]      ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_ready[0]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_ready[1]         ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; data_mem_read_ready[2]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_ready[3]         ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_write_ready[0]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_write_ready[1]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_write_ready[2]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_write_ready[3]        ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][12]   ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][13]   ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; program_mem_read_data[0][14]   ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; program_mem_read_data[0][15]   ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; program_mem_read_data[0][0]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][9]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][10]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][11]   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][1]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; program_mem_read_data[0][2]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][3]    ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][4]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; program_mem_read_data[0][5]    ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; program_mem_read_data[0][6]    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][7]    ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[3][0]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[0][0]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[2][0]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[1][0]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; program_mem_read_data[0][8]    ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[0][1]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[3][1]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[2][1]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[1][1]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[3][2]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[0][2]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[2][2]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[1][2]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[0][3]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[3][3]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[2][3]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[1][3]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[3][4]       ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[0][4]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[2][4]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[1][4]       ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[0][5]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[3][5]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[2][5]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[1][5]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[3][6]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[0][6]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[2][6]       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[1][6]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[0][7]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; data_mem_read_data[3][7]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[2][7]       ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; data_mem_read_data[1][7]       ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
+--------------------------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                      ;
+---------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                   ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------+-------------------+---------+
; device_control_write_enable                                                           ;                   ;         ;
; device_control_data[0]                                                                ;                   ;         ;
; device_control_data[1]                                                                ;                   ;         ;
; device_control_data[2]                                                                ;                   ;         ;
; device_control_data[3]                                                                ;                   ;         ;
; device_control_data[4]                                                                ;                   ;         ;
; device_control_data[5]                                                                ;                   ;         ;
; device_control_data[6]                                                                ;                   ;         ;
; device_control_data[7]                                                                ;                   ;         ;
; clk                                                                                   ;                   ;         ;
; start                                                                                 ;                   ;         ;
;      - dispatcher:dispatcher_inst|done~0                                              ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[7]~36                                   ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_reset~0                                        ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_reset~1                                        ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_start~0                                        ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_start~1                                        ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_start~3                                        ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_start~4                                        ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|start_execution~0                                   ; 0                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_start~5                                        ; 0                 ; 6       ;
; reset                                                                                 ;                   ;         ;
;      - dispatcher:dispatcher_inst|done                                                ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_valid[0]           ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][0]      ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][1]      ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][2]      ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][3]      ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][4]      ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][5]      ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][6]      ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][7]      ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_valid[0]                    ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_valid[1]                    ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_valid[2]                    ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_valid[3]                    ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_valid[0]                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_valid[1]                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_valid[2]                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_valid[3]                   ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_reset[1]                                       ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_ready[1]      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_reset[0]                                       ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_ready[0]      ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|current_consumer[0]         ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|channel_serving_consumer[0] ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|channel_serving_consumer[1] ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|channel_serving_consumer[0]          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|channel_serving_consumer[1]          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|channel_serving_consumer[2]          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|channel_serving_consumer[3]          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|channel_serving_consumer[4]          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|channel_serving_consumer[5]          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|channel_serving_consumer[6]          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|channel_serving_consumer[7]          ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_start[1]                                       ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|start_execution                                     ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready[7]              ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready[6]              ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready[5]              ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready[4]              ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_start[0]                                       ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready[3]              ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready[2]              ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready[1]              ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready[0]              ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][0]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready[5]               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][0]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready[6]               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][0]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready[2]               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][0]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready[3]               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][0]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready[1]               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][0]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready[0]               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][0]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready[4]               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][0]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready[7]               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][1]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][1]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][1]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][1]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][1]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][1]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][1]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][1]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][2]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][2]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][2]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][2]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][2]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][2]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][2]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][2]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][3]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][3]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][3]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][3]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][3]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][3]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][3]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][3]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][4]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][4]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][4]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][4]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][4]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][4]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][4]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][4]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][5]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][5]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][5]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][5]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][5]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][5]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][5]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][5]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][6]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][6]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][6]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][6]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][6]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][6]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][6]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][6]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][7]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][7]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][7]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][7]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][7]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][7]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][7]             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][7]             ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|controller_state[0].RW      ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[0].RW               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[1].RW               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[2].RW               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[3].RW               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[0].WW               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[1].WW               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[2].WW               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[3].WW               ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|controller_state[0].RR      ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[0].WR               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[1].WR               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[2].WR               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state[3].WR               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[0]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[1]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[2]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[3]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[4]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[5]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[6]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[7]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[8]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[9]                                      ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[10]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[11]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[12]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[13]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[14]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[15]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[16]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[17]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[18]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[19]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[20]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[21]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[22]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[23]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[24]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[25]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[26]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[27]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[28]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[29]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[30]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[31]                                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[1]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[2]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[3]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[4]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[5]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[6]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[7]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[8]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[9]                                ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[10]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[11]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[12]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[13]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[14]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[15]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[16]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[17]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[18]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[19]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[20]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[21]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[22]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[23]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[24]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[25]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[26]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[27]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[28]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[29]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[30]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[31]                               ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[0]                                ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_address[0][3]~1    ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address~0                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address[0][0]~1             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address~2                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address~3                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address~4                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address~5                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address~6                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address~7                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address~8                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address[1][7]~9             ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address[2][0]~10            ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_read_address[3][4]~11            ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address~0                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address[0][4]~1            ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address~2                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address~3                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address~4                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address~5                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address~6                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address~7                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address~8                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address[1][5]~9            ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address[2][7]~10           ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_address[3][0]~11           ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_data~0                     ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_data~1                     ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_data~2                     ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_data~3                     ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_data~4                     ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_data~5                     ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_data~6                     ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_data~7                     ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_done[7]~36                                   ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|controller_state~6          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~34                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~37                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~40                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~43                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~46                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~49                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~52                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~55                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|current_consumer~4                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|current_consumer~6                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|current_consumer~7                   ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~60                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~62                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~64                  ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~66                  ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|blocks_dispatched[3]~96                             ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~0        ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data[1][12]~1 ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~2        ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~3        ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~4        ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data[0][15]~5 ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids~0                                    ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids[1][4]~1                              ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids[0][7]~2                              ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids~3                                    ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids~4                                    ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids~5                                    ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids~6                                    ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids~7                                    ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids~8                                    ; 1                 ; 6       ;
;      - dispatcher:dispatcher_inst|core_block_ids~9                                    ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~6        ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~7        ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~8        ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~9        ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~10       ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~11       ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~12       ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~13       ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~14       ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~15       ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~16       ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[6][7]~41          ; 1                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~17       ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[3][4]~47          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[1][4]~53          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[2][2]~59          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[0][5]~65          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[5][7]~71          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[4][4]~77          ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data[7][0]~83          ; 1                 ; 6       ;
; program_mem_read_ready[0]                                                             ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|mem_read_valid~1            ; 0                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|controller_state~5          ; 0                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_ready~0       ; 0                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_ready~3       ; 0                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|controller_state~8          ; 0                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data[1][12]~1 ; 0                 ; 6       ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data[0][15]~5 ; 0                 ; 6       ;
; data_mem_read_ready[0]                                                                ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~32                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_ready~22               ; 0                 ; 6       ;
; data_mem_read_ready[1]                                                                ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~33                ; 1                 ; 6       ;
; data_mem_read_ready[2]                                                                ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~34                ; 0                 ; 6       ;
; data_mem_read_ready[3]                                                                ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~35                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~196               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~197               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~198               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~199               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~200               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~201               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~202               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~203               ; 0                 ; 6       ;
; data_mem_write_ready[0]                                                               ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|controller_state[0].WR               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_valid~0                    ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~33                  ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~36                  ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready~5               ; 0                 ; 6       ;
; data_mem_write_ready[1]                                                               ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|controller_state[1].WR               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_valid~2                    ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~39                  ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~42                  ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready~8               ; 0                 ; 6       ;
; data_mem_write_ready[2]                                                               ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|controller_state[2].WR               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_valid~4                    ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~45                  ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~48                  ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready~11              ; 0                 ; 6       ;
; data_mem_write_ready[3]                                                               ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|controller_state[3].WR               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|mem_write_valid~6                    ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~51                  ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|controller_state~54                  ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_write_ready~14              ; 0                 ; 6       ;
; program_mem_read_data[0][12]                                                          ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~0        ; 0                 ; 6       ;
; program_mem_read_data[0][13]                                                          ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~2        ; 1                 ; 6       ;
; program_mem_read_data[0][14]                                                          ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~3        ; 1                 ; 0       ;
; program_mem_read_data[0][15]                                                          ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~4        ; 1                 ; 6       ;
; program_mem_read_data[0][0]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~6        ; 0                 ; 6       ;
; program_mem_read_data[0][9]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~7        ; 0                 ; 6       ;
; program_mem_read_data[0][10]                                                          ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~8        ; 0                 ; 6       ;
; program_mem_read_data[0][11]                                                          ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~9        ; 0                 ; 6       ;
; program_mem_read_data[0][1]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~10       ; 1                 ; 6       ;
; program_mem_read_data[0][2]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~11       ; 0                 ; 6       ;
; program_mem_read_data[0][3]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~12       ; 0                 ; 6       ;
; program_mem_read_data[0][4]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~13       ; 1                 ; 6       ;
; program_mem_read_data[0][5]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~14       ; 1                 ; 0       ;
; program_mem_read_data[0][6]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~15       ; 0                 ; 6       ;
; program_mem_read_data[0][7]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~16       ; 0                 ; 6       ;
; data_mem_read_data[3][0]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~39                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~45                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~51                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~57                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~63                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~69                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~75                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~81                ; 0                 ; 6       ;
; data_mem_read_data[0][0]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~38                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~44                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~50                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~56                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~62                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~68                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~74                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~80                ; 0                 ; 6       ;
; data_mem_read_data[2][0]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~38                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~44                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~50                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~56                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~62                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~68                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~74                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~80                ; 1                 ; 6       ;
; data_mem_read_data[1][0]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~39                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~45                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~51                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~57                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~63                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~69                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~75                ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~81                ; 0                 ; 6       ;
; program_mem_read_data[0][8]                                                           ;                   ;         ;
;      - mem_controller_instr:instruction_memory_controller|consumer_read_data~17       ; 1                 ; 6       ;
; data_mem_read_data[0][1]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~85                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~87                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~89                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~91                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~93                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~95                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~97                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~99                ; 1                 ; 6       ;
; data_mem_read_data[3][1]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~84                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~86                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~88                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~90                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~92                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~94                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~96                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~98                ; 1                 ; 6       ;
; data_mem_read_data[2][1]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~84                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~86                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~88                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~90                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~92                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~94                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~96                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~98                ; 1                 ; 6       ;
; data_mem_read_data[1][1]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~85                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~87                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~89                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~91                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~93                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~95                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~97                ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~99                ; 1                 ; 6       ;
; data_mem_read_data[3][2]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~101               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~103               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~105               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~107               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~109               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~111               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~113               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~115               ; 1                 ; 6       ;
; data_mem_read_data[0][2]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~100               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~102               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~104               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~106               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~108               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~110               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~112               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~114               ; 1                 ; 6       ;
; data_mem_read_data[2][2]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~100               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~102               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~104               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~106               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~108               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~110               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~112               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~114               ; 0                 ; 6       ;
; data_mem_read_data[1][2]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~101               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~103               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~105               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~107               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~109               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~111               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~113               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~115               ; 0                 ; 6       ;
; data_mem_read_data[0][3]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~117               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~119               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~121               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~123               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~125               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~127               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~129               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~131               ; 1                 ; 6       ;
; data_mem_read_data[3][3]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~116               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~118               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~120               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~122               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~124               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~126               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~128               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~130               ; 1                 ; 6       ;
; data_mem_read_data[2][3]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~116               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~118               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~120               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~122               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~124               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~126               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~128               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~130               ; 0                 ; 6       ;
; data_mem_read_data[1][3]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~117               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~119               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~121               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~123               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~125               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~127               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~129               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~131               ; 1                 ; 6       ;
; data_mem_read_data[3][4]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~133               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~135               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~137               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~139               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~141               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~143               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~145               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~147               ; 1                 ; 6       ;
; data_mem_read_data[0][4]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~132               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~134               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~136               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~138               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~140               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~142               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~144               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~146               ; 0                 ; 6       ;
; data_mem_read_data[2][4]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~132               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~134               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~136               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~138               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~140               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~142               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~144               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~146               ; 1                 ; 6       ;
; data_mem_read_data[1][4]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~133               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~135               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~137               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~139               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~141               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~143               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~145               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~147               ; 1                 ; 6       ;
; data_mem_read_data[0][5]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~149               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~151               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~153               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~155               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~157               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~159               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~161               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~163               ; 0                 ; 6       ;
; data_mem_read_data[3][5]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~148               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~150               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~152               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~154               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~156               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~158               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~160               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~162               ; 1                 ; 6       ;
; data_mem_read_data[2][5]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~148               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~150               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~152               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~154               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~156               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~158               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~160               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~162               ; 1                 ; 6       ;
; data_mem_read_data[1][5]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~149               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~151               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~153               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~155               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~157               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~159               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~161               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~163               ; 1                 ; 6       ;
; data_mem_read_data[3][6]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~165               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~167               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~169               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~171               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~173               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~175               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~177               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~179               ; 0                 ; 6       ;
; data_mem_read_data[0][6]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~164               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~166               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~168               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~170               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~172               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~174               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~176               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~178               ; 0                 ; 6       ;
; data_mem_read_data[2][6]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~164               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~166               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~168               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~170               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~172               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~174               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~176               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~178               ; 0                 ; 6       ;
; data_mem_read_data[1][6]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~165               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~167               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~169               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~171               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~173               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~175               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~177               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~179               ; 0                 ; 6       ;
; data_mem_read_data[0][7]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~181               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~183               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~185               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~187               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~189               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~191               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~193               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~195               ; 0                 ; 6       ;
; data_mem_read_data[3][7]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~180               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~182               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~184               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~186               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~188               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~190               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~192               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~194               ; 1                 ; 6       ;
; data_mem_read_data[2][7]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~180               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~182               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~184               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~186               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~188               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~190               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~192               ; 1                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~194               ; 1                 ; 6       ;
; data_mem_read_data[1][7]                                                              ;                   ;         ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~181               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~183               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~185               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~187               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~189               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~191               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~193               ; 0                 ; 6       ;
;      - mem_controller_mem:data_memory_controller|consumer_read_data~195               ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                 ; PIN_M8             ; 2305    ; Clock                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; core:\cores_gen:0:core_instance|decoder:decoder0|rd_address[0]~0                                    ; LCCOMB_X13_Y13_N16 ; 21      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|fetcher:fetcher0|instruction[14]~0                                  ; LCCOMB_X12_Y13_N16 ; 18      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|fetcher:fetcher0|mem_read_address[7]~2                              ; LCCOMB_X13_Y13_N6  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|scheduler:scheduler0|current_pc[2]~1                                ; LCCOMB_X14_Y16_N26 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|lsu:load_store|lsu_out[0]~0       ; LCCOMB_X16_Y20_N6  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|lsu:load_store|mem_read_add[0]~1  ; LCCOMB_X23_Y16_N16 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|lsu:load_store|mem_write_add[0]~0 ; LCCOMB_X23_Y16_N2  ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|pc:counter|new_pc[4]~2            ; LCCOMB_X13_Y12_N0  ; 42      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|pc:counter|nzp_reg[2]~1           ; LCCOMB_X14_Y16_N14 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|reg_file~2            ; LCCOMB_X16_Y19_N12 ; 64      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|lsu:load_store|lsu_out[0]~0       ; LCCOMB_X16_Y20_N30 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|lsu:load_store|mem_read_add[0]~1  ; LCCOMB_X20_Y15_N12 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|lsu:load_store|mem_write_add[0]~0 ; LCCOMB_X20_Y15_N10 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|lsu:load_store|lsu_out[0]~0       ; LCCOMB_X16_Y20_N8  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|lsu:load_store|mem_read_add[0]~1  ; LCCOMB_X18_Y18_N4  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|lsu:load_store|mem_write_add[0]~0 ; LCCOMB_X18_Y18_N24 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|lsu:load_store|lsu_out[0]~0       ; LCCOMB_X15_Y18_N30 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|lsu:load_store|mem_read_add[0]~1  ; LCCOMB_X15_Y18_N20 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|lsu:load_store|mem_write_add[0]~0 ; LCCOMB_X15_Y18_N22 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|LessThan0~0           ; LCCOMB_X17_Y21_N6  ; 34      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|rs_data[3]~10         ; LCCOMB_X13_Y12_N26 ; 68      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|decoder:decoder0|immediate[4]~0                                     ; LCCOMB_X13_Y9_N8   ; 21      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|fetcher:fetcher0|instruction[7]~0                                   ; LCCOMB_X11_Y9_N12  ; 18      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[3]~2                              ; LCCOMB_X11_Y9_N0   ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[7]~1                                ; LCCOMB_X13_Y10_N12 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|lsu:load_store|lsu_out[0]~0       ; LCCOMB_X17_Y11_N30 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|lsu:load_store|mem_read_add[0]~1  ; LCCOMB_X18_Y11_N10 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|lsu:load_store|mem_write_add[0]~0 ; LCCOMB_X18_Y11_N0  ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|pc:counter|new_pc[7]~2            ; LCCOMB_X13_Y9_N14  ; 42      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|pc:counter|nzp_reg[2]~1           ; LCCOMB_X13_Y9_N4   ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|reg_file~2            ; LCCOMB_X9_Y5_N24   ; 64      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|rf:reg_file|rs_data[3]~0          ; LCCOMB_X13_Y9_N20  ; 68      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|lsu:load_store|lsu_out[0]~0       ; LCCOMB_X15_Y10_N28 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|lsu:load_store|mem_read_add[0]~1  ; LCCOMB_X18_Y11_N24 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|lsu:load_store|mem_write_add[0]~0 ; LCCOMB_X18_Y11_N2  ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|lsu:load_store|lsu_out[0]~0       ; LCCOMB_X16_Y11_N30 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|lsu:load_store|mem_read_add[0]~1  ; LCCOMB_X18_Y11_N26 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|lsu:load_store|mem_write_add[0]~0 ; LCCOMB_X18_Y11_N28 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|lsu:load_store|lsu_out[0]~0       ; LCCOMB_X14_Y10_N26 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|lsu:load_store|mem_read_add[0]~1  ; LCCOMB_X14_Y10_N10 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|lsu:load_store|mem_write_add[0]~0 ; LCCOMB_X17_Y11_N20 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|rf:reg_file|LessThan0~0           ; LCCOMB_X7_Y7_N20   ; 34      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; dispatcher:dispatcher_inst|blocks_dispatched[3]~96                                                  ; LCCOMB_X15_Y11_N4  ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dispatcher:dispatcher_inst|blocks_done[7]~36                                                        ; LCCOMB_X13_Y11_N26 ; 32      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dispatcher:dispatcher_inst|core_block_ids[0][7]~2                                                   ; LCCOMB_X15_Y11_N0  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dispatcher:dispatcher_inst|core_block_ids[1][4]~1                                                   ; LCCOMB_X15_Y11_N2  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; dispatcher:dispatcher_inst|core_reset[0]                                                            ; FF_X13_Y12_N21     ; 721     ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; dispatcher:dispatcher_inst|core_reset[1]                                                            ; FF_X13_Y12_N31     ; 720     ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; mem_controller_instr:instruction_memory_controller|consumer_read_data[0][15]~5                      ; LCCOMB_X12_Y12_N30 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_instr:instruction_memory_controller|consumer_read_data[1][12]~1                      ; LCCOMB_X12_Y12_N16 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_instr:instruction_memory_controller|mem_read_address[0][3]~1                         ; LCCOMB_X11_Y12_N0  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|consumer_read_data[0][5]~65                               ; LCCOMB_X12_Y21_N18 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|consumer_read_data[1][4]~53                               ; LCCOMB_X11_Y19_N22 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|consumer_read_data[2][2]~59                               ; LCCOMB_X13_Y19_N16 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|consumer_read_data[3][4]~47                               ; LCCOMB_X12_Y18_N0  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|consumer_read_data[4][4]~77                               ; LCCOMB_X13_Y19_N2  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|consumer_read_data[5][7]~71                               ; LCCOMB_X12_Y17_N12 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|consumer_read_data[6][7]~41                               ; LCCOMB_X12_Y18_N14 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|consumer_read_data[7][0]~83                               ; LCCOMB_X11_Y17_N16 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state[0].WW                                    ; FF_X11_Y22_N17     ; 15      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state[1].WW                                    ; FF_X11_Y21_N31     ; 17      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state[2].WW                                    ; FF_X13_Y24_N3      ; 17      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state[3].WW                                    ; FF_X12_Y23_N1      ; 20      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state~34                                       ; LCCOMB_X16_Y21_N2  ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state~35                                       ; LCCOMB_X11_Y22_N2  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state~40                                       ; LCCOMB_X11_Y21_N16 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state~41                                       ; LCCOMB_X11_Y21_N6  ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state~46                                       ; LCCOMB_X15_Y24_N18 ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state~47                                       ; LCCOMB_X13_Y24_N14 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state~52                                       ; LCCOMB_X12_Y23_N8  ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|controller_state~53                                       ; LCCOMB_X12_Y23_N14 ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|mem_read_address[0][0]~1                                  ; LCCOMB_X16_Y21_N30 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|mem_read_address[1][7]~9                                  ; LCCOMB_X16_Y21_N4  ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|mem_read_address[2][0]~10                                 ; LCCOMB_X16_Y21_N22 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|mem_read_address[3][4]~11                                 ; LCCOMB_X16_Y21_N20 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|mem_write_address[0][4]~1                                 ; LCCOMB_X16_Y21_N26 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|mem_write_address[1][5]~9                                 ; LCCOMB_X16_Y21_N28 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|mem_write_address[2][7]~10                                ; LCCOMB_X16_Y21_N14 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; mem_controller_mem:data_memory_controller|mem_write_address[3][0]~11                                ; LCCOMB_X16_Y21_N24 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; reset                                                                                               ; PIN_C22            ; 281     ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_M8   ; 2305    ; 101                                  ; Global Clock         ; GCLK3            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------+
; Non-Global High Fan-Out Signals                    ;
+------------------------------------------+---------+
; Name                                     ; Fan-Out ;
+------------------------------------------+---------+
; dispatcher:dispatcher_inst|core_reset[0] ; 721     ;
; dispatcher:dispatcher_inst|core_reset[1] ; 720     ;
+------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 8           ; 2                   ; 48                ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 24                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 24                ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 48                ;
; Signed Embedded Multipliers           ; 8           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                           ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y6_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    core:\cores_gen:1:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y6_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    core:\cores_gen:0:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y13_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    core:\cores_gen:0:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y13_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    core:\cores_gen:0:core_instance|thread:\gen_threads:2:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y17_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    core:\cores_gen:0:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y17_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y3_N3   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    core:\cores_gen:1:core_instance|thread:\gen_threads:1:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y3_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    core:\cores_gen:1:core_instance|thread:\gen_threads:0:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X21_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    core:\cores_gen:1:core_instance|thread:\gen_threads:3:thread_inst|alu:alu0|lpm_mult:Mult0|mult_tds:auto_generated|mac_mult1 ;                           ; DSPMULT_X21_Y3_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 8,135 / 27,275 ( 30 % ) ;
; C16 interconnects     ; 58 / 1,240 ( 5 % )      ;
; C4 interconnects      ; 3,465 / 20,832 ( 17 % ) ;
; Direct links          ; 1,470 / 27,275 ( 5 % )  ;
; Global clocks         ; 1 / 10 ( 10 % )         ;
; Local interconnects   ; 2,960 / 8,064 ( 37 % )  ;
; R24 interconnects     ; 77 / 1,320 ( 6 % )      ;
; R4 interconnects      ; 4,063 / 28,560 ( 14 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.45) ; Number of LABs  (Total = 403) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 11                            ;
; 3                                           ; 11                            ;
; 4                                           ; 7                             ;
; 5                                           ; 6                             ;
; 6                                           ; 3                             ;
; 7                                           ; 7                             ;
; 8                                           ; 6                             ;
; 9                                           ; 7                             ;
; 10                                          ; 10                            ;
; 11                                          ; 14                            ;
; 12                                          ; 11                            ;
; 13                                          ; 13                            ;
; 14                                          ; 18                            ;
; 15                                          ; 37                            ;
; 16                                          ; 235                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.89) ; Number of LABs  (Total = 403) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 345                           ;
; 1 Clock enable                     ; 152                           ;
; 1 Sync. clear                      ; 205                           ;
; 1 Sync. load                       ; 28                            ;
; 2 Clock enables                    ; 31                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.72) ; Number of LABs  (Total = 403) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 10                            ;
; 3                                            ; 6                             ;
; 4                                            ; 8                             ;
; 5                                            ; 6                             ;
; 6                                            ; 8                             ;
; 7                                            ; 2                             ;
; 8                                            ; 7                             ;
; 9                                            ; 9                             ;
; 10                                           ; 7                             ;
; 11                                           ; 5                             ;
; 12                                           ; 3                             ;
; 13                                           ; 8                             ;
; 14                                           ; 5                             ;
; 15                                           ; 15                            ;
; 16                                           ; 31                            ;
; 17                                           ; 13                            ;
; 18                                           ; 19                            ;
; 19                                           ; 21                            ;
; 20                                           ; 15                            ;
; 21                                           ; 23                            ;
; 22                                           ; 31                            ;
; 23                                           ; 45                            ;
; 24                                           ; 42                            ;
; 25                                           ; 11                            ;
; 26                                           ; 9                             ;
; 27                                           ; 6                             ;
; 28                                           ; 7                             ;
; 29                                           ; 9                             ;
; 30                                           ; 8                             ;
; 31                                           ; 3                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.37) ; Number of LABs  (Total = 403) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 10                            ;
; 2                                               ; 25                            ;
; 3                                               ; 25                            ;
; 4                                               ; 21                            ;
; 5                                               ; 32                            ;
; 6                                               ; 35                            ;
; 7                                               ; 50                            ;
; 8                                               ; 41                            ;
; 9                                               ; 35                            ;
; 10                                              ; 23                            ;
; 11                                              ; 23                            ;
; 12                                              ; 16                            ;
; 13                                              ; 12                            ;
; 14                                              ; 9                             ;
; 15                                              ; 7                             ;
; 16                                              ; 16                            ;
; 17                                              ; 2                             ;
; 18                                              ; 1                             ;
; 19                                              ; 4                             ;
; 20                                              ; 3                             ;
; 21                                              ; 8                             ;
; 22                                              ; 1                             ;
; 23                                              ; 1                             ;
; 24                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.93) ; Number of LABs  (Total = 403) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 5                             ;
; 4                                            ; 10                            ;
; 5                                            ; 7                             ;
; 6                                            ; 6                             ;
; 7                                            ; 6                             ;
; 8                                            ; 4                             ;
; 9                                            ; 5                             ;
; 10                                           ; 12                            ;
; 11                                           ; 14                            ;
; 12                                           ; 16                            ;
; 13                                           ; 16                            ;
; 14                                           ; 12                            ;
; 15                                           ; 16                            ;
; 16                                           ; 14                            ;
; 17                                           ; 11                            ;
; 18                                           ; 13                            ;
; 19                                           ; 17                            ;
; 20                                           ; 29                            ;
; 21                                           ; 24                            ;
; 22                                           ; 26                            ;
; 23                                           ; 23                            ;
; 24                                           ; 24                            ;
; 25                                           ; 25                            ;
; 26                                           ; 13                            ;
; 27                                           ; 10                            ;
; 28                                           ; 9                             ;
; 29                                           ; 6                             ;
; 30                                           ; 6                             ;
; 31                                           ; 3                             ;
; 32                                           ; 4                             ;
; 33                                           ; 8                             ;
; 34                                           ; 3                             ;
; 35                                           ; 3                             ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules                      ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass                     ; 0            ; 0            ; 0            ; 0            ; 0            ; 183       ; 0            ; 0            ; 183       ; 183       ; 0            ; 114          ; 0            ; 0            ; 69           ; 0            ; 114          ; 69           ; 0            ; 0            ; 0            ; 114          ; 0            ; 0            ; 0            ; 0            ; 0            ; 183       ; 0            ; 0            ;
; Total Unchecked                ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable             ; 183          ; 183          ; 183          ; 183          ; 183          ; 0         ; 183          ; 183          ; 0         ; 0         ; 183          ; 69           ; 183          ; 183          ; 114          ; 183          ; 69           ; 114          ; 183          ; 183          ; 183          ; 69           ; 183          ; 183          ; 183          ; 183          ; 183          ; 0         ; 183          ; 183          ;
; Total Fail                     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; done                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_write_enable    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_data[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_data[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_data[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_data[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_data[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_data[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_data[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; device_control_data[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_valid[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_address[0][0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_address[0][1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_address[0][2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_address[0][3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_address[0][4] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_address[0][5] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_address[0][6] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_address[0][7] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_valid[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_valid[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_valid[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_valid[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[0][0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[0][1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[0][2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[0][3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[0][4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[0][5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[0][6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[0][7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[1][0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[1][1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[1][2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[1][3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[1][4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[1][5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[1][6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[1][7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[2][0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[2][1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[2][2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[2][3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[2][4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[2][5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[2][6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[2][7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[3][0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[3][1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[3][2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[3][3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[3][4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[3][5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[3][6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_address[3][7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_valid[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_valid[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_valid[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_valid[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[0][0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[0][1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[0][2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[0][3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[0][4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[0][5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[0][6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[0][7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[1][0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[1][1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[1][2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[1][3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[1][4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[1][5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[1][6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[1][7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[2][0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[2][1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[2][2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[2][3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[2][4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[2][5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[2][6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[2][7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[3][0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[3][1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[3][2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[3][3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[3][4]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[3][5]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[3][6]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_address[3][7]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[0][0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[0][1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[0][2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[0][3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[0][4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[0][5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[0][6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[0][7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[1][0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[1][1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[1][2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[1][3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[1][4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[1][5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[1][6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[1][7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[2][0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[2][1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[2][2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[2][3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[2][4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[2][5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[2][6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[2][7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[3][0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[3][1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[3][2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[3][3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[3][4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[3][5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[3][6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_data[3][7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; reset                          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_ready[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_ready[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_ready[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_ready[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_ready[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_ready[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_ready[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_ready[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_write_ready[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][15]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[3][0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[0][0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[2][0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[1][0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; program_mem_read_data[0][8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[0][1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[3][1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[2][1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[1][1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[3][2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[0][2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[2][2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[1][2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[0][3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[3][3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[2][3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[1][3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[3][4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[0][4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[2][4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[1][4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[0][5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[3][5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[2][5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[1][5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[3][6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[0][6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[2][6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[1][6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[0][7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[3][7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[2][7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_mem_read_data[1][7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                 ;
+--------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; Source Register                                                    ; Destination Register                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[7] ; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[7] ; 0.040             ;
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[6] ; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[6] ; 0.040             ;
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[5] ; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[5] ; 0.040             ;
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[4] ; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[4] ; 0.040             ;
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[3] ; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[3] ; 0.040             ;
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[2] ; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[2] ; 0.040             ;
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[1] ; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[1] ; 0.040             ;
; core:\cores_gen:1:core_instance|fetcher:fetcher0|instruction[4]    ; core:\cores_gen:1:core_instance|decoder:decoder0|immediate[4]        ; 0.040             ;
; core:\cores_gen:1:core_instance|fetcher:fetcher0|instruction[6]    ; core:\cores_gen:1:core_instance|decoder:decoder0|immediate[6]        ; 0.040             ;
; core:\cores_gen:1:core_instance|fetcher:fetcher0|instruction[0]    ; core:\cores_gen:1:core_instance|decoder:decoder0|immediate[0]        ; 0.040             ;
; core:\cores_gen:1:core_instance|fetcher:fetcher0|instruction[10]   ; core:\cores_gen:1:core_instance|decoder:decoder0|nzp_instr[1]        ; 0.040             ;
; core:\cores_gen:1:core_instance|scheduler:scheduler0|current_pc[0] ; core:\cores_gen:1:core_instance|fetcher:fetcher0|mem_read_address[0] ; 0.040             ;
; core:\cores_gen:0:core_instance|fetcher:fetcher0|instruction[6]    ; core:\cores_gen:0:core_instance|decoder:decoder0|immediate[6]        ; 0.039             ;
; core:\cores_gen:0:core_instance|fetcher:fetcher0|instruction[2]    ; core:\cores_gen:0:core_instance|decoder:decoder0|immediate[2]        ; 0.039             ;
; core:\cores_gen:0:core_instance|fetcher:fetcher0|instruction[1]    ; core:\cores_gen:0:core_instance|decoder:decoder0|immediate[1]        ; 0.039             ;
; core:\cores_gen:0:core_instance|fetcher:fetcher0|instruction[0]    ; core:\cores_gen:0:core_instance|decoder:decoder0|immediate[0]        ; 0.039             ;
; core:\cores_gen:0:core_instance|fetcher:fetcher0|instruction[10]   ; core:\cores_gen:0:core_instance|decoder:decoder0|nzp_instr[1]        ; 0.039             ;
+--------------------------------------------------------------------+----------------------------------------------------------------------+-------------------+
Note: This table only shows the top 17 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10M08DAF484C8G for design "gpu"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08DAF484C8GES is compatible
    Info (176445): Device 10M16DAF484C8G is compatible
    Info (176445): Device 10M25DAF484C8G is compatible
    Info (176445): Device 10M50DAF484C8GES is compatible
    Info (176445): Device 10M50DAF484C8G is compatible
    Info (176445): Device 10M40DAF484C8G is compatible
Info (169124): Fitter converted 8 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location H9
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location G9
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location F8
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 183 pins of 183 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'gpu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) File: C:/Users/harsh/Desktop/Coding/quartus_arch_design/gpu/gpu.vhd Line: 6
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 128 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 128 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 182 (unused VREF, 2.5V VCCIO, 68 input, 114 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:25
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (11888): Total time spent on timing analysis during the Fitter is 2.90 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Info (144001): Generated suppressed messages file C:/Users/harsh/Desktop/Coding/quartus_arch_design/gpu/output_files/gpu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5624 megabytes
    Info: Processing ended: Sat Aug 02 14:59:36 2025
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/harsh/Desktop/Coding/quartus_arch_design/gpu/output_files/gpu.fit.smsg.


