{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764924620746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764924620746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  5 02:50:20 2025 " "Processing started: Fri Dec  5 02:50:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764924620746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924620746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dsa_top_jtag -c dsa_top_jtag " "Command: quartus_map --read_settings_files=on --write_settings_files=off dsa_top_jtag -c dsa_top_jtag" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924620746 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764924621037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764924621037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bilinear_core_scalar.sv(81) " "Verilog HDL information at bilinear_core_scalar.sv(81): always construct contains both blocking and non-blocking assignments" {  } { { "../../../rtl/bilinear_core_scalar.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764924626394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bilinear_core_scalar " "Found entity 1: bilinear_core_scalar" {  } { { "../../../rtl/bilinear_core_scalar.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/rtl/bilinear_core_scalar.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/dsa_jtag_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/dsa_jtag_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys " "Found entity 1: dsa_jtag_sys" {  } { { "dsa_jtag_sys/synthesis/dsa_jtag_sys.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/dsa_jtag_sys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_mm_interconnect_0 " "Found entity 1: dsa_jtag_sys_mm_interconnect_0" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_master_0 " "Found entity 1: dsa_jtag_sys_master_0" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_master_0_p2b_adapter " "Found entity 1: dsa_jtag_sys_master_0_p2b_adapter" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_p2b_adapter.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_master_0_b2p_adapter " "Found entity 1: dsa_jtag_sys_master_0_b2p_adapter" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626402 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626402 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626402 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626402 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626402 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626402 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_jtag_sys_master_0_timing_adt " "Found entity 1: dsa_jtag_sys_master_0_timing_adt" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_jtag_sys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626406 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626406 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_avalon_slave " "Found entity 1: dsa_avalon_slave" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_top_jtag.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_top_jtag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_top_jtag " "Found entity 1: dsa_top_jtag" {  } { { "dsa_top_jtag.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_jtag.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_avalon_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_avalon_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_avalon_slave " "Found entity 1: dsa_avalon_slave" {  } { { "dsa_avalon_slave.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_avalon_slave.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626411 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dsa_top_seq.sv(183) " "Verilog HDL information at dsa_top_seq.sv(183): always construct contains both blocking and non-blocking assignments" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 183 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1764924626411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsa_top_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file dsa_top_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dsa_top_seq " "Found entity 1: dsa_top_seq" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764924626411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924626411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dsa_top_jtag " "Elaborating entity \"dsa_top_jtag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764924626456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_jtag_sys dsa_jtag_sys:u_sys " "Elaborating entity \"dsa_jtag_sys\" for hierarchy \"dsa_jtag_sys:u_sys\"" {  } { { "dsa_top_jtag.sv" "u_sys" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_jtag.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924626459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_avalon_slave dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0 " "Elaborating entity \"dsa_avalon_slave\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\"" {  } { { "dsa_jtag_sys/synthesis/dsa_jtag_sys.v" "dsa_avalon_slave_0" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/dsa_jtag_sys.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924626476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dsa_top_seq dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq " "Elaborating entity \"dsa_top_seq\" for hierarchy \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" "u_dsa_top_seq" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924626522 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 dsa_top_seq.sv(301) " "Verilog HDL assignment warning at dsa_top_seq.sv(301): truncated value with size 32 to match size of target (16)" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764924630894 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i dsa_top_seq.sv(183) " "Verilog HDL Always Construct warning at dsa_top_seq.sv(183): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764924631109 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "base_pix_i dsa_top_seq.sv(335) " "Verilog HDL Always Construct warning at dsa_top_seq.sv(335): inferring latch(es) for variable \"base_pix_i\", which holds its previous value in one or more paths through the always construct" {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 335 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1764924631535 "|dsa_top_jtag|dsa_jtag_sys:u_sys|dsa_avalon_slave:dsa_avalon_slave_0|dsa_top_seq:u_dsa_top_seq"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "dsa_top_seq.sv(335) " "SystemVerilog RTL Coding error at dsa_top_seq.sv(335): always_comb construct does not infer purely combinational logic." {  } { { "dsa_top_seq.sv" "" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_top_seq.sv" 335 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1764924631555 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq " "Can't elaborate user hierarchy \"dsa_jtag_sys:u_sys\|dsa_avalon_slave:dsa_avalon_slave_0\|dsa_top_seq:u_dsa_top_seq\"" {  } { { "dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" "u_dsa_top_seq" { Text "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/dsa_jtag_sys/synthesis/submodules/dsa_avalon_slave.sv" 48 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764924640337 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/output_files/dsa_top_jtag.map.smsg " "Generated suppressed messages file /home/hack/Desktop/TEC/2025 - Semestre 2/Arqui/Proyecto2/dsa-downscale/tb/JTAG/dsa/quartus/output_files/dsa_top_jtag.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924640354 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1416 " "Peak virtual memory: 1416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764924640416 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  5 02:50:40 2025 " "Processing ended: Fri Dec  5 02:50:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764924640416 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764924640416 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764924640416 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924640416 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764924640503 ""}
