Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: clockedround_ext.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "clockedround_ext.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "clockedround_ext"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : clockedround_ext
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/mux4x1.vhd" in Library work.
Architecture behavioral of Entity mux4x1 is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/mulop.vhd" in Library work.
Architecture behavioral of Entity mulop is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/addop.vhd" in Library work.
Architecture behavioral of Entity addop is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/xorop.vhd" in Library work.
Architecture behavioral of Entity xorop is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/reg16.vhd" in Library work.
Architecture behavioral of Entity reg16 is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/control_ext.vhd" in Library work.
Entity <control_ext> compiled.
Entity <control_ext> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/datapath.vhd" in Library work.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/clockedround_ext.vhd" in Library work.
Entity <clockedround_ext> compiled.
Entity <clockedround_ext> (Architecture <Structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <clockedround_ext> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <control_ext> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4x1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mulop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <xorop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg16> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <clockedround_ext> in library <work> (Architecture <Structural>).
Entity <clockedround_ext> analyzed. Unit <clockedround_ext> generated.

Analyzing Entity <control_ext> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/control_ext.vhd" line 203: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/control_ext.vhd" line 58: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <start>, <TRAFO>, <enable_1>, <enable_2>, <enable_3>, <result_internal>, <S_in>, <ST_in>
Entity <control_ext> analyzed. Unit <control_ext> generated.

Analyzing Entity <datapath> in library <work> (Architecture <behavioral>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing Entity <mux4x1> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/mux4x1.vhd" line 56: Mux is complete : default of case is discarded
Entity <mux4x1> analyzed. Unit <mux4x1> generated.

Analyzing Entity <mulop> in library <work> (Architecture <behavioral>).
Entity <mulop> analyzed. Unit <mulop> generated.

Analyzing Entity <addop> in library <work> (Architecture <behavioral>).
Entity <addop> analyzed. Unit <addop> generated.

Analyzing Entity <xorop> in library <work> (Architecture <behavioral>).
Entity <xorop> analyzed. Unit <xorop> generated.

Analyzing Entity <reg16> in library <work> (Architecture <behavioral>).
Entity <reg16> analyzed. Unit <reg16> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_ext>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/control_ext.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <result_internal>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <enable_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <enable_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <enable_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <S_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 2-bit latch for signal <ST_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit 8-to-1 multiplexer for signal <enable_1$mux0001> created at line 63.
    Found 1-bit 8-to-1 multiplexer for signal <enable_2$mux0001> created at line 63.
    Found 1-bit 8-to-1 multiplexer for signal <enable_3$mux0001> created at line 63.
    Found 3-bit up counter for signal <internal_state>.
    Found 1-bit 8-to-1 multiplexer for signal <result_internal$mux0001> created at line 63.
    Found 2-bit 8-to-1 multiplexer for signal <S_in$mux0001> created at line 63.
    Found 2-bit 8-to-1 multiplexer for signal <ST_in$mux0002> created at line 63.
    Summary:
	inferred   1 Counter(s).
	inferred   8 Multiplexer(s).
Unit <control_ext> synthesized.


Synthesizing Unit <mux4x1>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/mux4x1.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <O>.
    Summary:
	inferred  16 Multiplexer(s).
Unit <mux4x1> synthesized.


Synthesizing Unit <mulop>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/mulop.vhd".
    Found 16-bit addsub for signal <O_1>.
    Found 17x17-bit multiplier for signal <mult_result$mult0000> created at line 58.
    Found 16-bit subtractor for signal <O_1$addsub0000> created at line 69.
    Found 17-bit comparator greatequal for signal <O_1$cmp_ge0000> created at line 63.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <mulop> synthesized.


Synthesizing Unit <addop>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/addop.vhd".
    Found 16-bit adder for signal <O_1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addop> synthesized.


Synthesizing Unit <xorop>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/xorop.vhd".
    Found 16-bit xor2 for signal <O_1>.
Unit <xorop> synthesized.


Synthesizing Unit <reg16>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/reg16.vhd".
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/datapath.vhd".
Unit <datapath> synthesized.


Synthesizing Unit <clockedround_ext>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs2/clockedround_ext.vhd".
Unit <clockedround_ext> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 17x17-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 8
 16-bit register                                       : 8
# Latches                                              : 6
 1-bit latch                                           : 4
 2-bit latch                                           : 2
# Comparators                                          : 1
 17-bit comparator greatequal                          : 1
# Multiplexers                                         : 10
 1-bit 8-to-1 multiplexer                              : 4
 16-bit 4-to-1 multiplexer                             : 4
 2-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 5
 16-bit xor2                                           : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 17x17-bit multiplier                                  : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 128
 Flip-Flops                                            : 128
# Latches                                              : 6
 1-bit latch                                           : 4
 2-bit latch                                           : 2
# Comparators                                          : 1
 17-bit comparator greatequal                          : 1
# Multiplexers                                         : 10
 1-bit 8-to-1 multiplexer                              : 4
 16-bit 4-to-1 multiplexer                             : 4
 2-bit 8-to-1 multiplexer                              : 2
# Xors                                                 : 5
 16-bit xor2                                           : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit control_ext : the following signal(s) form a combinatorial loop: start.

Optimizing unit <clockedround_ext> ...

Optimizing unit <mulop> ...

Optimizing unit <reg16> ...

Optimizing unit <control_ext> ...

Optimizing unit <datapath> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block clockedround_ext, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 131
 Flip-Flops                                            : 131

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : clockedround_ext.ngr
Top Level Output File Name         : clockedround_ext
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 292

Cell Usage :
# BELS                             : 465
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 113
#      LUT3                        : 133
#      LUT4                        : 51
#      LUT4_L                      : 1
#      MUXCY                       : 62
#      MUXF5                       : 53
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 139
#      FDE                         : 128
#      FDR                         : 1
#      FDS                         : 2
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 291
#      IBUF                        : 162
#      OBUF                        : 129
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      160  out of   4656     3%  
 Number of Slice Flip Flops:            139  out of   9312     1%  
 Number of 4 input LUTs:                300  out of   9312     3%  
 Number of IOs:                         292
 Number of bonded IOBs:                 292  out of    232   125% (*) 
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 131   |
ctrl1/start(ctrl1/_n0000_f5:O)     | NONE(*)(ctrl1/S_in_1)  | 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 21.550ns (Maximum Frequency: 46.403MHz)
   Minimum input arrival time before clock: 22.273ns
   Maximum output required time after clock: 26.170ns
   Maximum combinational path delay: 25.753ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 21.550ns (frequency: 46.403MHz)
  Total number of paths / destination ports: 19223455 / 134
-------------------------------------------------------------------------
Delay:               21.550ns (Levels of Logic = 43)
  Source:            dp1/reg5/data_out_4 (FF)
  Destination:       dp1/reg5/data_out_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: dp1/reg5/data_out_4 to dp1/reg5/data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  dp1/reg5/data_out_4 (dp1/reg5/data_out_4)
     LUT3:I1->O            1   0.704   0.000  dp1/mux2/Mmux_O_310 (dp1/mux2/Mmux_O_310)
     MUXF5:I1->O           2   0.321   0.622  dp1/mux2/Mmux_O_2_f5_9 (dp1/mux2_out<4>)
     LUT4:I0->O            1   0.704   0.499  dp1/multplier_1/b_temp_cmp_eq000025 (dp1/multplier_1/b_temp_cmp_eq000025)
     LUT4:I1->O            1   0.704   0.420  dp1/multplier_1/b_temp_cmp_eq000076 (dp1/multplier_1/b_temp_cmp_eq0000)
     MULT18X18SIO:B16->P16    3   4.860   0.610  dp1/multplier_1/Mmult_mult_result_mult0000 (dp1/multplier_1/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<16> (dp1/multplier_1/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  dp1/multplier_1/O_1_mux0000<0>1 (dp1/multplier_1/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  dp1/multplier_1/Maddsub_O_1_cy<0> (dp1/multplier_1/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<1> (dp1/multplier_1/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<2> (dp1/multplier_1/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<3> (dp1/multplier_1/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<4> (dp1/multplier_1/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<5> (dp1/multplier_1/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<6> (dp1/multplier_1/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<7> (dp1/multplier_1/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<8> (dp1/multplier_1/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<9> (dp1/multplier_1/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<10> (dp1/multplier_1/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<11> (dp1/multplier_1/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<12> (dp1/multplier_1/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<13> (dp1/multplier_1/Maddsub_O_1_cy<13>)
     XORCY:CI->O           7   0.804   0.712  dp1/multplier_1/Maddsub_O_1_xor<14> (dp1/mul1_out<14>)
     LUT4:I3->O            1   0.704   0.000  dp1/adder_1/Madd_O_1_lut<14> (dp1/adder_1/Madd_O_1_lut<14>)
     MUXCY:S->O            0   0.464   0.000  dp1/adder_1/Madd_O_1_cy<14> (dp1/adder_1/Madd_O_1_cy<14>)
     XORCY:CI->O           6   0.804   0.748  dp1/adder_1/Madd_O_1_xor<15> (dp1/adder1_out<15>)
     LUT2:I1->O            2   0.704   0.000  dp1/xor_1/Mxor_O_1_Result<15>1 (dp1/xor1_out<15>)
     FDE:D                     0.308          dp1/reg6/data_out_15
    ----------------------------------------
    Total                     21.550ns (16.143ns logic, 5.407ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ctrl1/start'
  Clock period: 3.452ns (frequency: 289.722MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               3.452ns (Levels of Logic = 2)
  Source:            ctrl1/enable_1 (LATCH)
  Destination:       ctrl1/enable_1 (LATCH)
  Source Clock:      ctrl1/start falling
  Destination Clock: ctrl1/start falling

  Data Path: ctrl1/enable_1 to ctrl1/enable_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              49   0.676   1.443  ctrl1/enable_1 (ctrl1/enable_1)
     LUT4:I0->O            1   0.704   0.000  ctrl1/Mmux_enable_1_mux000111 (ctrl1/Mmux_enable_1_mux00011)
     MUXF5:I1->O           1   0.321   0.000  ctrl1/Mmux_enable_1_mux00011_f5 (ctrl1/enable_1_mux0001)
     LD:D                      0.308          ctrl1/enable_1
    ----------------------------------------
    Total                      3.452ns (2.009ns logic, 1.443ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 57666563 / 131
-------------------------------------------------------------------------
Offset:              22.273ns (Levels of Logic = 44)
  Source:            X1<0> (PAD)
  Destination:       dp1/reg5/data_out_15 (FF)
  Destination Clock: CLK rising

  Data Path: X1<0> to dp1/reg5/data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  X1_0_IBUF (X1_0_IBUF)
     LUT3:I1->O            1   0.704   0.000  dp1/mux1/Mmux_O_4 (dp1/mux1/Mmux_O_4)
     MUXF5:I0->O           2   0.321   0.622  dp1/mux1/Mmux_O_2_f5 (dp1/mux1_out<0>)
     LUT4:I0->O            1   0.704   0.595  dp1/multplier_1/a_temp_cmp_eq000012 (dp1/multplier_1/a_temp_cmp_eq000012)
     LUT4:I0->O            1   0.704   0.420  dp1/multplier_1/a_temp_cmp_eq000076 (dp1/multplier_1/a_temp_cmp_eq0000)
     MULT18X18SIO:A16->P16    3   4.860   0.610  dp1/multplier_1/Mmult_mult_result_mult0000 (dp1/multplier_1/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<16> (dp1/multplier_1/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  dp1/multplier_1/O_1_mux0000<0>1 (dp1/multplier_1/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  dp1/multplier_1/Maddsub_O_1_cy<0> (dp1/multplier_1/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<1> (dp1/multplier_1/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<2> (dp1/multplier_1/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<3> (dp1/multplier_1/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<4> (dp1/multplier_1/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<5> (dp1/multplier_1/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<6> (dp1/multplier_1/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<7> (dp1/multplier_1/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<8> (dp1/multplier_1/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<9> (dp1/multplier_1/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<10> (dp1/multplier_1/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<11> (dp1/multplier_1/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<12> (dp1/multplier_1/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<13> (dp1/multplier_1/Maddsub_O_1_cy<13>)
     XORCY:CI->O           7   0.804   0.712  dp1/multplier_1/Maddsub_O_1_xor<14> (dp1/mul1_out<14>)
     LUT4:I3->O            1   0.704   0.000  dp1/adder_1/Madd_O_1_lut<14> (dp1/adder_1/Madd_O_1_lut<14>)
     MUXCY:S->O            0   0.464   0.000  dp1/adder_1/Madd_O_1_cy<14> (dp1/adder_1/Madd_O_1_cy<14>)
     XORCY:CI->O           6   0.804   0.748  dp1/adder_1/Madd_O_1_xor<15> (dp1/adder1_out<15>)
     LUT2:I1->O            2   0.704   0.000  dp1/xor_1/Mxor_O_1_Result<15>1 (dp1/xor1_out<15>)
     FDE:D                     0.308          dp1/reg6/data_out_15
    ----------------------------------------
    Total                     22.273ns (16.770ns logic, 5.503ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ctrl1/start'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.129ns (Levels of Logic = 2)
  Source:            TRAFO (PAD)
  Destination:       ctrl1/S_in_1 (LATCH)
  Destination Clock: ctrl1/start falling

  Data Path: TRAFO to ctrl1/S_in_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.899  TRAFO_IBUF (TRAFO_IBUF)
     LUT4:I1->O            1   0.704   0.000  ctrl1/Mmux_S_in_mux000121 (ctrl1/S_in_mux0001<1>)
     LD:D                      0.308          ctrl1/S_in_0
    ----------------------------------------
    Total                      3.129ns (2.230ns logic, 0.899ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ctrl1/start'
  Total number of paths / destination ports: 23067137 / 65
-------------------------------------------------------------------------
Offset:              26.170ns (Levels of Logic = 44)
  Source:            ctrl1/S_in_0 (LATCH)
  Destination:       Y3<15> (PAD)
  Source Clock:      ctrl1/start falling

  Data Path: ctrl1/S_in_0 to Y3<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              97   0.676   1.458  ctrl1/S_in_0 (ctrl1/S_in_0)
     LUT3:I0->O            1   0.704   0.000  dp1/mux1/Mmux_O_3 (dp1/mux1/Mmux_O_3)
     MUXF5:I1->O           2   0.321   0.622  dp1/mux1/Mmux_O_2_f5 (dp1/mux1_out<0>)
     LUT4:I0->O            1   0.704   0.595  dp1/multplier_1/a_temp_cmp_eq000012 (dp1/multplier_1/a_temp_cmp_eq000012)
     LUT4:I0->O            1   0.704   0.420  dp1/multplier_1/a_temp_cmp_eq000076 (dp1/multplier_1/a_temp_cmp_eq0000)
     MULT18X18SIO:A16->P16    3   4.860   0.610  dp1/multplier_1/Mmult_mult_result_mult0000 (dp1/multplier_1/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<16> (dp1/multplier_1/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  dp1/multplier_1/O_1_mux0000<0>1 (dp1/multplier_1/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  dp1/multplier_1/Maddsub_O_1_cy<0> (dp1/multplier_1/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<1> (dp1/multplier_1/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<2> (dp1/multplier_1/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<3> (dp1/multplier_1/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<4> (dp1/multplier_1/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<5> (dp1/multplier_1/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<6> (dp1/multplier_1/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<7> (dp1/multplier_1/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<8> (dp1/multplier_1/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<9> (dp1/multplier_1/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<10> (dp1/multplier_1/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<11> (dp1/multplier_1/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<12> (dp1/multplier_1/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<13> (dp1/multplier_1/Maddsub_O_1_cy<13>)
     XORCY:CI->O           7   0.804   0.712  dp1/multplier_1/Maddsub_O_1_xor<14> (dp1/mul1_out<14>)
     LUT4:I3->O            1   0.704   0.000  dp1/adder_1/Madd_O_1_lut<14> (dp1/adder_1/Madd_O_1_lut<14>)
     MUXCY:S->O            0   0.464   0.000  dp1/adder_1/Madd_O_1_cy<14> (dp1/adder_1/Madd_O_1_cy<14>)
     XORCY:CI->O           6   0.804   0.844  dp1/adder_1/Madd_O_1_xor<15> (dp1/adder1_out<15>)
     LUT2:I0->O            1   0.704   0.420  dp1/xor_4/Mxor_O_1_Result<15>1 (Y4_15_OBUF)
     OBUF:I->O                 3.272          Y4_15_OBUF (Y4<15>)
    ----------------------------------------
    Total                     26.170ns (19.192ns logic, 6.978ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 7689504 / 128
-------------------------------------------------------------------------
Offset:              25.030ns (Levels of Logic = 44)
  Source:            dp1/reg5/data_out_4 (FF)
  Destination:       Y3<15> (PAD)
  Source Clock:      CLK rising

  Data Path: dp1/reg5/data_out_4 to Y3<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.591   0.499  dp1/reg5/data_out_4 (dp1/reg5/data_out_4)
     LUT3:I1->O            1   0.704   0.000  dp1/mux2/Mmux_O_310 (dp1/mux2/Mmux_O_310)
     MUXF5:I1->O           2   0.321   0.622  dp1/mux2/Mmux_O_2_f5_9 (dp1/mux2_out<4>)
     LUT4:I0->O            1   0.704   0.499  dp1/multplier_1/b_temp_cmp_eq000025 (dp1/multplier_1/b_temp_cmp_eq000025)
     LUT4:I1->O            1   0.704   0.420  dp1/multplier_1/b_temp_cmp_eq000076 (dp1/multplier_1/b_temp_cmp_eq0000)
     MULT18X18SIO:B16->P16    3   4.860   0.610  dp1/multplier_1/Mmult_mult_result_mult0000 (dp1/multplier_1/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<16> (dp1/multplier_1/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  dp1/multplier_1/O_1_mux0000<0>1 (dp1/multplier_1/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  dp1/multplier_1/Maddsub_O_1_cy<0> (dp1/multplier_1/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<1> (dp1/multplier_1/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<2> (dp1/multplier_1/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<3> (dp1/multplier_1/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<4> (dp1/multplier_1/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<5> (dp1/multplier_1/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<6> (dp1/multplier_1/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<7> (dp1/multplier_1/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<8> (dp1/multplier_1/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<9> (dp1/multplier_1/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<10> (dp1/multplier_1/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<11> (dp1/multplier_1/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<12> (dp1/multplier_1/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<13> (dp1/multplier_1/Maddsub_O_1_cy<13>)
     XORCY:CI->O           7   0.804   0.712  dp1/multplier_1/Maddsub_O_1_xor<14> (dp1/mul1_out<14>)
     LUT4:I3->O            1   0.704   0.000  dp1/adder_1/Madd_O_1_lut<14> (dp1/adder_1/Madd_O_1_lut<14>)
     MUXCY:S->O            0   0.464   0.000  dp1/adder_1/Madd_O_1_cy<14> (dp1/adder_1/Madd_O_1_cy<14>)
     XORCY:CI->O           6   0.804   0.844  dp1/adder_1/Madd_O_1_xor<15> (dp1/adder1_out<15>)
     LUT2:I0->O            1   0.704   0.420  dp1/xor_4/Mxor_O_1_Result<15>1 (Y4_15_OBUF)
     OBUF:I->O                 3.272          Y4_15_OBUF (Y4<15>)
    ----------------------------------------
    Total                     25.030ns (19.107ns logic, 5.923ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 23066624 / 64
-------------------------------------------------------------------------
Delay:               25.753ns (Levels of Logic = 45)
  Source:            X1<0> (PAD)
  Destination:       Y3<15> (PAD)

  Data Path: X1<0> to Y3<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  X1_0_IBUF (X1_0_IBUF)
     LUT3:I1->O            1   0.704   0.000  dp1/mux1/Mmux_O_4 (dp1/mux1/Mmux_O_4)
     MUXF5:I0->O           2   0.321   0.622  dp1/mux1/Mmux_O_2_f5 (dp1/mux1_out<0>)
     LUT4:I0->O            1   0.704   0.595  dp1/multplier_1/a_temp_cmp_eq000012 (dp1/multplier_1/a_temp_cmp_eq000012)
     LUT4:I0->O            1   0.704   0.420  dp1/multplier_1/a_temp_cmp_eq000076 (dp1/multplier_1/a_temp_cmp_eq0000)
     MULT18X18SIO:A16->P16    3   4.860   0.610  dp1/multplier_1/Mmult_mult_result_mult0000 (dp1/multplier_1/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15> (dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  dp1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<16> (dp1/multplier_1/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  dp1/multplier_1/O_1_mux0000<0>1 (dp1/multplier_1/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  dp1/multplier_1/Maddsub_O_1_cy<0> (dp1/multplier_1/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<1> (dp1/multplier_1/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<2> (dp1/multplier_1/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<3> (dp1/multplier_1/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<4> (dp1/multplier_1/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<5> (dp1/multplier_1/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<6> (dp1/multplier_1/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<7> (dp1/multplier_1/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<8> (dp1/multplier_1/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<9> (dp1/multplier_1/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<10> (dp1/multplier_1/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<11> (dp1/multplier_1/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<12> (dp1/multplier_1/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  dp1/multplier_1/Maddsub_O_1_cy<13> (dp1/multplier_1/Maddsub_O_1_cy<13>)
     XORCY:CI->O           7   0.804   0.712  dp1/multplier_1/Maddsub_O_1_xor<14> (dp1/mul1_out<14>)
     LUT4:I3->O            1   0.704   0.000  dp1/adder_1/Madd_O_1_lut<14> (dp1/adder_1/Madd_O_1_lut<14>)
     MUXCY:S->O            0   0.464   0.000  dp1/adder_1/Madd_O_1_cy<14> (dp1/adder_1/Madd_O_1_cy<14>)
     XORCY:CI->O           6   0.804   0.844  dp1/adder_1/Madd_O_1_xor<15> (dp1/adder1_out<15>)
     LUT2:I0->O            1   0.704   0.420  dp1/xor_4/Mxor_O_1_Result<15>1 (Y4_15_OBUF)
     OBUF:I->O                 3.272          Y4_15_OBUF (Y4<15>)
    ----------------------------------------
    Total                     25.753ns (19.734ns logic, 6.019ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.27 secs
 
--> 


Total memory usage is 518424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    4 (   0 filtered)

