

================================================================
== Vivado HLS Report for 'Loop_l_wr_xk_proc29'
================================================================
* Date:           Fri May  1 00:15:32 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.231|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1027|  1027|  1027|  1027|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- l_wr_xk  |  1025|  1025|         3|          1|          1|  1024|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      86|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     123|    -|
|Register         |        -|      -|     159|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     159|     209|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_100_p2                       |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |xk_data_1_load_A                  |    and   |      0|  0|   2|           1|           1|
    |xk_data_1_load_B                  |    and   |      0|  0|   2|           1|           1|
    |xk_last_1_load_A                  |    and   |      0|  0|   2|           1|           1|
    |xk_last_1_load_B                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln192_fu_94_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln198_fu_106_p2              |   icmp   |      0|  0|  13|          11|          10|
    |xk_data_1_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |xk_last_1_state_cmp_full          |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  86|          51|          39|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i13_0_reg_83             |   9|          2|   11|         22|
    |xk_TDATA_blk_n           |   9|          2|    1|          2|
    |xk_data_1_data_out       |   9|          2|   64|        128|
    |xk_data_1_state          |  15|          3|    2|          6|
    |xk_fifo_V_blk_n          |   9|          2|    1|          2|
    |xk_last_1_data_out       |   9|          2|    1|          2|
    |xk_last_1_state          |  15|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 123|         26|   86|        178|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i13_0_reg_83                      |  11|   0|   11|          0|
    |icmp_ln192_reg_112                |   1|   0|    1|          0|
    |icmp_ln192_reg_112_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln198_reg_121                |   1|   0|    1|          0|
    |xk_data_1_payload_A               |  64|   0|   64|          0|
    |xk_data_1_payload_B               |  64|   0|   64|          0|
    |xk_data_1_sel_rd                  |   1|   0|    1|          0|
    |xk_data_1_sel_wr                  |   1|   0|    1|          0|
    |xk_data_1_state                   |   2|   0|    2|          0|
    |xk_last_1_payload_A               |   1|   0|    1|          0|
    |xk_last_1_payload_B               |   1|   0|    1|          0|
    |xk_last_1_sel_rd                  |   1|   0|    1|          0|
    |xk_last_1_sel_wr                  |   1|   0|    1|          0|
    |xk_last_1_state                   |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 159|   0|  159|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_l_wr_xk_proc29 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_l_wr_xk_proc29 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_l_wr_xk_proc29 | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_l_wr_xk_proc29 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_l_wr_xk_proc29 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_l_wr_xk_proc29 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_l_wr_xk_proc29 | return value |
|xk_fifo_V_dout     |  in |   64|   ap_fifo  |      xk_fifo_V      |    pointer   |
|xk_fifo_V_empty_n  |  in |    1|   ap_fifo  |      xk_fifo_V      |    pointer   |
|xk_fifo_V_read     | out |    1|   ap_fifo  |      xk_fifo_V      |    pointer   |
|xk_TDATA           | out |   64|    axis    |       xk_data       |    pointer   |
|xk_TVALID          | out |    1|    axis    |       xk_last       |    pointer   |
|xk_TREADY          |  in |    1|    axis    |       xk_last       |    pointer   |
|xk_TLAST           | out |    1|    axis    |       xk_last       |    pointer   |
+-------------------+-----+-----+------------+---------------------+--------------+

