// Seed: 1941275091
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  tri0 id_3
);
  always @(posedge 1 or posedge 1) id_1 = 1;
endmodule
module module_1 (
    input tri id_0
    , id_11,
    output wor id_1,
    output uwire id_2,
    input tri id_3,
    input tri0 id_4,
    input wor id_5
    , id_12,
    output wire id_6,
    output wire id_7,
    input supply0 id_8,
    input wire id_9
);
  wire id_13;
  module_0(
      id_7, id_7, id_8, id_5
  );
endmodule
