

================================================================
== Vitis HLS Report for 'pool_2u_50u_8u_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9'
================================================================
* Date:           Sun Nov  3 13:42:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.592 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_8_VITIS_LOOP_145_9  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    368|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     213|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     213|    440|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln144_fu_124_p2        |         +|   0|  0|  40|          33|           1|
    |add_ln145_fu_165_p2        |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |addr_cmp_fu_154_p2         |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln144_fu_119_p2       |      icmp|   0|  0|  40|          33|          33|
    |icmp_ln145_fu_133_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln148_fu_191_p2       |      icmp|   0|  0|  39|          32|          32|
    |acc_d1                     |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_184_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln144_fu_138_p3     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 368|         231|         231|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ch_1_fu_54               |   9|          2|   32|         64|
    |connect_5_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_fu_58     |   9|          2|   33|         66|
    |reuse_addr_reg_fu_46     |   9|          2|   64|        128|
    |reuse_reg_fu_50          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  165|        330|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_addr_reg_251                  |   6|   0|    6|          0|
    |acc_addr_reg_251_pp0_iter2_reg    |   6|   0|    6|          0|
    |addr_cmp_reg_257                  |   1|   0|    1|          0|
    |addr_cmp_reg_257_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ch_1_fu_54                        |  32|   0|   32|          0|
    |indvar_flatten_fu_58              |  33|   0|   33|          0|
    |reuse_addr_reg_fu_46              |  64|   0|   64|          0|
    |reuse_reg_fu_50                   |  32|   0|   32|          0|
    |valIn_reg_262                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 213|   0|  213|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_144_8_VITIS_LOOP_145_9|  return value|
|connect_5_dout            |   in|   32|     ap_fifo|                                                     connect_5|       pointer|
|connect_5_num_data_valid  |   in|    3|     ap_fifo|                                                     connect_5|       pointer|
|connect_5_fifo_cap        |   in|    3|     ap_fifo|                                                     connect_5|       pointer|
|connect_5_empty_n         |   in|    1|     ap_fifo|                                                     connect_5|       pointer|
|connect_5_read            |  out|    1|     ap_fifo|                                                     connect_5|       pointer|
|zext_ln138                |   in|   33|     ap_none|                                                    zext_ln138|        scalar|
|IFMCH_curr_load           |   in|   32|     ap_none|                                               IFMCH_curr_load|        scalar|
|acc_address0              |  out|    6|   ap_memory|                                                           acc|         array|
|acc_ce0                   |  out|    1|   ap_memory|                                                           acc|         array|
|acc_q0                    |   in|   32|   ap_memory|                                                           acc|         array|
|acc_address1              |  out|    6|   ap_memory|                                                           acc|         array|
|acc_ce1                   |  out|    1|   ap_memory|                                                           acc|         array|
|acc_we1                   |  out|    1|   ap_memory|                                                           acc|         array|
|acc_d1                    |  out|   32|   ap_memory|                                                           acc|         array|
+--------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

