The following files were generated for 'wb_to_ram_ila' in directory
C:\Users\fragb\OneDrive - Istituto Nazionale di Fisica Nucleare\Xil_14.7\GandArw\par\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * wb_to_ram_ila.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * wb_to_ram_ila.cdc
   * wb_to_ram_ila.constraints/wb_to_ram_ila.ucf
   * wb_to_ram_ila.constraints/wb_to_ram_ila.xdc
   * wb_to_ram_ila.ncf
   * wb_to_ram_ila.ngc
   * wb_to_ram_ila.ucf
   * wb_to_ram_ila.vhd
   * wb_to_ram_ila.vho
   * wb_to_ram_ila.xdc
   * wb_to_ram_ila_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * wb_to_ram_ila.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * wb_to_ram_ila.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * wb_to_ram_ila.gise
   * wb_to_ram_ila.xise

Deliver Readme:
   Readme file for the IP.

   * wb_to_ram_ila_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * wb_to_ram_ila_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

