(edif computer
	(edifVersion 2 0 0)
	(edifLevel 0)
	(keywordMap (keywordLevel 0))
	(status
		(written
			(timestamp Jul 03 22 21 24 2003)
			(program "MAX+PLUS II Advanced Synthesis" (version "1.0"))
			(author "Altera Corporation")))
	(library ALTERA
		(edifLevel 0)
		(technology (numberDefinition ))
		(cell S_DFFE (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port D (direction INPUT))
					(port CLK (direction INPUT))
					(port CLRN (direction INPUT))
					(port PRN (direction INPUT))
					(port ENA (direction INPUT))
					(port Q (direction OUTPUT))
				)
			)
		)
		(cell LCELL (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port A_IN (direction INPUT))
					(port A_OUT (direction OUTPUT))
				)
			)
		)
		(cell GLOBAL (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port A_IN (direction INPUT))
					(port A_OUT (direction OUTPUT))
				)
			)
		)
		(cell EXP (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port A_IN (direction INPUT))
					(port A_OUT (direction OUTPUT))
				)
			)
		)
		(cell SOFT (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port A_IN (direction INPUT))
					(port A_OUT (direction OUTPUT))
				)
			)
		)
		(cell CARRY (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port A_IN (direction INPUT))
					(port A_OUT (direction OUTPUT))
				)
			)
		)
		(cell CASCADE (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port A_IN (direction INPUT))
					(port A_OUT (direction OUTPUT))
				)
			)
		)
		(cell CLKLOCK (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port INCLK (direction INPUT))
					(port OUTCLK (direction OUTPUT))
				)
			)
		)
		(cell AND2 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
				)
			)
		)
		(cell AND3 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
				)
			)
		)
		(cell AND4 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
				)
			)
		)
		(cell AND5 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
				)
			)
		)
		(cell AND6 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
				)
			)
		)
		(cell AND7 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
				)
			)
		)
		(cell AND8 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
				)
			)
		)
		(cell AND9 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
					(port I8 (direction INPUT))
				)
			)
		)
		(cell AND10 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
					(port I8 (direction INPUT))
					(port I9 (direction INPUT))
				)
			)
		)
		(cell AND11 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
					(port I8 (direction INPUT))
					(port I9 (direction INPUT))
					(port I10 (direction INPUT))
				)
			)
		)
		(cell AND12 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
					(port I8 (direction INPUT))
					(port I9 (direction INPUT))
					(port I10 (direction INPUT))
					(port I11 (direction INPUT))
				)
			)
		)
		(cell OR2 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
				)
			)
		)
		(cell OR3 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
				)
			)
		)
		(cell OR4 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
				)
			)
		)
		(cell OR5 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
				)
			)
		)
		(cell OR6 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
				)
			)
		)
		(cell OR7 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
				)
			)
		)
		(cell OR8 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
				)
			)
		)
		(cell OR9 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
					(port I8 (direction INPUT))
				)
			)
		)
		(cell OR10 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
					(port I8 (direction INPUT))
					(port I9 (direction INPUT))
				)
			)
		)
		(cell OR11 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
					(port I8 (direction INPUT))
					(port I9 (direction INPUT))
					(port I10 (direction INPUT))
				)
			)
		)
		(cell OR12 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
					(port I2 (direction INPUT))
					(port I3 (direction INPUT))
					(port I4 (direction INPUT))
					(port I5 (direction INPUT))
					(port I6 (direction INPUT))
					(port I7 (direction INPUT))
					(port I8 (direction INPUT))
					(port I9 (direction INPUT))
					(port I10 (direction INPUT))
					(port I11 (direction INPUT))
				)
			)
		)
		(cell XOR2 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
					(port I1 (direction INPUT))
				)
			)
		)
		(cell LUT (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port IN1 (direction INPUT))
					(port IN2 (direction INPUT))
					(port IN3 (direction INPUT))
					(port IN4 (direction INPUT))
					(port A_OUT (direction OUTPUT))
				)
			)
		)
		(cell MUX1 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port A0 (direction INPUT))
					(port B0 (direction INPUT))
					(port SEL (direction INPUT))
					(port OUT0 (direction OUTPUT))
				)
			)
		)
		(cell LAT1 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port D0 (direction INPUT))
					(port C (direction INPUT))
					(port Q0 (direction OUTPUT))
				)
			)
		)
		(cell OPNDRN (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port A_IN (direction INPUT))
					(port A_OUT (direction OUTPUT))
				)
			)
		)
		(cell TRI1 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port I0 (direction INPUT))
					(port E (direction INPUT))
					(port OUT0 (direction OUTPUT))
				)
			)
		)
		(cell CARRY_SUM (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port SIN (direction INPUT))
					(port CIN (direction INPUT))
					(port SOUT (direction OUTPUT))
					(port COUT (direction OUTPUT))
				)
			)
		)
		(cell INV1 (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port I0 (direction INPUT))
					(port OUT0 (direction OUTPUT))
				)
			)
		)
		(cell BUF (cellType GENERIC)
			(view PRIM (viewType NETLIST)
				(interface
					(port OUT (direction OUTPUT))
					(port I0 (direction INPUT))
				)
			)
		)
	)
	(library MEGA
		(edifLevel 0)
		(technology (numberDefinition ))
	)
	(library work
		(edifLevel 0)
		(technology (numberDefinition ))
		(cell computer (cellType GENERIC)
			(view INTERFACE  (viewType NETLIST)
				(interface
					(port (array (rename inpr "inpr(7:0)") 8) (direction INPUT))
					(port (array (rename outr "outr(7:0)") 8) (direction OUTPUT))
					(port (array (rename acout "acout(15:0)") 16) (direction OUTPUT))
					(port (array (rename tout "tout(15:0)") 16) (direction OUTPUT))
					(port (array (rename cnt_out "cnt_out(3:0)") 4) (direction OUTPUT))
					(port clock (direction INPUT))
					(port E (direction OUTPUT))
					(port ar_ldo (direction OUTPUT))
					(port pc_ldo (direction OUTPUT))
					(port dr_ldo (direction OUTPUT))
					(port ac_ldo (direction OUTPUT))
					(port tr_ldo (direction OUTPUT))
					(port ir_ldo (direction OUTPUT))
				)
				(contents
					(net VCC (joined
						(portRef (member tout 15))
						(portRef ar_ldo)
					))
					(net GND (joined
						(portRef (member outr 0))
						(portRef (member outr 1))
						(portRef (member outr 2))
						(portRef (member outr 3))
						(portRef (member outr 4))
						(portRef (member outr 5))
						(portRef (member outr 6))
						(portRef (member outr 7))
						(portRef (member acout 0))
						(portRef (member acout 1))
						(portRef (member acout 2))
						(portRef (member acout 3))
						(portRef (member acout 4))
						(portRef (member acout 5))
						(portRef (member acout 6))
						(portRef (member acout 7))
						(portRef (member acout 8))
						(portRef (member acout 9))
						(portRef (member acout 10))
						(portRef (member acout 11))
						(portRef (member acout 12))
						(portRef (member acout 13))
						(portRef (member acout 14))
						(portRef (member acout 15))
						(portRef E)
						(portRef (member tout 0))
						(portRef (member tout 1))
						(portRef (member tout 2))
						(portRef (member tout 3))
						(portRef (member tout 4))
						(portRef (member tout 5))
						(portRef (member tout 6))
						(portRef (member tout 7))
						(portRef (member tout 8))
						(portRef (member tout 9))
						(portRef (member tout 10))
						(portRef (member tout 11))
						(portRef (member tout 12))
						(portRef (member tout 13))
						(portRef (member tout 14))
						(portRef (member cnt_out 0))
						(portRef (member cnt_out 1))
						(portRef (member cnt_out 2))
						(portRef (member cnt_out 3))
						(portRef pc_ldo)
						(portRef dr_ldo)
						(portRef ac_ldo)
						(portRef tr_ldo)
						(portRef ir_ldo)
					))
				)
			)
		)
	)
	(design computer (cellRef computer (libraryRef work )))
)
