INFO: [VRFC 10-2263] Analyzing Verilog file "J:/Kody/vhdl/IUP_Laby/VGA_2/VGA_2.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module freq_divider
INFO: [VRFC 10-311] analyzing module freq_divider_out
INFO: [VRFC 10-311] analyzing module timing_clk
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module vga_bitmap
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-311] analyzing module vga_bitmap_bindec
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module vga_bitmap_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
