
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 698206                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381552                       # Number of bytes of host memory used
host_op_rate                                   811021                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7422.40                       # Real time elapsed on the host
host_tick_rate                              543329790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5182365282                       # Number of instructions simulated
sim_ops                                    6019722847                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.032811                       # Number of seconds simulated
sim_ticks                                4032811241666                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    60                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2548735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5097470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 678255649                       # Number of branches fetched
system.switch_cpus.committedInsts          3182365281                       # Number of instructions committed
system.switch_cpus.committedOps            3702425823                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9671010170                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9671010170                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1221142509                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes   1139049912                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    540696031                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls           101885944                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3298797218                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3298797218                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4679365375                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2718758497                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           719418961                       # Number of load instructions
system.switch_cpus.num_mem_refs            1264151999                       # number of memory refs
system.switch_cpus.num_store_insts          544733038                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      60105003                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             60105003                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     40069982                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     20035021                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2293636052     61.95%     61.95% # Class of executed instruction
system.switch_cpus.op_class::IntMult        144637832      3.91%     65.86% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus.op_class::MemRead        719418961     19.43%     85.29% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       544733038     14.71%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3702425883                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12552906                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25105812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2548615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1306365                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1242370                       # Transaction distribution
system.membus.trans_dist::ReadExReq               120                       # Transaction distribution
system.membus.trans_dist::ReadExResp              120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2548615                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      3761342                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      3884863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7646205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7646205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    240720384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    252732416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    493452800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               493452800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2548735                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2548735    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2548735                       # Request fanout histogram
system.membus.reqLayer0.occupancy          8671234134                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9186510571                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24036325849                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12552786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6578593                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8523048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              120                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             120                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12552786                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     37658718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37658718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2281617152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2281617152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2548735                       # Total snoops (count)
system.tol2bus.snoopTraffic                 167214720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15101641                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15101641    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15101641                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        19263199908                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26172809010                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    160484096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         160484096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     80236288                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       80236288                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1253782                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1253782                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       626846                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            626846                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     39794596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             39794596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      19895870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            19895870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      19895870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     39794596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            59690466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1253692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2398889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000584551818                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        69758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        69758                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5261291                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1186455                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1253782                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    626846                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2507564                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1253692                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                108675                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            84104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            23422                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            22904                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            86300                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           170977                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           271655                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           461006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           282064                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           163527                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            84358                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          258806                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          237344                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           53444                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           84102                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           38412                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           76464                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            15508                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           129926                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           206394                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           206487                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           206250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            91608                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            45808                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          206382                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          145194                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             118                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.99                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.94                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 45023533540                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               11994445000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            90002702290                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18768.49                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37518.49                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1494156                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1086366                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.29                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               86.65                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2507564                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1253692                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1204351                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1194538                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 68774                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 68774                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 69758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1072042                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   218.054979                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   176.008817                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   184.276954                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        17437      1.63%      1.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       753648     70.30%     71.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       120005     11.19%     83.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        68101      6.35%     89.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        48513      4.53%     94.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        26719      2.49%     96.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        17025      1.59%     98.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         8398      0.78%     98.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        12196      1.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1072042                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        69758                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     34.388644                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    32.704691                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    11.792905                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15           74      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2790      4.00%      4.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         5649      8.10%     12.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         9206     13.20%     25.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31        12282     17.61%     43.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         9095     13.04%     56.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        12942     18.55%     74.60% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         8760     12.56%     87.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3354      4.81%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1778      2.55%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55           10      0.01%     94.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          911      1.31%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          950      1.36%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           18      0.03%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           11      0.02%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            9      0.01%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79          324      0.46%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83         1560      2.24%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87           30      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        69758                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        69758                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.971774                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.970103                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.236007                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             985      1.41%      1.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           68772     98.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        69758                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             153528896                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                6955200                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               80235200                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              160484096                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            80236288                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       38.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       19.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    39.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    19.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.45                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4032802509744                       # Total gap between requests
system.mem_ctrls0.avgGap                   2144391.40                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    153528896                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     80235200                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 38069943.471139371395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 19895600.163734402508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2507564                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1253692                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  90002702290                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 92824929317113                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35892.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  74041255.20                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   70.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3261102180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1733316915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         7114702980                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2553154200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    630277470360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1017836551680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1981122939915                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       491.251095                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2639670617920                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1258476223746                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4393277700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2335082475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        10013364480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        3991029300                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    918321839220                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    775273974720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2032675209495                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       504.034305                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 2006059997480                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1892086844186                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    165753984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         165753984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     86978432                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       86978432                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1294953                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1294953                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       679519                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            679519                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     41101349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             41101349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      21567692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            21567692                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      21567692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     41101349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            62669042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1359038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2461961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000655542322                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        76275                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        76275                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5401606                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1282955                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1294953                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    679519                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2589906                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1359038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                127945                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            61080                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            53802                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            45810                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           114644                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           160251                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           290184                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           491889                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           292904                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           114246                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           123887                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          264856                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          219244                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           61078                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           45806                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           53562                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           68718                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             7636                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           160342                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           229060                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           229036                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           229029                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            68710                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            53444                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          229040                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          152710                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 45961949878                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               12309805000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            92123718628                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    18668.84                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               37418.84                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1543282                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1171552                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.69                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               86.20                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2589906                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1359038                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1232728                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1229233                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 69278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 69278                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 76288                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 76288                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 76290                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 76290                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 76276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 76275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 76275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1106134                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   221.078054                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   179.633095                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   182.530396                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        15809      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       748909     67.71%     69.13% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       153276     13.86%     82.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        84593      7.65%     90.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        34793      3.15%     93.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        28851      2.61%     96.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        16705      1.51%     97.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        13797      1.25%     99.15% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151         9401      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1106134                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        76275                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     32.277089                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.748388                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    12.588934                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11          3341      4.38%      4.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15         1412      1.85%      6.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         4833      6.34%     12.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         6066      7.95%     20.52% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         8604     11.28%     31.80% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        13359     17.51%     49.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         9204     12.07%     61.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        12528     16.42%     77.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         2144      2.81%     80.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         6748      8.85%     89.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1554      2.04%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2126      2.79%     94.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          791      1.04%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         1841      2.41%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          144      0.19%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1570      2.06%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        76275                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        76275                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.817201                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.807187                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.578752                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            6998      9.17%      9.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           69250     90.79%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              26      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        76275                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             157565504                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                8188480                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               86976448                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              165753984                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            86978432                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       39.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       21.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    41.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    21.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.47                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4032802510161                       # Total gap between requests
system.mem_ctrls1.avgGap                   2042471.36                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    157565504                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     86976448                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 39070884.938048303127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 21567200.344360537827                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2589906                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1359038                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  92123718628                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 92744984179718                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35570.29                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  68243113.28                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   71.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3244487400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1724485950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6792974580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2630378880                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    629725024650                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1018301769120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1980765762180                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       491.162527                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2640745201242                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1257401640424                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4653309360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2473292580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        10785426960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4463637660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    318346641600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    884641627350                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    803635156320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2028999091830                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       503.122752                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 2080293230200                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 134664400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1817853611466                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data     10004171                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10004171                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data     10004171                       # number of overall hits
system.l2.overall_hits::total                10004171                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      2548735                       # number of demand (read+write) misses
system.l2.demand_misses::total                2548735                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2548735                       # number of overall misses
system.l2.overall_misses::total               2548735                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 219182469144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     219182469144                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 219182469144                       # number of overall miss cycles
system.l2.overall_miss_latency::total    219182469144                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data     12552906                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12552906                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     12552906                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12552906                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.203039                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.203039                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.203039                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.203039                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 85996.570512                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85996.570512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85996.570512                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85996.570512                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1306365                       # number of writebacks
system.l2.writebacks::total                   1306365                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2548735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2548735                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2548735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2548735                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 197386889122                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 197386889122                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 197386889122                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 197386889122                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.203039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.203039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.203039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203039                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77445.042000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77445.042000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77445.042000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77445.042000                       # average overall mshr miss latency
system.l2.replacements                        2548735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5272228                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5272228                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5272228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5272228                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      9645627                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9645627                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80380.225000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80380.225000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      8614836                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      8614836                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 71790.300000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71790.300000                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     10004171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10004171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      2548615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2548615                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 219172823517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219172823517                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     12552786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12552786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.203032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.203032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85996.834954                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85996.834954                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2548615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2548615                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 197378274286                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 197378274286                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.203032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.203032                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77445.308250                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77445.308250                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    34121884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2550783                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.377023                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks              1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1525.378318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   521.621682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.744814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.254698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1553                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 404241727                       # Number of tag accesses
system.l2.tags.data_accesses                404241727                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967188758334                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4032811241666                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099649                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   3182365342                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       5184464991                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099649                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   3182365342                       # number of overall hits
system.cpu.icache.overall_hits::total      5184464991                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          831                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            831                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          831                       # number of overall misses
system.cpu.icache.overall_misses::total           831                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100480                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   3182365342                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   5184465822                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100480                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   3182365342                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   5184465822                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099649                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   3182365342                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      5184464991                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          831                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           831                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100480                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   3182365342                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   5184465822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.956147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          5184465822                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6238827.703971                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.956147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      202194167889                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     202194167889                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    715451839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1189751122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1905202961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    715451839                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1189751122                       # number of overall hits
system.cpu.dcache.overall_hits::total      1905202961                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9760831                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     12552846                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22313677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9760831                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     12552846                       # number of overall misses
system.cpu.dcache.overall_misses::total      22313677                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 333287234154                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 333287234154                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 333287234154                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 333287234154                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    725212670                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1202303968                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1927516638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    725212670                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1202303968                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1927516638                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013459                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013459                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011576                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26550.730739                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14936.455079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26550.730739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14936.455079                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     11333329                       # number of writebacks
system.cpu.dcache.writebacks::total          11333329                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     12552846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12552846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     12552846                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12552846                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 322818160590                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 322818160590                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 322818160590                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 322818160590                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006512                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25716.730739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25716.730739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25716.730739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25716.730739                       # average overall mshr miss latency
system.cpu.dcache.replacements               22313555                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    397480100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    680200811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1077680911                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6220360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     12552726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      18773086                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 333277338327                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 333277338327                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    403700460                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    692753537                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1096453997                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26550.196215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17752.933019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     12552726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12552726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 322808364843                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 322808364843                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.018120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25716.196215                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25716.196215                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    317971739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    509550311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      827522050                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3540471                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3540591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      9895827                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9895827                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321512210                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    509550431                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    831062641                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004260                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82465.225000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     2.794965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      9795747                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9795747                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81631.225000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81631.225000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839529                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     35182547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     54022076                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           74                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           60                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7279152                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7279152                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     35182607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     54022210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 121319.200000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 54322.029851                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           60                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           60                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      7229112                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      7229112                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 120485.200000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 120485.200000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839603                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     35182607                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     54022210                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839603                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     35182607                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     54022210                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2035561058                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          22313811                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.224267                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    92.269147                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   163.730572                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.360426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.639573                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       65160267667                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      65160267667                       # Number of data accesses

---------- End Simulation Statistics   ----------
