# reaction_timer
Reaction Timer game FPGA

EXPECTS 50MHz CLK FREQUENCY
STOP, START BUTTONS ARE ACTIVE-LOW
