INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Yongjing_desktop_backup/NUS_Studies/Y2S1/EE2026/Lab/Tetris_EE2026_/tetris.sim/sim_1/impl/func/xsim/sim_block_spawn_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Oled_Display
INFO: [VRFC 10-311] analyzing module flexi_clock_D
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Yongjing_desktop_backup/NUS_Studies/Y2S1/EE2026/Lab/Tetris_EE2026_/tetris.srcs/sources_1/imports/new/block_spawn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_spawn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/Yongjing_desktop_backup/NUS_Studies/Y2S1/EE2026/Lab/Tetris_EE2026_/tetris.srcs/sim_1/new/sim_block_spawn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_block_spawn
