<root><simulation><result_generated_time />2023-05-16 18:22:35<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 512, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />52428800<total_data_size_element />{'W': 524288, 'I': 51200, 'O': 102400}<total_data_reuse />{'W': 100, 'I': 1024.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />24/59</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [80, 1, 1], 'O': [80, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 2)]], [[('K', 4)], [('C', 8), ('K', 2)]], [], []]<I />[[[('K', 4)], [('K', 2)]], [[('OY', 5)], [('OY', 2), ('C', 8)]], [], []]<O />[[[], [('C', 8)]], [[('OY', 5), ('K', 4)], [('OY', 2), ('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OX', 2)], [('C', 4), ('C', 4), ('K', 32), ('OX', 5), ('C', 4)], []]<I />[[('K', 4), ('OX', 2), ('C', 4), ('C', 4), ('K', 32)], [('OX', 5), ('C', 4)], []]<O />[[('K', 4), ('OX', 2), ('C', 4), ('C', 4)], [('K', 32), ('OX', 5), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [10.0, 2, 5, 1], 'I': [8.0, 128.0, 1.0, 1.0], 'O': [8.0, 16, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 4194304, 4194304], 'I': [256, 409600, 409600], 'O': [64, 819200, 819200], 'O_partial': [64, 819200, 0], 'O_final': [0, 0, 819200]}<actual_mem_utilization_individual />{'W': [0.06, 0.12, 0.0], 'I': [0.5, 0.01, 0.0], 'O': [0.12, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.16, 0.0], 'I': [0.5, 0.16, 0.0], 'O': [0.12, 0.16, 0.0]}<effective_mem_size_bit />{'W': [32, 1048576, 4194304], 'I': [256, 102400, 409600], 'O': [64, 819200, 819200], 'O_partial': [64, 819200, 0], 'O_final': [0, 0, 819200]}<total_unit_count />{'W': [640, 64, 1, 1], 'I': [640, 80, 1, 1], 'O': [640, 80, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [80, 80, 1, 1], 'O': [80, 80, 1, 1]}<duplicate_unit_count />{'W': [10.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5242880, 2621440], [2621440, 524288], [524288, 0]]<I />[[1638400, 51200], [51200, 51200], [51200, 0]]<O />[[(6451200, 6553600), (409600, 307200)], [(307200, 409600), (102400, 0)], [(0, 102400), (0, 0)]]<O_partial />[[(6451200, 6553600), (409600, 307200)], [(307200, 409600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (102400, 0)], [(0, 102400), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[655360, 327680], [40960, 8192], [2048, 0]]<I />[[204800, 6400], [800, 800], [200, 0]]<O />[[(806400, 819200), (51200, 38400)], [(4800, 6400), (1600, 0)], [(0, 400), (0, 0)]]<O_partial />[([806400, 819200], [51200, 38400]), ([4800, 6400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1600, 0]), ([0, 400], [0, 0])]</mem_access_count_word><mac_count><active />52428800<idle />31457280</mac_count></basic_info><energy><total_energy />116193259.5<mem_energy_breakdown><W />[339.7, 5073.3, 2727.6]<I />[71.2, 158.5, 266.4]<O />[600.8, 1268.4, 532.7]</mem_energy_breakdown><MAC_energy><active_MAC />114609356.8<idle_MAC />1572864.0<total />116182220.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5632<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.9011<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />90916<latency_cycle_without_data_loading />81920<ideal_computing_cycle />81920<data_loading><load_cycle_total />8996<load_cycle_individual />{'W': [4, 8192, 0], 'I': [40, 800, 0]}<load_cycle_combined />{'W': 8192, 'I': 800}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-81919], [-81912, -40956], [-81920, -81920]], 'I': [[-81919], [-77748, -77064], [-81920, -81920]], 'O': [[-81920], [-81280, -75520], [-80320, -81520]]}<mem_stall_cycle_shared />{'W': [[-81919], [-81912, 0], [0, 0]], 'I': [[-81919], [-77748, 0], [0, 0]], 'O': [[-81920], [-81280, -75520], [-80320, -81520]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 4194304, 4194304], 'I': [256, 409600, 409600], 'O': [64, 819200, 819200], 'O_partial': [64, 819200, 0], 'O_final': [0, 0, 819200]}<data_size_each_level_total />{'W': [2048, 4194304, 4194304], 'I': [20480, 409600, 409600], 'O': [5120, 819200, 819200]}<loop_cycles_each_level />{'W': [8, 81920, 81920], 'I': [4096, 81920, 81920], 'O': [128, 81920, 81920]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [32, 1, 1], 'O': [16, 4, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [256.0, 51.2], [51.2, 51.2]], 'I': [[8.0, 0.1], [5.0, 5.0], [5.0, 5.0]], 'O': [[8.0, 0.5], [40.0, 10.0], [10.0, 10.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 51.2], [51.2, 51.2]], 'I': [[8.0, 2.0], [160.0, 5.0], [5.0, 5.0]], 'O': [[8.0, 8.0], [640.0, 40.0], [40.0, 10.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [256.0, 51.2], [51.2, 0]], 'I': [[8.0, 0.1], [5.0, 5.0], [5.0, 0]], 'O': [[8.0, 0.5], [40.0, 10.0], [10.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [311.0, 96.2], [56.2, 10.0]], 'I': [[8.0, 0.1], [311.0, 96.2], [56.2, 10.0]], 'O': [[8.0, 0.5], [311.0, 96.2], [56.2, 10.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 81920], [8, 8, 10240], [81920, 81920, 1]], 'I': [[1, 1, 81920], [4096, 4096, 20], [81920, 81920, 1]], 'O': [[1, 1, 81920], [128, 128, 640], [81920, 81920, 1]]}<trans_time_real />{'W': [[0, 1, 81920], [[0, 8, 10240], [4, 8, 10240]], [[8192, 81920, 1], [2048, 81920, 1]]], 'I': [[0, 1, 81920], [[4, 4096, 20], [40, 4096, 20]], [[800, 81920, 1], [200, 81920, 1]]], 'O': [[0, 1, 81920], [[1, 128, 640], [10, 128, 640]], [[1600, 81920, 1], [400, 81920, 1]]]}<single_stall_cycle />{'W': [[-1], [-8, -4], [-73728, -79872]], 'I': [[-1], [-4092, -4056], [-81120, -81720]], 'O': [[-1], [-127, -118], [-80320, -81520]]}<single_stall_count />{'W': [81919, 10239, 0], 'I': [81919, 19, 0], 'O': [81920, 640, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1600, 0]}, 1: {'W': [40956, 0], 'I': [760, 0], 'O': [6400, 1600]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-81920, -81920], [-80320, -81920]], 1: [[-33804, -81920], [-75520, -80320]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>