Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 21 08:27:08 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper_bucket
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                                                                                                          Path #1                                                                                                                                                                                                                                                                                                                                                                                                                         | WorstPath from Dst |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   12.500 |             12.500 |
| Path Delay                |                     0.597 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   32.895 |              0.870 |
| Logic Delay               | 0.093(16%)                | 11.937(37%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.098(12%)         |
| Net Delay                 | 0.504(84%)                | 20.958(63%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.772(88%)         |
| Clock Skew                |                    -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0.260 |             -0.593 |
| Slack                     |                    11.803 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  -20.143 |             11.029 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 2% x 0%                   | 9% x 4%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 2% x 4%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | (0, 1)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1325 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      163 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      163 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[165]/C          | muon_cand_10.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1[141]/C   |
| End Point Pin             | muon_cand_10.pt_fast[1]/D | sr_p.sr_1[141]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_2[141]/D   |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                                                                                                  Path #2                                                                                                                                                                                                                                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |                     0.597 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    32.661 |              0.950 |
| Logic Delay               | 0.093(16%)                | 11.474(36%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.096(11%)         |
| Net Delay                 | 0.504(84%)                | 21.187(64%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.854(89%)         |
| Clock Skew                |                    -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     0.055 |             -0.470 |
| Slack                     |                    11.803 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -20.114 |             11.072 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 2% x 0%                   | 8% x 5%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | 2% x 2%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 1)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      1309 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       160 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       160 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[165]/C          | muon_cand_10.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[73]/C    |
| End Point Pin             | muon_cand_10.pt_fast[1]/D | sr_p.sr_1[73]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[73]/D    |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                                                                                                          Path #3                                                                                                                                                                                                                                                                                                                                                                                                                         | WorstPath from Dst |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   12.500 |             12.500 |
| Path Delay                |                     0.597 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   32.409 |              0.950 |
| Logic Delay               | 0.093(16%)                | 11.326(35%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.093(10%)         |
| Net Delay                 | 0.504(84%)                | 21.083(65%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | 0.857(90%)         |
| Clock Skew                |                    -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -0.135 |              0.071 |
| Slack                     |                    11.803 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  -20.053 |             11.613 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 2% x 0%                   | 9% x 5%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 4% x 3%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | (0, 1)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     1325 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      163 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      163 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[165]/C          | muon_cand_10.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | sr_p.sr_1[138]/C   |
| End Point Pin             | muon_cand_10.pt_fast[1]/D | sr_p.sr_1[138]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | sr_p.sr_2[138]/D   |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                                                                                                       Path #4                                                                                                                                                                                                                                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                     0.597 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              32.236 |              0.822 |
| Logic Delay               | 0.093(16%)                | 12.014(38%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.096(12%)         |
| Net Delay                 | 0.504(84%)                | 20.222(62%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.726(88%)         |
| Clock Skew                |                    -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              -0.183 |             -0.095 |
| Slack                     |                    11.803 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -19.927 |             11.575 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 2% x 0%                   | 8% x 5%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 3% x 2%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                1327 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 162 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 163 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[165]/C          | muon_cand_10.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1[130]/C   |
| End Point Pin             | muon_cand_10.pt_fast[1]/D | sr_p.sr_1[130]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_2[130]/D   |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                                                                                                       Path #5                                                                                                                                                                                                                                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |                     0.597 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              32.226 |              0.854 |
| Logic Delay               | 0.093(16%)                | 11.227(35%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.093(11%)         |
| Net Delay                 | 0.504(84%)                | 20.999(65%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0.761(89%)         |
| Clock Skew                |                    -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              -0.001 |             -0.105 |
| Slack                     |                    11.803 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             -19.735 |             11.533 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 2% x 0%                   | 8% x 4%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 3% x 3%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | (0, 1)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                1327 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 162 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 162 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  56 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[165]/C          | muon_cand_10.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_1[136]/C   |
| End Point Pin             | muon_cand_10.pt_fast[1]/D | sr_p.sr_1[136]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | sr_p.sr_2[136]/D   |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                                         Path #6                                                                                                                                                                                                                                                                                                                                                        | WorstPath from Dst |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 12.500 |             12.500 |
| Path Delay                |                     0.597 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 32.121 |              0.826 |
| Logic Delay               | 0.093(16%)                | 10.576(33%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0.098(12%)         |
| Net Delay                 | 0.504(84%)                | 21.545(67%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0.728(88%)         |
| Clock Skew                |                    -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 -0.020 |             -0.264 |
| Slack                     |                    11.803 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                -19.649 |             11.402 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |                    |
| Bounding Box Size         | 2% x 0%                   | 13% x 7%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0% x 2%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | (0, 0)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   1284 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    137 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    137 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT3 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      6 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     59 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[165]/C          | muon_cand_10.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | sr_p.sr_1[119]/C   |
| End Point Pin             | muon_cand_10.pt_fast[1]/D | sr_p.sr_1[119]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | sr_p.sr_2[119]/D   |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                     Path #7                                                                                                                                                                                                                                                                                                                                    | WorstPath from Dst |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |                     0.586 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         31.786 |              0.668 |
| Logic Delay               | 0.098(17%)                | 12.114(39%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.096(15%)         |
| Net Delay                 | 0.488(83%)                | 19.672(61%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | 0.572(85%)         |
| Clock Skew                |                    -0.129 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         -0.013 |             -0.231 |
| Slack                     |                    11.776 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        -19.307 |             11.593 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 1% x 0%                   | 18% x 6%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | 1% x 2%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            394 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            129 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            129 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT3 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              3 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             46 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[180]/C          | muon_cand_11.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_11.pt_fast[0]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | sr_p.sr_2[249]/D   |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                                                        Path #8                                                                                                                                                                                                                                                                                                                                                                       | WorstPath from Dst |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               12.500 |             12.500 |
| Path Delay                |                     0.597 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               31.658 |              0.787 |
| Logic Delay               | 0.093(16%)                | 11.289(36%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 0.096(13%)         |
| Net Delay                 | 0.504(84%)                | 20.369(64%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 0.691(87%)         |
| Clock Skew                |                    -0.091 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -0.124 |             -0.134 |
| Slack                     |                    11.803 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              -19.291 |             11.571 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                    |
| Bounding Box Size         | 2% x 0%                   | 11% x 6%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | 1% x 3%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | (0, 0)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 1266 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  143 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  143 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT6 LUT4 LUT5 LUT4 LUT4 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT3 LUT5 LUT5 LUT3 LUT5 LUT5 LUT6 LUT6 LUT3 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    3 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   58 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[165]/C          | muon_cand_10.pt_fast[1]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | sr_p.sr_1[55]/C    |
| End Point Pin             | muon_cand_10.pt_fast[1]/D | sr_p.sr_1[55]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | sr_p.sr_2[55]/D    |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                                  Path #9                                                                                                                                                                                                                                                                                                                                  | WorstPath from Dst |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |                     0.586 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    31.629 |              0.694 |
| Logic Delay               | 0.098(17%)                | 11.178(36%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.096(14%)         |
| Net Delay                 | 0.488(83%)                | 20.451(64%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0.598(86%)         |
| Clock Skew                |                    -0.129 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -0.132 |             -0.076 |
| Slack                     |                    11.776 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -19.269 |             11.722 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%                   | 22% x 9%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 3% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       412 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       128 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       128 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         3 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        46 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[180]/C          | muon_cand_11.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | sr_p.sr_1[225]/C   |
| End Point Pin             | muon_cand_11.pt_fast[0]/D | sr_p.sr_1[225]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | sr_p.sr_2[225]/D   |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                                                                                                                                                                                                          Path #10                                                                                                                                                                                                                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                    12.500 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     12.500 |             12.500 |
| Path Delay                |                     0.586 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     31.597 |              0.893 |
| Logic Delay               | 0.098(17%)                | 11.003(35%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0.096(11%)         |
| Net Delay                 | 0.488(83%)                | 20.594(65%)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0.797(89%)         |
| Clock Skew                |                    -0.129 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     -0.132 |             -0.089 |
| Slack                     |                    11.776 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -19.237 |             11.510 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                    |
| Bounding Box Size         | 1% x 0%                   | 24% x 15%                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 2% x 4%            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | (0, 0)             |
| Cumulative Fanout         |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        395 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        125 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        126 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          3 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| High Fanout               |                         2 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         46 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[180]/C          | muon_cand_11.pt_fast[0]/C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | sr_p.sr_1[170]/C   |
| End Point Pin             | muon_cand_11.pt_fast[0]/D | sr_p.sr_1[170]/D                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | sr_p.sr_2[170]/D   |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| End Point Clock | Requirement |  0  | 38 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 52 | 55 | 68 | 73 | 76 | 79 | 83 | 86 | 87 | 89 | 90 | 91 | 92 | 93 | 98 | 100 | 103 | 104 | 105 | 113 | 116 | 118 | 119 | 120 | 121 | 122 | 123 | 124 | 125 | 126 | 127 | 128 | 129 | 137 | 142 | 143 | 160 | 162 | 163 |
+-----------------+-------------+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
| clk             | 12.500ns    | 744 |  1 |  6 | 13 | 31 | 43 | 30 | 25 | 12 |  2 |  2 | 10 |  2 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  1 |  3 |  1 |   3 |   2 |   1 |   1 |   1 |   1 |   2 |   2 |   1 |   1 |   6 |   3 |  10 |   4 |   7 |   4 |   3 |   3 |   2 |   1 |   1 |   1 |   2 |   2 |
+-----------------+-------------+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+--------------+--------------+------------+-----+------+------+------+
|    Instance    |                           Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5     |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+--------------+--------------+------------+-----+------+------+------+
| (top)          |                                            wrapper_bucket | 0.74 |           4.96 |           49112 | 0(0.0%) | 359(0.8%) | 933(2.0%) | 3594(7.8%) | 24236(52.7%) | 16900(36.7%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D000_BUCKET-freq80retfan10000_rev_1 | 0.74 |           4.07 |           45933 | 0(0.0%) | 358(0.8%) | 933(2.0%) | 3509(7.6%) | 24236(52.8%) | 16900(36.8%) |          0 |   0 |    0 |    0 |    0 |
+----------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+--------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |               Cell Names              | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       100% | (CLEM_X24Y510,CLEL_R_X38Y541) | muon_sorter_1(91%),wrapper_bucket(8%) |            0% |       4.98025 | 94%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      |                3 |       108% | (CLEL_R_X36Y500,CLEM_X40Y507) | muon_sorter_1(98%)                    |            0% |       5.01302 | 93%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     |                5 |       109% | (CLEM_X24Y439,CLEL_R_X38Y470) | muon_sorter_1(96%)                    |            0% |       5.04721 | 94%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                1 |       104% | (CLEM_X29Y449,CLEL_R_X29Y450) | muon_sorter_1(96%)                    |            0% |        5.3125 | 100%         | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |               Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                4 |           0.303% | (CLEM_X28Y456,CLEM_X35Y479)   | muon_sorter_1(97%)                     |            0% |       5.03906 | 93%          | 0%         |   1% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                5 |           0.478% | (CLEL_R_X19Y504,CLEM_X50Y535) | muon_sorter_1(94%)                     |            0% |       4.52477 | 85%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.412% | (CLEM_X23Y497,CLEL_R_X38Y528) | muon_sorter_1(90%),wrapper_bucket(9%)  |            0% |       4.57633 | 86%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.098% | (CLEL_R_X26Y506,CLEM_X31Y525) | muon_sorter_1(93%),wrapper_bucket(6%)  |            0% |       4.94583 | 92%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                3 |           0.246% | (CLEM_X28Y452,CLEM_X35Y471)   | muon_sorter_1(98%)                     |            0% |       5.14167 | 95%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.483% | (CLEM_X16Y504,CLEM_X47Y535)   | muon_sorter_1(94%)                     |            0% |       4.26746 | 80%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.225% | (CLEM_X29Y489,CLEM_X40Y524)   | muon_sorter_1(94%)                     |            0% |       4.23592 | 79%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Long   |                3 |           0.065% | (CLEL_R_X26Y518,CLEM_X29Y529) | muon_sorter_1(85%),wrapper_bucket(14%) |            0% |          5.05 | 94%          | 0%         |   8% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                4 |           0.543% | (CLEM_X25Y462,CLEM_X48Y493)   | muon_sorter_1(97%)                     |            0% |        4.3371 | 80%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.517% | (CLEM_X18Y503,CLEM_X49Y534)   | muon_sorter_1(94%)                     |            0% |       4.44625 | 84%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.777% | (CLEM_X18Y501,CLEM_X49Y532)   | muon_sorter_1(94%)                     |            0% |       4.42844 | 84%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.222% | (CLEM_X24Y507,CLEM_X31Y522)   | muon_sorter_1(90%),wrapper_bucket(9%)  |            0% |       4.88346 | 92%          | 0%         |   5% |   0% | NA   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |               Cell Names               | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                0 |        90% | (CLEM_X31Y478,CLEM_X31Y478)     | muon_sorter_1(100%)                    |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        86% | (CLEM_X29Y476,CLEM_X29Y476)     | muon_sorter_1(100%)                    |            0% |         4.875 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        85% | (CLEM_X29Y473,CLEM_X29Y473)     | muon_sorter_1(100%)                    |            0% |         4.625 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        87% | (CLEM_X29Y472,CLEM_X29Y472)     | muon_sorter_1(100%)                    |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                0 |        86% | (CLEM_X46Y472,CLEM_X46Y472)     | muon_sorter_1(100%)                    |            0% |         4.875 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (CLEM_X29Y524,CLEM_X29Y524)     | muon_sorter_1(100%)                    |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (CLEL_R_X36Y504,CLEL_R_X36Y504) | muon_sorter_1(100%)                    |            0% |             5 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        89% | (CLEL_R_X36Y502,CLEL_R_X36Y502) | muon_sorter_1(87%),wrapper_bucket(12%) |            0% |         4.625 | 87%          | NA         |   6% |   0% | NA   | NA   | NA  |    0% |  NA |
| East      |                0 |        85% | (CLEM_X39Y500,CLEM_X39Y500)     | muon_sorter_1(100%)                    |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        85% | (CLEL_R_X36Y495,CLEL_R_X36Y495) | muon_sorter_1(100%)                    |            0% |         4.375 | 75%          | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| South     |                0 |        87% | (CLEM_X27Y526,CLEM_X27Y526)     | muon_sorter_1(80%),wrapper_bucket(20%) |            0% |           5.5 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X29Y522,CLEM_X29Y522)     | muon_sorter_1(100%)                    |            0% |         5.625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X29Y520,CLEM_X29Y520)     | muon_sorter_1(100%)                    |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        92% | (CLEM_X29Y519,CLEM_X29Y519)     | muon_sorter_1(80%),wrapper_bucket(20%) |            0% |         4.875 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        89% | (CLEM_X31Y516,CLEM_X31Y516)     | muon_sorter_1(100%)                    |            0% |             5 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+----------------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |               Cell Names               | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
| CLEM_X28Y451   | 177             | 464          | 62%                  | muon_sorter_1(61%),wrapper_bucket(38%) | Y                   |
| CLEM_X28Y447   | 177             | 469          | 62%                  | muon_sorter_1(80%),wrapper_bucket(20%) | Y                   |
| CLEM_X28Y453   | 177             | 462          | 61%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X28Y448   | 177             | 468          | 61%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X28Y461   | 177             | 454          | 60%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X28Y445   | 177             | 471          | 60%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X28Y446   | 177             | 470          | 60%                  | muon_sorter_1(80%),wrapper_bucket(20%) | Y                   |
| CLEM_X28Y450   | 177             | 465          | 60%                  | muon_sorter_1(100%)                    | Y                   |
| CLEL_R_X27Y451 | 176             | 464          | 60%                  | muon_sorter_1(100%)                    | Y                   |
| CLEL_R_X27Y450 | 176             | 465          | 59%                  | muon_sorter_1(54%),wrapper_bucket(45%) | Y                   |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |               Cell Names               | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+
| CLEL_R_X30Y462 | 188             | 453          | 45%                  | muon_sorter_1(80%),wrapper_bucket(20%) | Y                   |
| CLEL_R_X27Y464 | 176             | 451          | 45%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X27Y464   | 174             | 451          | 45%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X28Y461   | 177             | 454          | 44%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X28Y464   | 177             | 451          | 44%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X30Y462   | 186             | 453          | 44%                  | muon_sorter_1(100%)                    | Y                   |
| CLEL_R_X26Y464 | 171             | 451          | 43%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X29Y461   | 181             | 454          | 43%                  | muon_sorter_1(100%)                    | Y                   |
| CLEM_X29Y462   | 181             | 453          | 43%                  | muon_sorter_1(88%),wrapper_bucket(11%) | Y                   |
| CLEL_R_X29Y462 | 183             | 453          | 43%                  | muon_sorter_1(100%)                    | Y                   |
+----------------+-----------------+--------------+----------------------+----------------------------------------+---------------------+


