<stg><name>process_data_Pipeline_frame_chan_loop</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %iChan = alloca i32 1

]]></Node>
<StgValue><ssdm name="iChan"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:1 %phi_mul_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:2 %adc_words = alloca i64 1

]]></Node>
<StgValue><ssdm name="adc_words"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %iChan

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %iChan_1 = load i9 %iChan

]]></Node>
<StgValue><ssdm name="iChan_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %icmp_ln66 = icmp_eq  i9 %iChan_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:3 %iChan_2 = add i9 %iChan_1, i9 1

]]></Node>
<StgValue><ssdm name="iChan_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln66 = br i1 %icmp_ln66, void %for.inc.split_ifconv, void %for.inc29.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="9">
<![CDATA[
for.inc.split_ifconv:0 %empty = trunc i9 %iChan_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:3 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %iChan_1, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
for.inc.split_ifconv:15 %trunc_ln102 = trunc i9 %iChan_1

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc.split_ifconv:16 %shl_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln102, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:17 %zext_ln102 = zext i12 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split_ifconv:18 %shl_ln102 = shl i9 %iChan_1, i9 1

]]></Node>
<StgValue><ssdm name="shl_ln102"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="9">
<![CDATA[
for.inc.split_ifconv:19 %zext_ln102_1 = zext i9 %shl_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split_ifconv:20 %sub_ln102 = sub i13 %zext_ln102, i13 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="sub_ln102"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="13">
<![CDATA[
for.inc.split_ifconv:21 %first_bit_position = trunc i13 %sub_ln102

]]></Node>
<StgValue><ssdm name="first_bit_position"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:22 %word_index = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln102, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="word_index"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:29 %zext_ln108 = zext i8 %word_index

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:30 %adc_words_addr = getelementptr i32 %adc_words, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="adc_words_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:31 %adc_words_load = load i8 %adc_words_addr

]]></Node>
<StgValue><ssdm name="adc_words_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:35 %add_ln111 = add i8 %word_index, i8 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:36 %zext_ln111 = zext i8 %add_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:37 %adc_words_addr_1 = getelementptr i32 %adc_words, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="adc_words_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:38 %adc_words_load_1 = load i8 %adc_words_addr_1

]]></Node>
<StgValue><ssdm name="adc_words_load_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.split_ifconv:44 %switch_ln73 = switch i3 %empty, void %arrayidx288.case.7, i3 0, void %arrayidx288.case.0, i3 1, void %arrayidx288.case.1, i3 2, void %arrayidx288.case.2, i3 3, void %arrayidx288.case.3, i3 4, void %arrayidx288.case.4, i3 5, void %arrayidx288.case.5, i3 6, void %arrayidx288.case.6

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx288.exit:0 %store_ln66 = store i9 %iChan_2, i9 %iChan

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.exit:1 %br_ln66 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
for.inc29.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split_ifconv:1 %speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln66"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split_ifconv:2 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="5">
<![CDATA[
for.inc.split_ifconv:4 %zext_ln73 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split_ifconv:5 %add_ln73 = add i18 %phi_mul_read, i18 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split_ifconv:6 %zext_ln73_1 = zext i18 %add_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:7 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:8 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:9 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:10 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:11 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:12 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:13 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split_ifconv:23 %zext_ln104 = zext i5 %first_bit_position

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="5">
<![CDATA[
for.inc.split_ifconv:24 %zext_ln104_1 = zext i5 %first_bit_position

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:25 %sub_ln106 = sub i6 32, i6 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="sub_ln106"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="6">
<![CDATA[
for.inc.split_ifconv:26 %trunc_ln106 = trunc i6 %sub_ln106

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:27 %icmp_ln106 = icmp_ugt  i6 %sub_ln106, i6 14

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc.split_ifconv:28 %bits_from_first_word = select i1 %icmp_ln106, i4 14, i4 %trunc_ln106

]]></Node>
<StgValue><ssdm name="bits_from_first_word"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:31 %adc_words_load = load i8 %adc_words_addr

]]></Node>
<StgValue><ssdm name="adc_words_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:32 %adc = lshr i32 %adc_words_load, i32 %zext_ln104

]]></Node>
<StgValue><ssdm name="adc"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:33 %trunc_ln108 = trunc i32 %adc

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split_ifconv:34 %icmp_ln110 = icmp_ult  i4 %bits_from_first_word, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:38 %adc_words_load_1 = load i8 %adc_words_addr_1

]]></Node>
<StgValue><ssdm name="adc_words_load_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:39 %empty_102 = trunc i32 %adc_words_load_1

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="4">
<![CDATA[
for.inc.split_ifconv:40 %bits_from_first_wordcast = zext i4 %bits_from_first_word

]]></Node>
<StgValue><ssdm name="bits_from_first_wordcast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split_ifconv:41 %shl_ln111 = shl i14 %empty_102, i14 %bits_from_first_wordcast

]]></Node>
<StgValue><ssdm name="shl_ln111"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc.split_ifconv:42 %select_ln110 = select i1 %icmp_ln110, i14 %shl_ln111, i14 0

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split_ifconv:43 %adc_1 = or i14 %trunc_ln108, i14 %select_ln110

]]></Node>
<StgValue><ssdm name="adc_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.6:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.6:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.5:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.5:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.4:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.4:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.3:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.3:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.2:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.2:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.1:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.1:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.0:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.0:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.7:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.7:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="90" name="phi_mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="phi_mul"/></StgValue>
</port>
<port id="91" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="100" from="StgValue_99" to="iChan" fromId="99" toId="5">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i18" to="phi_mul_read" fromId="101" toId="6">
</dataflow>
<dataflow id="103" from="phi_mul" to="phi_mul_read" fromId="90" toId="6">
</dataflow>
<dataflow id="105" from="StgValue_104" to="adc_words" fromId="104" toId="7">
</dataflow>
<dataflow id="107" from="StgValue_106" to="store_ln0" fromId="106" toId="8">
</dataflow>
<dataflow id="108" from="iChan" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="109" from="iChan" to="iChan_1" fromId="5" toId="10">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="110" toId="11">
</dataflow>
<dataflow id="113" from="StgValue_112" to="specpipeline_ln0" fromId="112" toId="11">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specpipeline_ln0" fromId="114" toId="11">
</dataflow>
<dataflow id="116" from="StgValue_99" to="specpipeline_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="117" from="StgValue_114" to="specpipeline_ln0" fromId="114" toId="11">
</dataflow>
<dataflow id="119" from="p_str" to="specpipeline_ln0" fromId="118" toId="11">
</dataflow>
<dataflow id="120" from="iChan_1" to="icmp_ln66" fromId="10" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_121" to="icmp_ln66" fromId="121" toId="12">
</dataflow>
<dataflow id="123" from="iChan_1" to="iChan_2" fromId="10" toId="13">
</dataflow>
<dataflow id="125" from="StgValue_124" to="iChan_2" fromId="124" toId="13">
</dataflow>
<dataflow id="126" from="icmp_ln66" to="br_ln66" fromId="12" toId="14">
</dataflow>
<dataflow id="127" from="iChan_1" to="empty" fromId="10" toId="15">
</dataflow>
<dataflow id="129" from="_ssdm_op_PartSelect.i5.i9.i32.i32" to="lshr_ln1" fromId="128" toId="16">
</dataflow>
<dataflow id="130" from="iChan_1" to="lshr_ln1" fromId="10" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_131" to="lshr_ln1" fromId="131" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_133" to="lshr_ln1" fromId="133" toId="16">
</dataflow>
<dataflow id="135" from="iChan_1" to="trunc_ln102" fromId="10" toId="17">
</dataflow>
<dataflow id="137" from="_ssdm_op_BitConcatenate.i12.i8.i4" to="shl_ln2" fromId="136" toId="18">
</dataflow>
<dataflow id="138" from="trunc_ln102" to="shl_ln2" fromId="17" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_139" to="shl_ln2" fromId="139" toId="18">
</dataflow>
<dataflow id="141" from="shl_ln2" to="zext_ln102" fromId="18" toId="19">
</dataflow>
<dataflow id="142" from="iChan_1" to="shl_ln102" fromId="10" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_124" to="shl_ln102" fromId="124" toId="20">
</dataflow>
<dataflow id="144" from="shl_ln102" to="zext_ln102_1" fromId="20" toId="21">
</dataflow>
<dataflow id="145" from="zext_ln102" to="sub_ln102" fromId="19" toId="22">
</dataflow>
<dataflow id="146" from="zext_ln102_1" to="sub_ln102" fromId="21" toId="22">
</dataflow>
<dataflow id="147" from="sub_ln102" to="first_bit_position" fromId="22" toId="23">
</dataflow>
<dataflow id="149" from="_ssdm_op_PartSelect.i8.i13.i32.i32" to="word_index" fromId="148" toId="24">
</dataflow>
<dataflow id="150" from="sub_ln102" to="word_index" fromId="22" toId="24">
</dataflow>
<dataflow id="152" from="StgValue_151" to="word_index" fromId="151" toId="24">
</dataflow>
<dataflow id="154" from="StgValue_153" to="word_index" fromId="153" toId="24">
</dataflow>
<dataflow id="155" from="word_index" to="zext_ln108" fromId="24" toId="25">
</dataflow>
<dataflow id="156" from="adc_words" to="adc_words_addr" fromId="7" toId="26">
</dataflow>
<dataflow id="158" from="StgValue_157" to="adc_words_addr" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="zext_ln108" to="adc_words_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="160" from="adc_words_addr" to="adc_words_load" fromId="26" toId="27">
</dataflow>
<dataflow id="161" from="word_index" to="add_ln111" fromId="24" toId="28">
</dataflow>
<dataflow id="163" from="StgValue_162" to="add_ln111" fromId="162" toId="28">
</dataflow>
<dataflow id="164" from="add_ln111" to="zext_ln111" fromId="28" toId="29">
</dataflow>
<dataflow id="165" from="adc_words" to="adc_words_addr_1" fromId="7" toId="30">
</dataflow>
<dataflow id="166" from="StgValue_157" to="adc_words_addr_1" fromId="157" toId="30">
</dataflow>
<dataflow id="167" from="zext_ln111" to="adc_words_addr_1" fromId="29" toId="30">
</dataflow>
<dataflow id="168" from="adc_words_addr_1" to="adc_words_load_1" fromId="30" toId="31">
</dataflow>
<dataflow id="169" from="empty" to="switch_ln73" fromId="15" toId="32">
</dataflow>
<dataflow id="171" from="StgValue_170" to="switch_ln73" fromId="170" toId="32">
</dataflow>
<dataflow id="173" from="StgValue_172" to="switch_ln73" fromId="172" toId="32">
</dataflow>
<dataflow id="175" from="StgValue_174" to="switch_ln73" fromId="174" toId="32">
</dataflow>
<dataflow id="177" from="StgValue_176" to="switch_ln73" fromId="176" toId="32">
</dataflow>
<dataflow id="179" from="StgValue_178" to="switch_ln73" fromId="178" toId="32">
</dataflow>
<dataflow id="181" from="StgValue_180" to="switch_ln73" fromId="180" toId="32">
</dataflow>
<dataflow id="183" from="StgValue_182" to="switch_ln73" fromId="182" toId="32">
</dataflow>
<dataflow id="184" from="iChan_2" to="store_ln66" fromId="13" toId="33">
</dataflow>
<dataflow id="185" from="iChan" to="store_ln66" fromId="5" toId="33">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln66" fromId="186" toId="35">
</dataflow>
<dataflow id="189" from="StgValue_188" to="speclooptripcount_ln66" fromId="188" toId="35">
</dataflow>
<dataflow id="190" from="StgValue_188" to="speclooptripcount_ln66" fromId="188" toId="35">
</dataflow>
<dataflow id="191" from="StgValue_188" to="speclooptripcount_ln66" fromId="188" toId="35">
</dataflow>
<dataflow id="193" from="_ssdm_op_SpecLoopName" to="specloopname_ln66" fromId="192" toId="36">
</dataflow>
<dataflow id="195" from="empty_15" to="specloopname_ln66" fromId="194" toId="36">
</dataflow>
<dataflow id="196" from="lshr_ln1" to="zext_ln73" fromId="16" toId="37">
</dataflow>
<dataflow id="197" from="phi_mul_read" to="add_ln73" fromId="6" toId="38">
</dataflow>
<dataflow id="198" from="zext_ln73" to="add_ln73" fromId="37" toId="38">
</dataflow>
<dataflow id="199" from="add_ln73" to="zext_ln73_1" fromId="38" toId="39">
</dataflow>
<dataflow id="200" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" fromId="91" toId="40">
</dataflow>
<dataflow id="201" from="StgValue_157" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" fromId="157" toId="40">
</dataflow>
<dataflow id="202" from="zext_ln73_1" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="203" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" fromId="92" toId="41">
</dataflow>
<dataflow id="204" from="StgValue_157" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" fromId="157" toId="41">
</dataflow>
<dataflow id="205" from="zext_ln73_1" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" fromId="39" toId="41">
</dataflow>
<dataflow id="206" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" fromId="93" toId="42">
</dataflow>
<dataflow id="207" from="StgValue_157" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" fromId="157" toId="42">
</dataflow>
<dataflow id="208" from="zext_ln73_1" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="209" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" fromId="94" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_157" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" fromId="157" toId="43">
</dataflow>
<dataflow id="211" from="zext_ln73_1" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" fromId="39" toId="43">
</dataflow>
<dataflow id="212" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" fromId="95" toId="44">
</dataflow>
<dataflow id="213" from="StgValue_157" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" fromId="157" toId="44">
</dataflow>
<dataflow id="214" from="zext_ln73_1" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" fromId="39" toId="44">
</dataflow>
<dataflow id="215" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" fromId="96" toId="45">
</dataflow>
<dataflow id="216" from="StgValue_157" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" fromId="157" toId="45">
</dataflow>
<dataflow id="217" from="zext_ln73_1" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" fromId="39" toId="45">
</dataflow>
<dataflow id="218" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" fromId="97" toId="46">
</dataflow>
<dataflow id="219" from="StgValue_157" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" fromId="157" toId="46">
</dataflow>
<dataflow id="220" from="zext_ln73_1" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" fromId="39" toId="46">
</dataflow>
<dataflow id="221" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" fromId="98" toId="47">
</dataflow>
<dataflow id="222" from="StgValue_157" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" fromId="157" toId="47">
</dataflow>
<dataflow id="223" from="zext_ln73_1" to="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" fromId="39" toId="47">
</dataflow>
<dataflow id="224" from="first_bit_position" to="zext_ln104" fromId="23" toId="48">
</dataflow>
<dataflow id="225" from="first_bit_position" to="zext_ln104_1" fromId="23" toId="49">
</dataflow>
<dataflow id="227" from="StgValue_226" to="sub_ln106" fromId="226" toId="50">
</dataflow>
<dataflow id="228" from="zext_ln104_1" to="sub_ln106" fromId="49" toId="50">
</dataflow>
<dataflow id="229" from="sub_ln106" to="trunc_ln106" fromId="50" toId="51">
</dataflow>
<dataflow id="230" from="sub_ln106" to="icmp_ln106" fromId="50" toId="52">
</dataflow>
<dataflow id="232" from="StgValue_231" to="icmp_ln106" fromId="231" toId="52">
</dataflow>
<dataflow id="233" from="icmp_ln106" to="bits_from_first_word" fromId="52" toId="53">
</dataflow>
<dataflow id="235" from="StgValue_234" to="bits_from_first_word" fromId="234" toId="53">
</dataflow>
<dataflow id="236" from="trunc_ln106" to="bits_from_first_word" fromId="51" toId="53">
</dataflow>
<dataflow id="237" from="adc_words_addr" to="adc_words_load" fromId="26" toId="54">
</dataflow>
<dataflow id="238" from="adc_words_load" to="adc" fromId="54" toId="55">
</dataflow>
<dataflow id="239" from="zext_ln104" to="adc" fromId="48" toId="55">
</dataflow>
<dataflow id="240" from="adc" to="trunc_ln108" fromId="55" toId="56">
</dataflow>
<dataflow id="241" from="bits_from_first_word" to="icmp_ln110" fromId="53" toId="57">
</dataflow>
<dataflow id="242" from="StgValue_234" to="icmp_ln110" fromId="234" toId="57">
</dataflow>
<dataflow id="243" from="adc_words_addr_1" to="adc_words_load_1" fromId="30" toId="58">
</dataflow>
<dataflow id="244" from="adc_words_load_1" to="empty_102" fromId="58" toId="59">
</dataflow>
<dataflow id="245" from="bits_from_first_word" to="bits_from_first_wordcast" fromId="53" toId="60">
</dataflow>
<dataflow id="246" from="empty_102" to="shl_ln111" fromId="59" toId="61">
</dataflow>
<dataflow id="247" from="bits_from_first_wordcast" to="shl_ln111" fromId="60" toId="61">
</dataflow>
<dataflow id="248" from="icmp_ln110" to="select_ln110" fromId="57" toId="62">
</dataflow>
<dataflow id="249" from="shl_ln111" to="select_ln110" fromId="61" toId="62">
</dataflow>
<dataflow id="251" from="StgValue_250" to="select_ln110" fromId="250" toId="62">
</dataflow>
<dataflow id="252" from="trunc_ln108" to="adc_1" fromId="56" toId="63">
</dataflow>
<dataflow id="253" from="select_ln110" to="adc_1" fromId="62" toId="63">
</dataflow>
<dataflow id="254" from="adc_1" to="store_ln73" fromId="63" toId="64">
</dataflow>
<dataflow id="255" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" to="store_ln73" fromId="46" toId="64">
</dataflow>
<dataflow id="256" from="adc_1" to="store_ln73" fromId="63" toId="66">
</dataflow>
<dataflow id="257" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" to="store_ln73" fromId="45" toId="66">
</dataflow>
<dataflow id="258" from="adc_1" to="store_ln73" fromId="63" toId="68">
</dataflow>
<dataflow id="259" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" to="store_ln73" fromId="44" toId="68">
</dataflow>
<dataflow id="260" from="adc_1" to="store_ln73" fromId="63" toId="70">
</dataflow>
<dataflow id="261" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" to="store_ln73" fromId="43" toId="70">
</dataflow>
<dataflow id="262" from="adc_1" to="store_ln73" fromId="63" toId="72">
</dataflow>
<dataflow id="263" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" to="store_ln73" fromId="42" toId="72">
</dataflow>
<dataflow id="264" from="adc_1" to="store_ln73" fromId="63" toId="74">
</dataflow>
<dataflow id="265" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" to="store_ln73" fromId="41" toId="74">
</dataflow>
<dataflow id="266" from="adc_1" to="store_ln73" fromId="63" toId="76">
</dataflow>
<dataflow id="267" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" to="store_ln73" fromId="40" toId="76">
</dataflow>
<dataflow id="268" from="adc_1" to="store_ln73" fromId="63" toId="78">
</dataflow>
<dataflow id="269" from="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" to="store_ln73" fromId="47" toId="78">
</dataflow>
<dataflow id="270" from="icmp_ln66" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="271" from="empty" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
