// Seed: 2761187773
module module_0 ();
  logic id_1;
  ;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  logic id_2;
  ;
  wire  id_3;
  logic id_4;
  wire  id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1*1 : (-1)],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output tri id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wor id_1;
  logic id_14[-1 'd0 : -1];
  ;
  module_0 modCall_1 ();
  assign id_11 = -1'b0;
  assign id_1  = -1;
endmodule
