

================================================================
== Vitis HLS Report for 'threshold'
================================================================
* Date:           Sun Oct  9 19:36:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  5.739 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  2.452 us|  2.452 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55  |threshold_Pipeline_VITIS_LOOP_58_1  |      259|      259|  2.424 us|  2.424 us|  259|  259|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|     46|    152|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     43|    -|
|Register         |        -|   -|     14|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     60|    197|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55  |threshold_Pipeline_VITIS_LOOP_58_1  |        0|   0|  46|  152|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+
    |Total                                         |                                    |        0|   0|  46|  152|    0|
    +----------------------------------------------+------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |Out_r_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm          |  25|          5|    1|          5|
    |ap_done            |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  43|          9|    3|          9|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  4|   0|    4|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55_ap_start_reg  |  1|   0|    1|          0|
    |over_thresh_loc_fu_32                                      |  8|   0|    8|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 14|   0|   14|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|       threshold|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|       threshold|  return value|
|appear_address0  |  out|    8|   ap_memory|          appear|         array|
|appear_ce0       |  out|    1|   ap_memory|          appear|         array|
|appear_q0        |   in|    3|   ap_memory|          appear|         array|
|Out_r_TDATA      |  out|    8|        axis|  Out_r_V_data_V|       pointer|
|Out_r_TREADY     |   in|    1|        axis|  Out_r_V_data_V|       pointer|
|Out_r_TVALID     |  out|    1|        axis|  Out_r_V_last_V|       pointer|
|Out_r_TLAST      |  out|    1|        axis|  Out_r_V_last_V|       pointer|
|Out_r_TKEEP      |  out|    1|        axis|  Out_r_V_keep_V|       pointer|
|Out_r_TSTRB      |  out|    1|        axis|  Out_r_V_strb_V|       pointer|
+-----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%over_thresh_loc = alloca i32 1"   --->   Operation 5 'alloca' 'over_thresh_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @threshold_Pipeline_VITIS_LOOP_58_1, i3 %appear, i8 %over_thresh_loc"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln0 = call void @threshold_Pipeline_VITIS_LOOP_58_1, i3 %appear, i8 %over_thresh_loc"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%pkt_data_V = load i8 %over_thresh_loc"   --->   Operation 8 'load' 'pkt_data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_last_V, i8 %pkt_data_V, i1 0, i1 0, i1 1"   --->   Operation 9 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Out_r_V_last_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_keep_V, i8 %Out_r_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [byte_count_stream/src/byte_count_stream.cpp:69]   --->   Operation 11 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ appear]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
over_thresh_loc   (alloca       ) [ 01110]
call_ln0          (call         ) [ 00000]
pkt_data_V        (load         ) [ 00000]
write_ln304       (write        ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
ret_ln69          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="appear">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="appear"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Out_r_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_r_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_r_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Out_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_Pipeline_VITIS_LOOP_58_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="over_thresh_loc_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="over_thresh_loc/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="write_ln304_write_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="8" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="0"/>
<pin id="40" dir="0" index="3" bw="1" slack="0"/>
<pin id="41" dir="0" index="4" bw="1" slack="0"/>
<pin id="42" dir="0" index="5" bw="8" slack="0"/>
<pin id="43" dir="0" index="6" bw="1" slack="0"/>
<pin id="44" dir="0" index="7" bw="1" slack="0"/>
<pin id="45" dir="0" index="8" bw="1" slack="0"/>
<pin id="46" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="3" slack="0"/>
<pin id="58" dir="0" index="2" bw="8" slack="0"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="pkt_data_V_load_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="2"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_data_V/3 "/>
</bind>
</comp>

<comp id="66" class="1005" name="over_thresh_loc_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="over_thresh_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="47"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="50"><net_src comp="6" pin="0"/><net_sink comp="36" pin=3"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="36" pin=4"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="36" pin=6"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="36" pin=7"/></net>

<net id="54"><net_src comp="18" pin="0"/><net_sink comp="36" pin=8"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="65"><net_src comp="62" pin="1"/><net_sink comp="36" pin=5"/></net>

<net id="69"><net_src comp="32" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="71"><net_src comp="66" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_r_V_data_V | {3 }
	Port: Out_r_V_keep_V | {3 }
	Port: Out_r_V_strb_V | {3 }
	Port: Out_r_V_last_V | {3 }
 - Input state : 
	Port: threshold : appear | {1 2 }
	Port: threshold : Out_r_V_data_V | {}
	Port: threshold : Out_r_V_keep_V | {}
	Port: threshold : Out_r_V_strb_V | {}
	Port: threshold : Out_r_V_last_V | {}
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		write_ln304 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|   call   | grp_threshold_Pipeline_VITIS_LOOP_58_1_fu_55 |  1.588  |    50   |   113   |
|----------|----------------------------------------------|---------|---------|---------|
|   write  |            write_ln304_write_fu_36           |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |  1.588  |    50   |   113   |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|over_thresh_loc_reg_66|    8   |
+----------------------+--------+
|         Total        |    8   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   50   |   113  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    8   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   58   |   113  |
+-----------+--------+--------+--------+
