# Mod-14-Up_Down-counter
UVM-based verification of a 4-bit up/down counter with synchronous reset and load. Randomized stimulus, a reference model, and a scoreboard ensure correctness. Handles edge cases like reset mid-operation and wrap-around. Demonstrates RTL design and UVM verification
