

================================================================
== Vitis HLS Report for 'convex_hull_accel_Pipeline_VITIS_LOOP_143_17'
================================================================
* Date:           Mon Jun 23 18:41:33 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.701 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       68|  50.000 ns|  0.680 us|    5|   68|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_143_17  |        3|       66|         4|          1|          1|  1 ~ 64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    199|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     40|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     107|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     107|    284|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U71  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U72  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  40|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_238_p2               |         +|   0|  0|  38|          31|           1|
    |and_ln147_1_fu_353_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln147_fu_349_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln143_fu_232_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln147_1_fu_326_p2            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln147_fu_321_p2              |      icmp|   0|  0|  39|          32|          32|
    |or_ln147_fu_331_p2                |        or|   0|  0|  32|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_343_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 199|         165|         137|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |i_fu_86                  |   9|          2|   31|         62|
    |out_img_data_blk_n       |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln147_1_reg_446               |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_86                           |  31|   0|   31|          0|
    |icmp_ln147_1_reg_441              |   1|   0|    1|          0|
    |icmp_ln147_reg_436                |   1|   0|    1|          0|
    |p_x_reg_426                       |  32|   0|   32|          0|
    |p_y_reg_431                       |  32|   0|   32|          0|
    |trunc_ln143_reg_380               |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 107|   0|  107|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_143_17|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_143_17|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_143_17|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_143_17|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_143_17|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_143_17|  return value|
|out_img_data_din     |  out|    8|     ap_fifo|                                  out_img_data|       pointer|
|out_img_data_full_n  |   in|    1|     ap_fifo|                                  out_img_data|       pointer|
|out_img_data_write   |  out|    1|     ap_fifo|                                  out_img_data|       pointer|
|hs                   |   in|   32|     ap_none|                                            hs|        scalar|
|hull_x_address0      |  out|    4|   ap_memory|                                        hull_x|         array|
|hull_x_ce0           |  out|    1|   ap_memory|                                        hull_x|         array|
|hull_x_q0            |   in|   32|   ap_memory|                                        hull_x|         array|
|hull_x_1_address0    |  out|    4|   ap_memory|                                      hull_x_1|         array|
|hull_x_1_ce0         |  out|    1|   ap_memory|                                      hull_x_1|         array|
|hull_x_1_q0          |   in|   32|   ap_memory|                                      hull_x_1|         array|
|hull_x_2_address0    |  out|    4|   ap_memory|                                      hull_x_2|         array|
|hull_x_2_ce0         |  out|    1|   ap_memory|                                      hull_x_2|         array|
|hull_x_2_q0          |   in|   32|   ap_memory|                                      hull_x_2|         array|
|hull_x_3_address0    |  out|    4|   ap_memory|                                      hull_x_3|         array|
|hull_x_3_ce0         |  out|    1|   ap_memory|                                      hull_x_3|         array|
|hull_x_3_q0          |   in|   32|   ap_memory|                                      hull_x_3|         array|
|hull_y_address0      |  out|    4|   ap_memory|                                        hull_y|         array|
|hull_y_ce0           |  out|    1|   ap_memory|                                        hull_y|         array|
|hull_y_q0            |   in|   32|   ap_memory|                                        hull_y|         array|
|hull_y_1_address0    |  out|    4|   ap_memory|                                      hull_y_1|         array|
|hull_y_1_ce0         |  out|    1|   ap_memory|                                      hull_y_1|         array|
|hull_y_1_q0          |   in|   32|   ap_memory|                                      hull_y_1|         array|
|hull_y_2_address0    |  out|    4|   ap_memory|                                      hull_y_2|         array|
|hull_y_2_ce0         |  out|    1|   ap_memory|                                      hull_y_2|         array|
|hull_y_2_q0          |   in|   32|   ap_memory|                                      hull_y_2|         array|
|hull_y_3_address0    |  out|    4|   ap_memory|                                      hull_y_3|         array|
|hull_y_3_ce0         |  out|    1|   ap_memory|                                      hull_y_3|         array|
|hull_y_3_q0          |   in|   32|   ap_memory|                                      hull_y_3|         array|
|cols                 |   in|   32|     ap_none|                                          cols|        scalar|
|rows                 |   in|   32|     ap_none|                                          rows|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------+--------------+

