<stg><name>ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1</name>


<trans_list>

<trans id="235" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m1m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1m"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="38" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %m0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="62" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="83" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten35"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %memory

]]></Node>
<StgValue><ssdm name="memory_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:7 %tmp = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:8 %bound_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %bound

]]></Node>
<StgValue><ssdm name="bound_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %size_k_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_k

]]></Node>
<StgValue><ssdm name="size_k_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:10 %bound4_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %bound4

]]></Node>
<StgValue><ssdm name="bound4_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
newFuncRoot:11 %bound18_read = read i83 @_ssdm_op_Read.ap_auto.i83, i83 %bound18

]]></Node>
<StgValue><ssdm name="bound18_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:12 %p_cast = zext i28 %tmp

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="38" op_0_bw="37">
<![CDATA[
newFuncRoot:13 %bound_cast = zext i37 %bound_read

]]></Node>
<StgValue><ssdm name="bound_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="62" op_0_bw="60">
<![CDATA[
newFuncRoot:14 %bound4_cast = zext i60 %bound4_read

]]></Node>
<StgValue><ssdm name="bound4_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_23, i32 0, i32 0, void @empty_24, i32 64, i32 0, void @empty_25, void @empty_13, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %bMemory, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="83" op_1_bw="83">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i83 0, i83 %indvar_flatten35

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i62 0, i62 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %store_ln275 = store i24 0, i24 %m0

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="38" op_1_bw="38">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i38 0, i38 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %store_ln277 = store i32 0, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:22 %store_ln279 = store i6 0, i6 %m1m

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:23 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:1 %m1m_1 = load i6 %m1m

]]></Node>
<StgValue><ssdm name="m1m_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="38" op_0_bw="38" op_1_bw="0">
<![CDATA[
for.inc:2 %indvar_flatten_load = load i38 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="62" op_0_bw="62" op_1_bw="0">
<![CDATA[
for.inc:3 %indvar_flatten13_load = load i62 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="83" op_0_bw="83" op_1_bw="0">
<![CDATA[
for.inc:4 %indvar_flatten35_load = load i83 %indvar_flatten35

]]></Node>
<StgValue><ssdm name="indvar_flatten35_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="83" op_1_bw="83">
<![CDATA[
for.inc:5 %icmp_ln273 = icmp_eq  i83 %indvar_flatten35_load, i83 %bound18_read

]]></Node>
<StgValue><ssdm name="icmp_ln273"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln273 = br i1 %icmp_ln273, void %for.inc31.loopexit, void %for.end33.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="83" op_0_bw="83" op_1_bw="83">
<![CDATA[
for.inc31.loopexit:2 %add_ln273 = add i83 %indvar_flatten35_load, i83 1

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc31.loopexit:4 %icmp_ln275 = icmp_eq  i62 %indvar_flatten13_load, i62 %bound4_cast

]]></Node>
<StgValue><ssdm name="icmp_ln275"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.loopexit:6 %or_ln273 = or i1 %icmp_ln275, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln273"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.loopexit:7 %xor_ln273 = xor i1 %icmp_ln275, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln273"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc31.loopexit:8 %icmp_ln279 = icmp_eq  i6 %m1m_1, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln279"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.loopexit:9 %and_ln273 = and i1 %icmp_ln279, i1 %xor_ln273

]]></Node>
<StgValue><ssdm name="and_ln273"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.loopexit:10 %icmp_ln277 = icmp_eq  i32 %size_k_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc31.loopexit:11 %icmp_ln277_1 = icmp_eq  i38 %indvar_flatten_load, i38 %bound_cast

]]></Node>
<StgValue><ssdm name="icmp_ln277_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc31.loopexit:12 %select_ln273_1 = select i1 %icmp_ln275, i1 %icmp_ln277, i1 %icmp_ln277_1

]]></Node>
<StgValue><ssdm name="select_ln273_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.loopexit:14 %or_ln275 = or i1 %select_ln273_1, i1 %icmp_ln275

]]></Node>
<StgValue><ssdm name="or_ln275"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.loopexit:16 %or_ln275_1 = or i1 %select_ln273_1, i1 %or_ln273

]]></Node>
<StgValue><ssdm name="or_ln275_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.loopexit:17 %xor_ln275 = xor i1 %select_ln273_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln275"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.loopexit:18 %and_ln275 = and i1 %and_ln273, i1 %xor_ln275

]]></Node>
<StgValue><ssdm name="and_ln275"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc31.loopexit:21 %first_iter_0_mid2 = or i1 %and_ln275, i1 %or_ln275_1

]]></Node>
<StgValue><ssdm name="first_iter_0_mid2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc31.loopexit:34 %br_ln279 = br i1 %first_iter_0_mid2, void %for.inc.split, void %new.body.ReadB_BufferB_M1

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:3 %add_ln279 = add i6 %m1m_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln279"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:4 %or_ln279 = or i1 %and_ln275, i1 %select_ln273_1

]]></Node>
<StgValue><ssdm name="or_ln279"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:5 %or_ln279_1 = or i1 %or_ln279, i1 %icmp_ln275

]]></Node>
<StgValue><ssdm name="or_ln279_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc.split:6 %select_ln279 = select i1 %or_ln279_1, i6 1, i6 %add_ln279

]]></Node>
<StgValue><ssdm name="select_ln279"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc.split:7 %add_ln277_1 = add i38 %indvar_flatten_load, i38 1

]]></Node>
<StgValue><ssdm name="add_ln277_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="38" op_0_bw="1" op_1_bw="38" op_2_bw="38">
<![CDATA[
for.inc.split:8 %select_ln277_1 = select i1 %or_ln275, i38 1, i38 %add_ln277_1

]]></Node>
<StgValue><ssdm name="select_ln277_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
for.inc.split:9 %add_ln275_1 = add i62 %indvar_flatten13_load, i62 1

]]></Node>
<StgValue><ssdm name="add_ln275_1"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
for.inc.split:10 %select_ln275_2 = select i1 %icmp_ln275, i62 1, i62 %add_ln275_1

]]></Node>
<StgValue><ssdm name="select_ln275_2"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="83" op_1_bw="83" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:11 %store_ln273 = store i83 %add_ln273, i83 %indvar_flatten35

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="62" op_1_bw="62" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:12 %store_ln275 = store i62 %select_ln275_2, i62 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="38" op_1_bw="38" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:14 %store_ln277 = store i38 %select_ln277_1, i38 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:16 %store_ln279 = store i6 %select_ln279, i6 %m1m

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:17 %br_ln279 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc31.loopexit:0 %k_load = load i32 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln275" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc31.loopexit:1 %m0_load = load i24 %m0

]]></Node>
<StgValue><ssdm name="m0_load"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc31.loopexit:5 %select_ln273 = select i1 %icmp_ln275, i24 0, i24 %m0_load

]]></Node>
<StgValue><ssdm name="select_ln273"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln273_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc31.loopexit:13 %add_ln275 = add i24 %select_ln273, i24 1

]]></Node>
<StgValue><ssdm name="add_ln275"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc31.loopexit:15 %select_ln275 = select i1 %or_ln275, i32 0, i32 %k_load

]]></Node>
<StgValue><ssdm name="select_ln275"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc31.loopexit:19 %select_ln275_1 = select i1 %select_ln273_1, i24 %add_ln275, i24 %select_ln273

]]></Node>
<StgValue><ssdm name="select_ln275_1"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln275" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.loopexit:20 %add_ln277 = add i32 %select_ln275, i32 1

]]></Node>
<StgValue><ssdm name="add_ln277"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc31.loopexit:22 %select_ln277 = select i1 %and_ln275, i32 %add_ln277, i32 %select_ln275

]]></Node>
<StgValue><ssdm name="select_ln277"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="23" op_0_bw="24">
<![CDATA[
for.inc31.loopexit:23 %empty_150 = trunc i24 %select_ln275_1

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="28" op_0_bw="28" op_1_bw="23" op_2_bw="5">
<![CDATA[
for.inc31.loopexit:24 %tmp_5 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i23.i5, i23 %empty_150, i5 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="28">
<![CDATA[
for.inc31.loopexit:25 %zext_ln277 = zext i28 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln277"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.loopexit:26 %empty_151 = mul i32 %select_ln277, i32 %p_cast

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc31.loopexit:27 %empty_152 = add i32 %empty_151, i32 %zext_ln277

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="38" op_0_bw="38" op_1_bw="32" op_2_bw="6">
<![CDATA[
for.inc31.loopexit:28 %tmp_6 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %empty_152, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="38">
<![CDATA[
for.inc31.loopexit:29 %p_cast2 = zext i38 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc31.loopexit:30 %empty_153 = add i64 %p_cast2, i64 %memory_read

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc31.loopexit:31 %trunc_ln5 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_153, i32 6, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:13 %store_ln275 = store i24 %select_ln275_1, i24 %m0

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:15 %store_ln277 = store i32 %select_ln277, i32 %k

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc31.loopexit:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="58">
<![CDATA[
for.inc31.loopexit:32 %sext_ln279 = sext i58 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc31.loopexit:33 %gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln279

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="71" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="160" st_id="5" stage="70" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="161" st_id="6" stage="69" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="162" st_id="7" stage="68" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="163" st_id="8" stage="67" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="164" st_id="9" stage="66" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="65" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="166" st_id="11" stage="64" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="167" st_id="12" stage="63" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="168" st_id="13" stage="62" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="169" st_id="14" stage="61" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="170" st_id="15" stage="60" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="171" st_id="16" stage="59" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="172" st_id="17" stage="58" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="173" st_id="18" stage="57" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="174" st_id="19" stage="56" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="175" st_id="20" stage="55" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="176" st_id="21" stage="54" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="177" st_id="22" stage="53" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="52" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="179" st_id="24" stage="51" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="50" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="181" st_id="26" stage="49" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="182" st_id="27" stage="48" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="183" st_id="28" stage="47" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="184" st_id="29" stage="46" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="185" st_id="30" stage="45" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="186" st_id="31" stage="44" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="187" st_id="32" stage="43" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="188" st_id="33" stage="42" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="189" st_id="34" stage="41" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="190" st_id="35" stage="40" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="191" st_id="36" stage="39" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="192" st_id="37" stage="38" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="193" st_id="38" stage="37" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="194" st_id="39" stage="36" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="195" st_id="40" stage="35" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="196" st_id="41" stage="34" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="197" st_id="42" stage="33" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="198" st_id="43" stage="32" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="199" st_id="44" stage="31" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="200" st_id="45" stage="30" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="201" st_id="46" stage="29" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="202" st_id="47" stage="28" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="203" st_id="48" stage="27" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="204" st_id="49" stage="26" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="205" st_id="50" stage="25" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="206" st_id="51" stage="24" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="207" st_id="52" stage="23" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="208" st_id="53" stage="22" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="209" st_id="54" stage="21" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="210" st_id="55" stage="20" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="211" st_id="56" stage="19" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="212" st_id="57" stage="18" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="213" st_id="58" stage="17" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="214" st_id="59" stage="16" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="215" st_id="60" stage="15" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="216" st_id="61" stage="14" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="217" st_id="62" stage="13" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="218" st_id="63" stage="12" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="219" st_id="64" stage="11" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="220" st_id="65" stage="10" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="221" st_id="66" stage="9" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="222" st_id="67" stage="8" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="223" st_id="68" stage="7" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="224" st_id="69" stage="6" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="225" st_id="70" stage="5" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="226" st_id="71" stage="4" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="227" st_id="72" stage="3" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="228" st_id="73" stage="2" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="229" st_id="74" stage="1" lat="71">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64">
<![CDATA[
new.body.ReadB_BufferB_M1:0 %empty_149 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i64 32

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="230" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_iter_0_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
new.body.ReadB_BufferB_M1:1 %br_ln279 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln279"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="231" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
for.inc.split:1 %gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="234" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
for.end33.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="232" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln280 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln280"/></StgValue>
</operation>

<operation id="233" st_id="76" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc.split:2 %write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %bMemory, i512 %gmem1_addr_read

]]></Node>
<StgValue><ssdm name="write_ln406"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
