Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Dec  2 18:58:17 2020
| Host             : MSI running 64-bit major release  (build 9200)
| Command          : report_power -file PipelineCPUTest_power_routed.rpt -pb PipelineCPUTest_power_summary_routed.pb -rpx PipelineCPUTest_power_routed.rpx
| Design           : PipelineCPUTest
| Device           : xc7a200tfbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.265        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.126        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 2.5          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        6 |       --- |             --- |
| Slice Logic              |     0.005 |     2567 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1606 |    133800 |            1.20 |
|   LUT as Distributed RAM |    <0.001 |       80 |     46200 |            0.17 |
|   Register               |    <0.001 |      523 |    267600 |            0.20 |
|   CARRY4                 |    <0.001 |       30 |     33450 |            0.09 |
|   F7/F8 Muxes            |    <0.001 |       25 |    133800 |            0.02 |
|   Others                 |     0.000 |       34 |       --- |             --- |
| Signals                  |     0.005 |     2196 |       --- |             --- |
| PLL                      |     0.107 |        1 |        10 |           10.00 |
| I/O                      |     0.006 |       12 |       285 |            4.21 |
| Static Power             |     0.139 |          |           |                 |
| Total                    |     0.265 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.054 |       0.023 |      0.031 |
| Vccaux    |       1.800 |     0.085 |       0.055 |      0.031 |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+--------------------------------+-----------------+
| Clock            | Domain                         | Constraint (ns) |
+------------------+--------------------------------+-----------------+
| clk              | clk                            |            10.0 |
| clk_out1_DCM_PLL | DCM_INST/inst/clk_out1_DCM_PLL |            40.0 |
| clk_out2_DCM_PLL | DCM_INST/inst/clk_out2_DCM_PLL |             4.0 |
| clkfbout_DCM_PLL | DCM_INST/inst/clkfbout_DCM_PLL |            10.0 |
+------------------+--------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| PipelineCPUTest                        |     0.126 |
|   CPUInst                              |     0.009 |
|     DataRAM_inst                       |    <0.001 |
|       U0                               |    <0.001 |
|         synth_options.dist_mem_inst    |    <0.001 |
|           gen_sp_ram.spram_inst        |    <0.001 |
|             ram_reg_0_63_0_0           |    <0.001 |
|             ram_reg_0_63_10_10         |    <0.001 |
|             ram_reg_0_63_11_11         |    <0.001 |
|             ram_reg_0_63_12_12         |    <0.001 |
|             ram_reg_0_63_13_13         |    <0.001 |
|             ram_reg_0_63_14_14         |    <0.001 |
|             ram_reg_0_63_15_15         |    <0.001 |
|             ram_reg_0_63_16_16         |    <0.001 |
|             ram_reg_0_63_17_17         |    <0.001 |
|             ram_reg_0_63_18_18         |    <0.001 |
|             ram_reg_0_63_19_19         |    <0.001 |
|             ram_reg_0_63_1_1           |    <0.001 |
|             ram_reg_0_63_20_20         |    <0.001 |
|             ram_reg_0_63_21_21         |    <0.001 |
|             ram_reg_0_63_22_22         |    <0.001 |
|             ram_reg_0_63_23_23         |    <0.001 |
|             ram_reg_0_63_24_24         |    <0.001 |
|             ram_reg_0_63_25_25         |    <0.001 |
|             ram_reg_0_63_26_26         |    <0.001 |
|             ram_reg_0_63_27_27         |    <0.001 |
|             ram_reg_0_63_28_28         |    <0.001 |
|             ram_reg_0_63_29_29         |    <0.001 |
|             ram_reg_0_63_2_2           |    <0.001 |
|             ram_reg_0_63_30_30         |    <0.001 |
|             ram_reg_0_63_31_31         |    <0.001 |
|             ram_reg_0_63_3_3           |    <0.001 |
|             ram_reg_0_63_4_4           |    <0.001 |
|             ram_reg_0_63_5_5           |    <0.001 |
|             ram_reg_0_63_6_6           |    <0.001 |
|             ram_reg_0_63_7_7           |    <0.001 |
|             ram_reg_0_63_8_8           |    <0.001 |
|             ram_reg_0_63_9_9           |    <0.001 |
|     EX_MEM_inst                        |     0.001 |
|     EX_inst                            |     0.002 |
|       ALU_inst                         |     0.002 |
|     ID_EX_inst                         |     0.001 |
|     ID_inst                            |    <0.001 |
|       Branch_inst                      |    <0.001 |
|     IF_ID_inst                         |     0.001 |
|     IF_inst                            |    <0.001 |
|       PC_inst                          |    <0.001 |
|     MEM_WB_inst                        |     0.002 |
|   DCM_INST                             |     0.107 |
|     inst                               |     0.107 |
|   RAW_inst/RBW1/regs_reg_r1_0_31_0_5   |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r1_0_31_12_17 |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r1_0_31_18_23 |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r1_0_31_24_29 |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r1_0_31_30_31 |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r1_0_31_6_11  |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r2_0_31_0_5   |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r2_0_31_12_17 |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r2_0_31_18_23 |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r2_0_31_24_29 |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r2_0_31_30_31 |    <0.001 |
|   RAW_inst/RBW1/regs_reg_r2_0_31_6_11  |    <0.001 |
|   TMDS_inst                            |     0.004 |
|     encode_blue                        |    <0.001 |
|       numbercnt_d_inst                 |    <0.001 |
|     encode_green                       |    <0.001 |
|       numbercnt_d_inst                 |    <0.001 |
|       numbercnt_q_inst                 |    <0.001 |
|     encode_red                         |    <0.001 |
|       numbercnt_d_inst                 |    <0.001 |
|       numbercnt_q_inst                 |    <0.001 |
|   VgaData                              |    <0.001 |
|     char_tab                           |    <0.001 |
|       U0                               |    <0.001 |
|         synth_options.dist_mem_inst    |    <0.001 |
|           gen_rom.rom_inst             |    <0.001 |
|   step_pulse_inst                      |    <0.001 |
|     debounce                           |    <0.001 |
|       counter                          |    <0.001 |
|       div_inst                         |    <0.001 |
|       state                            |    <0.001 |
|     one_pulse_inst                     |    <0.001 |
|       last_value_storage               |    <0.001 |
|     sync                               |    <0.001 |
|       ff1                              |    <0.001 |
|       ff2                              |    <0.001 |
|   sync_inst                            |    <0.001 |
+----------------------------------------+-----------+


