
raydio103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b20  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b84  08007c30  08007c30  00017c30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080087b4  080087b4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  080087b4  080087b4  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080087b4  080087b4  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080087b4  080087b4  000187b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080087b8  080087b8  000187b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080087bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000198c  200001e8  080089a4  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b74  080089a4  00021b74  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e9f  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003510  00000000  00000000  000350b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001068  00000000  00000000  000385c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fd8  00000000  00000000  00039628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ac99  00000000  00000000  0003a600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000177a2  00000000  00000000  00055299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000920d0  00000000  00000000  0006ca3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c0  00000000  00000000  000feb0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d54  00000000  00000000  000febcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000fbb0  00000000  00000000  00102920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08007c18 	.word	0x08007c18

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08007c18 	.word	0x08007c18

08000150 <arm_bitreversal_32>:
 8000150:	1c4b      	adds	r3, r1, #1
 8000152:	2b01      	cmp	r3, #1
 8000154:	bf98      	it	ls
 8000156:	4770      	bxls	lr
 8000158:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800015c:	1c91      	adds	r1, r2, #2
 800015e:	089b      	lsrs	r3, r3, #2

08000160 <arm_bitreversal_32_0>:
 8000160:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000164:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000168:	880a      	ldrh	r2, [r1, #0]
 800016a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800016e:	4480      	add	r8, r0
 8000170:	4481      	add	r9, r0
 8000172:	4402      	add	r2, r0
 8000174:	4484      	add	ip, r0
 8000176:	f8d9 7000 	ldr.w	r7, [r9]
 800017a:	f8d8 6000 	ldr.w	r6, [r8]
 800017e:	6815      	ldr	r5, [r2, #0]
 8000180:	f8dc 4000 	ldr.w	r4, [ip]
 8000184:	f8c9 6000 	str.w	r6, [r9]
 8000188:	f8c8 7000 	str.w	r7, [r8]
 800018c:	f8cc 5000 	str.w	r5, [ip]
 8000190:	6014      	str	r4, [r2, #0]
 8000192:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000196:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800019a:	6855      	ldr	r5, [r2, #4]
 800019c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 80001a0:	f8c9 6004 	str.w	r6, [r9, #4]
 80001a4:	f8c8 7004 	str.w	r7, [r8, #4]
 80001a8:	f8cc 5004 	str.w	r5, [ip, #4]
 80001ac:	6054      	str	r4, [r2, #4]
 80001ae:	3108      	adds	r1, #8
 80001b0:	3b01      	subs	r3, #1
 80001b2:	d1d5      	bne.n	8000160 <arm_bitreversal_32_0>
 80001b4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80001b8:	4770      	bx	lr

080001ba <arm_bitreversal_16>:
 80001ba:	1c4b      	adds	r3, r1, #1
 80001bc:	2b01      	cmp	r3, #1
 80001be:	bf98      	it	ls
 80001c0:	4770      	bxls	lr
 80001c2:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001c6:	1c91      	adds	r1, r2, #2
 80001c8:	089b      	lsrs	r3, r3, #2

080001ca <arm_bitreversal_16_0>:
 80001ca:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001ce:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001d2:	880a      	ldrh	r2, [r1, #0]
 80001d4:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001d8:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 80001dc:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 80001e0:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 80001e4:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 80001e8:	f8d9 7000 	ldr.w	r7, [r9]
 80001ec:	f8d8 6000 	ldr.w	r6, [r8]
 80001f0:	6815      	ldr	r5, [r2, #0]
 80001f2:	f8dc 4000 	ldr.w	r4, [ip]
 80001f6:	f8c9 6000 	str.w	r6, [r9]
 80001fa:	f8c8 7000 	str.w	r7, [r8]
 80001fe:	f8cc 5000 	str.w	r5, [ip]
 8000202:	6014      	str	r4, [r2, #0]
 8000204:	3108      	adds	r1, #8
 8000206:	3b01      	subs	r3, #1
 8000208:	d1df      	bne.n	80001ca <arm_bitreversal_16_0>
 800020a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800020e:	4770      	bx	lr

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	; 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpun>:
 8000acc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad4:	d102      	bne.n	8000adc <__aeabi_dcmpun+0x10>
 8000ad6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ada:	d10a      	bne.n	8000af2 <__aeabi_dcmpun+0x26>
 8000adc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x20>
 8000ae6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aea:	d102      	bne.n	8000af2 <__aeabi_dcmpun+0x26>
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	f04f 0001 	mov.w	r0, #1
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_d2iz>:
 8000af8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b00:	d215      	bcs.n	8000b2e <__aeabi_d2iz+0x36>
 8000b02:	d511      	bpl.n	8000b28 <__aeabi_d2iz+0x30>
 8000b04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d912      	bls.n	8000b34 <__aeabi_d2iz+0x3c>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b22:	bf18      	it	ne
 8000b24:	4240      	negne	r0, r0
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d105      	bne.n	8000b40 <__aeabi_d2iz+0x48>
 8000b34:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	bf08      	it	eq
 8000b3a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop

08000b48 <__aeabi_d2f>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b50:	bf24      	itt	cs
 8000b52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b5a:	d90d      	bls.n	8000b78 <__aeabi_d2f+0x30>
 8000b5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b7c:	d121      	bne.n	8000bc2 <__aeabi_d2f+0x7a>
 8000b7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b82:	bfbc      	itt	lt
 8000b84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b88:	4770      	bxlt	lr
 8000b8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b92:	f1c2 0218 	rsb	r2, r2, #24
 8000b96:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	f040 0001 	orrne.w	r0, r0, #1
 8000ba8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb4:	ea40 000c 	orr.w	r0, r0, ip
 8000bb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc0:	e7cc      	b.n	8000b5c <__aeabi_d2f+0x14>
 8000bc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc6:	d107      	bne.n	8000bd8 <__aeabi_d2f+0x90>
 8000bc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bcc:	bf1e      	ittt	ne
 8000bce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bd6:	4770      	bxne	lr
 8000bd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_frsub>:
 8000be8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bec:	e002      	b.n	8000bf4 <__addsf3>
 8000bee:	bf00      	nop

08000bf0 <__aeabi_fsub>:
 8000bf0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bf4 <__addsf3>:
 8000bf4:	0042      	lsls	r2, r0, #1
 8000bf6:	bf1f      	itttt	ne
 8000bf8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bfc:	ea92 0f03 	teqne	r2, r3
 8000c00:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c04:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c08:	d06a      	beq.n	8000ce0 <__addsf3+0xec>
 8000c0a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c0e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c12:	bfc1      	itttt	gt
 8000c14:	18d2      	addgt	r2, r2, r3
 8000c16:	4041      	eorgt	r1, r0
 8000c18:	4048      	eorgt	r0, r1
 8000c1a:	4041      	eorgt	r1, r0
 8000c1c:	bfb8      	it	lt
 8000c1e:	425b      	neglt	r3, r3
 8000c20:	2b19      	cmp	r3, #25
 8000c22:	bf88      	it	hi
 8000c24:	4770      	bxhi	lr
 8000c26:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c2a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c2e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c32:	bf18      	it	ne
 8000c34:	4240      	negne	r0, r0
 8000c36:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c3a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c3e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c42:	bf18      	it	ne
 8000c44:	4249      	negne	r1, r1
 8000c46:	ea92 0f03 	teq	r2, r3
 8000c4a:	d03f      	beq.n	8000ccc <__addsf3+0xd8>
 8000c4c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c50:	fa41 fc03 	asr.w	ip, r1, r3
 8000c54:	eb10 000c 	adds.w	r0, r0, ip
 8000c58:	f1c3 0320 	rsb	r3, r3, #32
 8000c5c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c60:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c64:	d502      	bpl.n	8000c6c <__addsf3+0x78>
 8000c66:	4249      	negs	r1, r1
 8000c68:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c6c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c70:	d313      	bcc.n	8000c9a <__addsf3+0xa6>
 8000c72:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c76:	d306      	bcc.n	8000c86 <__addsf3+0x92>
 8000c78:	0840      	lsrs	r0, r0, #1
 8000c7a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c7e:	f102 0201 	add.w	r2, r2, #1
 8000c82:	2afe      	cmp	r2, #254	; 0xfe
 8000c84:	d251      	bcs.n	8000d2a <__addsf3+0x136>
 8000c86:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c8e:	bf08      	it	eq
 8000c90:	f020 0001 	biceq.w	r0, r0, #1
 8000c94:	ea40 0003 	orr.w	r0, r0, r3
 8000c98:	4770      	bx	lr
 8000c9a:	0049      	lsls	r1, r1, #1
 8000c9c:	eb40 0000 	adc.w	r0, r0, r0
 8000ca0:	3a01      	subs	r2, #1
 8000ca2:	bf28      	it	cs
 8000ca4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000ca8:	d2ed      	bcs.n	8000c86 <__addsf3+0x92>
 8000caa:	fab0 fc80 	clz	ip, r0
 8000cae:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cb2:	ebb2 020c 	subs.w	r2, r2, ip
 8000cb6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cba:	bfaa      	itet	ge
 8000cbc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc0:	4252      	neglt	r2, r2
 8000cc2:	4318      	orrge	r0, r3
 8000cc4:	bfbc      	itt	lt
 8000cc6:	40d0      	lsrlt	r0, r2
 8000cc8:	4318      	orrlt	r0, r3
 8000cca:	4770      	bx	lr
 8000ccc:	f092 0f00 	teq	r2, #0
 8000cd0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cd4:	bf06      	itte	eq
 8000cd6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cda:	3201      	addeq	r2, #1
 8000cdc:	3b01      	subne	r3, #1
 8000cde:	e7b5      	b.n	8000c4c <__addsf3+0x58>
 8000ce0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ce4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ce8:	bf18      	it	ne
 8000cea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cee:	d021      	beq.n	8000d34 <__addsf3+0x140>
 8000cf0:	ea92 0f03 	teq	r2, r3
 8000cf4:	d004      	beq.n	8000d00 <__addsf3+0x10c>
 8000cf6:	f092 0f00 	teq	r2, #0
 8000cfa:	bf08      	it	eq
 8000cfc:	4608      	moveq	r0, r1
 8000cfe:	4770      	bx	lr
 8000d00:	ea90 0f01 	teq	r0, r1
 8000d04:	bf1c      	itt	ne
 8000d06:	2000      	movne	r0, #0
 8000d08:	4770      	bxne	lr
 8000d0a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d0e:	d104      	bne.n	8000d1a <__addsf3+0x126>
 8000d10:	0040      	lsls	r0, r0, #1
 8000d12:	bf28      	it	cs
 8000d14:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d18:	4770      	bx	lr
 8000d1a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d1e:	bf3c      	itt	cc
 8000d20:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d24:	4770      	bxcc	lr
 8000d26:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d2a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d32:	4770      	bx	lr
 8000d34:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d38:	bf16      	itet	ne
 8000d3a:	4608      	movne	r0, r1
 8000d3c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d40:	4601      	movne	r1, r0
 8000d42:	0242      	lsls	r2, r0, #9
 8000d44:	bf06      	itte	eq
 8000d46:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d4a:	ea90 0f01 	teqeq	r0, r1
 8000d4e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d52:	4770      	bx	lr

08000d54 <__aeabi_ui2f>:
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	e004      	b.n	8000d64 <__aeabi_i2f+0x8>
 8000d5a:	bf00      	nop

08000d5c <__aeabi_i2f>:
 8000d5c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d60:	bf48      	it	mi
 8000d62:	4240      	negmi	r0, r0
 8000d64:	ea5f 0c00 	movs.w	ip, r0
 8000d68:	bf08      	it	eq
 8000d6a:	4770      	bxeq	lr
 8000d6c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d70:	4601      	mov	r1, r0
 8000d72:	f04f 0000 	mov.w	r0, #0
 8000d76:	e01c      	b.n	8000db2 <__aeabi_l2f+0x2a>

08000d78 <__aeabi_ul2f>:
 8000d78:	ea50 0201 	orrs.w	r2, r0, r1
 8000d7c:	bf08      	it	eq
 8000d7e:	4770      	bxeq	lr
 8000d80:	f04f 0300 	mov.w	r3, #0
 8000d84:	e00a      	b.n	8000d9c <__aeabi_l2f+0x14>
 8000d86:	bf00      	nop

08000d88 <__aeabi_l2f>:
 8000d88:	ea50 0201 	orrs.w	r2, r0, r1
 8000d8c:	bf08      	it	eq
 8000d8e:	4770      	bxeq	lr
 8000d90:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d94:	d502      	bpl.n	8000d9c <__aeabi_l2f+0x14>
 8000d96:	4240      	negs	r0, r0
 8000d98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d9c:	ea5f 0c01 	movs.w	ip, r1
 8000da0:	bf02      	ittt	eq
 8000da2:	4684      	moveq	ip, r0
 8000da4:	4601      	moveq	r1, r0
 8000da6:	2000      	moveq	r0, #0
 8000da8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000dac:	bf08      	it	eq
 8000dae:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000db2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000db6:	fabc f28c 	clz	r2, ip
 8000dba:	3a08      	subs	r2, #8
 8000dbc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc0:	db10      	blt.n	8000de4 <__aeabi_l2f+0x5c>
 8000dc2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dcc:	f1c2 0220 	rsb	r2, r2, #32
 8000dd0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000dd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000dd8:	eb43 0002 	adc.w	r0, r3, r2
 8000ddc:	bf08      	it	eq
 8000dde:	f020 0001 	biceq.w	r0, r0, #1
 8000de2:	4770      	bx	lr
 8000de4:	f102 0220 	add.w	r2, r2, #32
 8000de8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dec:	f1c2 0220 	rsb	r2, r2, #32
 8000df0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000df4:	fa21 f202 	lsr.w	r2, r1, r2
 8000df8:	eb43 0002 	adc.w	r0, r3, r2
 8000dfc:	bf08      	it	eq
 8000dfe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e02:	4770      	bx	lr

08000e04 <__aeabi_fmul>:
 8000e04:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e08:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e0c:	bf1e      	ittt	ne
 8000e0e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e12:	ea92 0f0c 	teqne	r2, ip
 8000e16:	ea93 0f0c 	teqne	r3, ip
 8000e1a:	d06f      	beq.n	8000efc <__aeabi_fmul+0xf8>
 8000e1c:	441a      	add	r2, r3
 8000e1e:	ea80 0c01 	eor.w	ip, r0, r1
 8000e22:	0240      	lsls	r0, r0, #9
 8000e24:	bf18      	it	ne
 8000e26:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e2a:	d01e      	beq.n	8000e6a <__aeabi_fmul+0x66>
 8000e2c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e30:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e34:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e38:	fba0 3101 	umull	r3, r1, r0, r1
 8000e3c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e40:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e44:	bf3e      	ittt	cc
 8000e46:	0049      	lslcc	r1, r1, #1
 8000e48:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e4c:	005b      	lslcc	r3, r3, #1
 8000e4e:	ea40 0001 	orr.w	r0, r0, r1
 8000e52:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e56:	2afd      	cmp	r2, #253	; 0xfd
 8000e58:	d81d      	bhi.n	8000e96 <__aeabi_fmul+0x92>
 8000e5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e62:	bf08      	it	eq
 8000e64:	f020 0001 	biceq.w	r0, r0, #1
 8000e68:	4770      	bx	lr
 8000e6a:	f090 0f00 	teq	r0, #0
 8000e6e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e72:	bf08      	it	eq
 8000e74:	0249      	lsleq	r1, r1, #9
 8000e76:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e7a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e7e:	3a7f      	subs	r2, #127	; 0x7f
 8000e80:	bfc2      	ittt	gt
 8000e82:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e86:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e8a:	4770      	bxgt	lr
 8000e8c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e90:	f04f 0300 	mov.w	r3, #0
 8000e94:	3a01      	subs	r2, #1
 8000e96:	dc5d      	bgt.n	8000f54 <__aeabi_fmul+0x150>
 8000e98:	f112 0f19 	cmn.w	r2, #25
 8000e9c:	bfdc      	itt	le
 8000e9e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ea2:	4770      	bxle	lr
 8000ea4:	f1c2 0200 	rsb	r2, r2, #0
 8000ea8:	0041      	lsls	r1, r0, #1
 8000eaa:	fa21 f102 	lsr.w	r1, r1, r2
 8000eae:	f1c2 0220 	rsb	r2, r2, #32
 8000eb2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eba:	f140 0000 	adc.w	r0, r0, #0
 8000ebe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ec2:	bf08      	it	eq
 8000ec4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec8:	4770      	bx	lr
 8000eca:	f092 0f00 	teq	r2, #0
 8000ece:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ed2:	bf02      	ittt	eq
 8000ed4:	0040      	lsleq	r0, r0, #1
 8000ed6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eda:	3a01      	subeq	r2, #1
 8000edc:	d0f9      	beq.n	8000ed2 <__aeabi_fmul+0xce>
 8000ede:	ea40 000c 	orr.w	r0, r0, ip
 8000ee2:	f093 0f00 	teq	r3, #0
 8000ee6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eea:	bf02      	ittt	eq
 8000eec:	0049      	lsleq	r1, r1, #1
 8000eee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ef2:	3b01      	subeq	r3, #1
 8000ef4:	d0f9      	beq.n	8000eea <__aeabi_fmul+0xe6>
 8000ef6:	ea41 010c 	orr.w	r1, r1, ip
 8000efa:	e78f      	b.n	8000e1c <__aeabi_fmul+0x18>
 8000efc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f00:	ea92 0f0c 	teq	r2, ip
 8000f04:	bf18      	it	ne
 8000f06:	ea93 0f0c 	teqne	r3, ip
 8000f0a:	d00a      	beq.n	8000f22 <__aeabi_fmul+0x11e>
 8000f0c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f10:	bf18      	it	ne
 8000f12:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f16:	d1d8      	bne.n	8000eca <__aeabi_fmul+0xc6>
 8000f18:	ea80 0001 	eor.w	r0, r0, r1
 8000f1c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f20:	4770      	bx	lr
 8000f22:	f090 0f00 	teq	r0, #0
 8000f26:	bf17      	itett	ne
 8000f28:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f2c:	4608      	moveq	r0, r1
 8000f2e:	f091 0f00 	teqne	r1, #0
 8000f32:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f36:	d014      	beq.n	8000f62 <__aeabi_fmul+0x15e>
 8000f38:	ea92 0f0c 	teq	r2, ip
 8000f3c:	d101      	bne.n	8000f42 <__aeabi_fmul+0x13e>
 8000f3e:	0242      	lsls	r2, r0, #9
 8000f40:	d10f      	bne.n	8000f62 <__aeabi_fmul+0x15e>
 8000f42:	ea93 0f0c 	teq	r3, ip
 8000f46:	d103      	bne.n	8000f50 <__aeabi_fmul+0x14c>
 8000f48:	024b      	lsls	r3, r1, #9
 8000f4a:	bf18      	it	ne
 8000f4c:	4608      	movne	r0, r1
 8000f4e:	d108      	bne.n	8000f62 <__aeabi_fmul+0x15e>
 8000f50:	ea80 0001 	eor.w	r0, r0, r1
 8000f54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f60:	4770      	bx	lr
 8000f62:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f66:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f6a:	4770      	bx	lr

08000f6c <__aeabi_fdiv>:
 8000f6c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f70:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f74:	bf1e      	ittt	ne
 8000f76:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f7a:	ea92 0f0c 	teqne	r2, ip
 8000f7e:	ea93 0f0c 	teqne	r3, ip
 8000f82:	d069      	beq.n	8001058 <__aeabi_fdiv+0xec>
 8000f84:	eba2 0203 	sub.w	r2, r2, r3
 8000f88:	ea80 0c01 	eor.w	ip, r0, r1
 8000f8c:	0249      	lsls	r1, r1, #9
 8000f8e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f92:	d037      	beq.n	8001004 <__aeabi_fdiv+0x98>
 8000f94:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f98:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f9c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fa0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fa4:	428b      	cmp	r3, r1
 8000fa6:	bf38      	it	cc
 8000fa8:	005b      	lslcc	r3, r3, #1
 8000faa:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fae:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fb2:	428b      	cmp	r3, r1
 8000fb4:	bf24      	itt	cs
 8000fb6:	1a5b      	subcs	r3, r3, r1
 8000fb8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fbc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fc0:	bf24      	itt	cs
 8000fc2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000fc6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fca:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fce:	bf24      	itt	cs
 8000fd0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fd4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fd8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fdc:	bf24      	itt	cs
 8000fde:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fe2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fe6:	011b      	lsls	r3, r3, #4
 8000fe8:	bf18      	it	ne
 8000fea:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fee:	d1e0      	bne.n	8000fb2 <__aeabi_fdiv+0x46>
 8000ff0:	2afd      	cmp	r2, #253	; 0xfd
 8000ff2:	f63f af50 	bhi.w	8000e96 <__aeabi_fmul+0x92>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ffc:	bf08      	it	eq
 8000ffe:	f020 0001 	biceq.w	r0, r0, #1
 8001002:	4770      	bx	lr
 8001004:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001008:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800100c:	327f      	adds	r2, #127	; 0x7f
 800100e:	bfc2      	ittt	gt
 8001010:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001014:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001018:	4770      	bxgt	lr
 800101a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800101e:	f04f 0300 	mov.w	r3, #0
 8001022:	3a01      	subs	r2, #1
 8001024:	e737      	b.n	8000e96 <__aeabi_fmul+0x92>
 8001026:	f092 0f00 	teq	r2, #0
 800102a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800102e:	bf02      	ittt	eq
 8001030:	0040      	lsleq	r0, r0, #1
 8001032:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001036:	3a01      	subeq	r2, #1
 8001038:	d0f9      	beq.n	800102e <__aeabi_fdiv+0xc2>
 800103a:	ea40 000c 	orr.w	r0, r0, ip
 800103e:	f093 0f00 	teq	r3, #0
 8001042:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001046:	bf02      	ittt	eq
 8001048:	0049      	lsleq	r1, r1, #1
 800104a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800104e:	3b01      	subeq	r3, #1
 8001050:	d0f9      	beq.n	8001046 <__aeabi_fdiv+0xda>
 8001052:	ea41 010c 	orr.w	r1, r1, ip
 8001056:	e795      	b.n	8000f84 <__aeabi_fdiv+0x18>
 8001058:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800105c:	ea92 0f0c 	teq	r2, ip
 8001060:	d108      	bne.n	8001074 <__aeabi_fdiv+0x108>
 8001062:	0242      	lsls	r2, r0, #9
 8001064:	f47f af7d 	bne.w	8000f62 <__aeabi_fmul+0x15e>
 8001068:	ea93 0f0c 	teq	r3, ip
 800106c:	f47f af70 	bne.w	8000f50 <__aeabi_fmul+0x14c>
 8001070:	4608      	mov	r0, r1
 8001072:	e776      	b.n	8000f62 <__aeabi_fmul+0x15e>
 8001074:	ea93 0f0c 	teq	r3, ip
 8001078:	d104      	bne.n	8001084 <__aeabi_fdiv+0x118>
 800107a:	024b      	lsls	r3, r1, #9
 800107c:	f43f af4c 	beq.w	8000f18 <__aeabi_fmul+0x114>
 8001080:	4608      	mov	r0, r1
 8001082:	e76e      	b.n	8000f62 <__aeabi_fmul+0x15e>
 8001084:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001088:	bf18      	it	ne
 800108a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800108e:	d1ca      	bne.n	8001026 <__aeabi_fdiv+0xba>
 8001090:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001094:	f47f af5c 	bne.w	8000f50 <__aeabi_fmul+0x14c>
 8001098:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800109c:	f47f af3c 	bne.w	8000f18 <__aeabi_fmul+0x114>
 80010a0:	e75f      	b.n	8000f62 <__aeabi_fmul+0x15e>
 80010a2:	bf00      	nop

080010a4 <__aeabi_f2iz>:
 80010a4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010a8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010ac:	d30f      	bcc.n	80010ce <__aeabi_f2iz+0x2a>
 80010ae:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010b2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010b6:	d90d      	bls.n	80010d4 <__aeabi_f2iz+0x30>
 80010b8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010c0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010c4:	fa23 f002 	lsr.w	r0, r3, r2
 80010c8:	bf18      	it	ne
 80010ca:	4240      	negne	r0, r0
 80010cc:	4770      	bx	lr
 80010ce:	f04f 0000 	mov.w	r0, #0
 80010d2:	4770      	bx	lr
 80010d4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010d8:	d101      	bne.n	80010de <__aeabi_f2iz+0x3a>
 80010da:	0242      	lsls	r2, r0, #9
 80010dc:	d105      	bne.n	80010ea <__aeabi_f2iz+0x46>
 80010de:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010e2:	bf08      	it	eq
 80010e4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr

080010f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010f4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f6:	2400      	movs	r4, #0
 80010f8:	9404      	str	r4, [sp, #16]
 80010fa:	9405      	str	r4, [sp, #20]
 80010fc:	9406      	str	r4, [sp, #24]
 80010fe:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001100:	4b2f      	ldr	r3, [pc, #188]	; (80011c0 <MX_GPIO_Init+0xd0>)
 8001102:	699a      	ldr	r2, [r3, #24]
 8001104:	f042 0210 	orr.w	r2, r2, #16
 8001108:	619a      	str	r2, [r3, #24]
 800110a:	699a      	ldr	r2, [r3, #24]
 800110c:	f002 0210 	and.w	r2, r2, #16
 8001110:	9200      	str	r2, [sp, #0]
 8001112:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001114:	699a      	ldr	r2, [r3, #24]
 8001116:	f042 0220 	orr.w	r2, r2, #32
 800111a:	619a      	str	r2, [r3, #24]
 800111c:	699a      	ldr	r2, [r3, #24]
 800111e:	f002 0220 	and.w	r2, r2, #32
 8001122:	9201      	str	r2, [sp, #4]
 8001124:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001126:	699a      	ldr	r2, [r3, #24]
 8001128:	f042 0204 	orr.w	r2, r2, #4
 800112c:	619a      	str	r2, [r3, #24]
 800112e:	699a      	ldr	r2, [r3, #24]
 8001130:	f002 0204 	and.w	r2, r2, #4
 8001134:	9202      	str	r2, [sp, #8]
 8001136:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001138:	699a      	ldr	r2, [r3, #24]
 800113a:	f042 0208 	orr.w	r2, r2, #8
 800113e:	619a      	str	r2, [r3, #24]
 8001140:	699b      	ldr	r3, [r3, #24]
 8001142:	f003 0308 	and.w	r3, r3, #8
 8001146:	9303      	str	r3, [sp, #12]
 8001148:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED_GPIO_Port, PIN_LED_Pin, GPIO_PIN_RESET);
 800114a:	4e1e      	ldr	r6, [pc, #120]	; (80011c4 <MX_GPIO_Init+0xd4>)
 800114c:	4622      	mov	r2, r4
 800114e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001152:	4630      	mov	r0, r6
 8001154:	f001 f940 	bl	80023d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LCD_CS_GPIO_Port, PIN_LCD_CS_Pin, GPIO_PIN_RESET);
 8001158:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80011c8 <MX_GPIO_Init+0xd8>
 800115c:	4622      	mov	r2, r4
 800115e:	2140      	movs	r1, #64	; 0x40
 8001160:	4640      	mov	r0, r8
 8001162:	f001 f939 	bl	80023d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001166:	4d19      	ldr	r5, [pc, #100]	; (80011cc <MX_GPIO_Init+0xdc>)
 8001168:	4622      	mov	r2, r4
 800116a:	2138      	movs	r1, #56	; 0x38
 800116c:	4628      	mov	r0, r5
 800116e:	f001 f933 	bl	80023d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PIN_LED_Pin */
  GPIO_InitStruct.Pin = PIN_LED_Pin;
 8001172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001176:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001178:	2311      	movs	r3, #17
 800117a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800117e:	f04f 0903 	mov.w	r9, #3
 8001182:	f8cd 901c 	str.w	r9, [sp, #28]
  HAL_GPIO_Init(PIN_LED_GPIO_Port, &GPIO_InitStruct);
 8001186:	a904      	add	r1, sp, #16
 8001188:	4630      	mov	r0, r6
 800118a:	f001 f813 	bl	80021b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LCD_CS_Pin */
  GPIO_InitStruct.Pin = PIN_LCD_CS_Pin;
 800118e:	2340      	movs	r3, #64	; 0x40
 8001190:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001192:	2701      	movs	r7, #1
 8001194:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001196:	2602      	movs	r6, #2
 8001198:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119a:	f8cd 901c 	str.w	r9, [sp, #28]
  HAL_GPIO_Init(PIN_LCD_CS_GPIO_Port, &GPIO_InitStruct);
 800119e:	a904      	add	r1, sp, #16
 80011a0:	4640      	mov	r0, r8
 80011a2:	f001 f807 	bl	80021b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80011a6:	2338      	movs	r3, #56	; 0x38
 80011a8:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011aa:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ac:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011b0:	a904      	add	r1, sp, #16
 80011b2:	4628      	mov	r0, r5
 80011b4:	f000 fffe 	bl	80021b4 <HAL_GPIO_Init>

}
 80011b8:	b009      	add	sp, #36	; 0x24
 80011ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80011be:	bf00      	nop
 80011c0:	40021000 	.word	0x40021000
 80011c4:	40011000 	.word	0x40011000
 80011c8:	40010800 	.word	0x40010800
 80011cc:	40010c00 	.word	0x40010c00

080011d0 <MX_DMA_Init>:
{
 80011d0:	b500      	push	{lr}
 80011d2:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011d4:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <MX_DMA_Init+0x40>)
 80011d6:	695a      	ldr	r2, [r3, #20]
 80011d8:	f042 0201 	orr.w	r2, r2, #1
 80011dc:	615a      	str	r2, [r3, #20]
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	9301      	str	r3, [sp, #4]
 80011e6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011e8:	2200      	movs	r2, #0
 80011ea:	4611      	mov	r1, r2
 80011ec:	200b      	movs	r0, #11
 80011ee:	f000 fe5f 	bl	8001eb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011f2:	200b      	movs	r0, #11
 80011f4:	f000 fe94 	bl	8001f20 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80011f8:	2200      	movs	r2, #0
 80011fa:	4611      	mov	r1, r2
 80011fc:	2010      	movs	r0, #16
 80011fe:	f000 fe57 	bl	8001eb0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001202:	2010      	movs	r0, #16
 8001204:	f000 fe8c 	bl	8001f20 <HAL_NVIC_EnableIRQ>
}
 8001208:	b003      	add	sp, #12
 800120a:	f85d fb04 	ldr.w	pc, [sp], #4
 800120e:	bf00      	nop
 8001210:	40021000 	.word	0x40021000

08001214 <everythingElse>:
	if (!elseDone){
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <everythingElse+0x10>)
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	b913      	cbnz	r3, 8001220 <everythingElse+0xc>
	elseDone = 1;
 800121a:	4b02      	ldr	r3, [pc, #8]	; (8001224 <everythingElse+0x10>)
 800121c:	2201      	movs	r2, #1
 800121e:	701a      	strb	r2, [r3, #0]
}
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000204 	.word	0x20000204

08001228 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001228:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800122a:	e7fe      	b.n	800122a <Error_Handler+0x2>

0800122c <MX_ADC1_Init>:
{
 800122c:	b500      	push	{lr}
 800122e:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8001230:	2300      	movs	r3, #0
 8001232:	9301      	str	r3, [sp, #4]
 8001234:	9302      	str	r3, [sp, #8]
 8001236:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 8001238:	4816      	ldr	r0, [pc, #88]	; (8001294 <MX_ADC1_Init+0x68>)
 800123a:	4a17      	ldr	r2, [pc, #92]	; (8001298 <MX_ADC1_Init+0x6c>)
 800123c:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800123e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001242:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001244:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001246:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC2;
 8001248:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800124c:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800124e:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001250:	2302      	movs	r3, #2
 8001252:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001254:	f000 fd96 	bl	8001d84 <HAL_ADC_Init>
 8001258:	b9b0      	cbnz	r0, 8001288 <MX_ADC1_Init+0x5c>
  sConfig.Channel = ADC_CHANNEL_0;
 800125a:	2300      	movs	r3, #0
 800125c:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800125e:	2301      	movs	r3, #1
 8001260:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8001262:	2306      	movs	r3, #6
 8001264:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001266:	a901      	add	r1, sp, #4
 8001268:	480a      	ldr	r0, [pc, #40]	; (8001294 <MX_ADC1_Init+0x68>)
 800126a:	f000 fbe1 	bl	8001a30 <HAL_ADC_ConfigChannel>
 800126e:	b968      	cbnz	r0, 800128c <MX_ADC1_Init+0x60>
  sConfig.Channel = ADC_CHANNEL_1;
 8001270:	2301      	movs	r3, #1
 8001272:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001274:	2302      	movs	r3, #2
 8001276:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001278:	a901      	add	r1, sp, #4
 800127a:	4806      	ldr	r0, [pc, #24]	; (8001294 <MX_ADC1_Init+0x68>)
 800127c:	f000 fbd8 	bl	8001a30 <HAL_ADC_ConfigChannel>
 8001280:	b930      	cbnz	r0, 8001290 <MX_ADC1_Init+0x64>
}
 8001282:	b005      	add	sp, #20
 8001284:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001288:	f7ff ffce 	bl	8001228 <Error_Handler>
    Error_Handler();
 800128c:	f7ff ffcc 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001290:	f7ff ffca 	bl	8001228 <Error_Handler>
 8001294:	20000208 	.word	0x20000208
 8001298:	40012400 	.word	0x40012400

0800129c <MX_TIM1_Init>:
{
 800129c:	b510      	push	{r4, lr}
 800129e:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a0:	2400      	movs	r4, #0
 80012a2:	9412      	str	r4, [sp, #72]	; 0x48
 80012a4:	9413      	str	r4, [sp, #76]	; 0x4c
 80012a6:	9414      	str	r4, [sp, #80]	; 0x50
 80012a8:	9415      	str	r4, [sp, #84]	; 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012aa:	9410      	str	r4, [sp, #64]	; 0x40
 80012ac:	9411      	str	r4, [sp, #68]	; 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012ae:	9409      	str	r4, [sp, #36]	; 0x24
 80012b0:	940a      	str	r4, [sp, #40]	; 0x28
 80012b2:	940b      	str	r4, [sp, #44]	; 0x2c
 80012b4:	940c      	str	r4, [sp, #48]	; 0x30
 80012b6:	940d      	str	r4, [sp, #52]	; 0x34
 80012b8:	940e      	str	r4, [sp, #56]	; 0x38
 80012ba:	940f      	str	r4, [sp, #60]	; 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012bc:	2220      	movs	r2, #32
 80012be:	4621      	mov	r1, r4
 80012c0:	a801      	add	r0, sp, #4
 80012c2:	f003 ff93 	bl	80051ec <memset>
  htim1.Instance = TIM1;
 80012c6:	4831      	ldr	r0, [pc, #196]	; (800138c <MX_TIM1_Init+0xf0>)
 80012c8:	4b31      	ldr	r3, [pc, #196]	; (8001390 <MX_TIM1_Init+0xf4>)
 80012ca:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 2-1;
 80012cc:	2301      	movs	r3, #1
 80012ce:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d0:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 2048-1;
 80012d2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80012d6:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012d8:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80012da:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012dc:	2380      	movs	r3, #128	; 0x80
 80012de:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80012e0:	f001 ff6e 	bl	80031c0 <HAL_TIM_Base_Init>
 80012e4:	2800      	cmp	r0, #0
 80012e6:	d142      	bne.n	800136e <MX_TIM1_Init+0xd2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ec:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80012ee:	a912      	add	r1, sp, #72	; 0x48
 80012f0:	4826      	ldr	r0, [pc, #152]	; (800138c <MX_TIM1_Init+0xf0>)
 80012f2:	f002 f863 	bl	80033bc <HAL_TIM_ConfigClockSource>
 80012f6:	2800      	cmp	r0, #0
 80012f8:	d13b      	bne.n	8001372 <MX_TIM1_Init+0xd6>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80012fa:	4824      	ldr	r0, [pc, #144]	; (800138c <MX_TIM1_Init+0xf0>)
 80012fc:	f001 ff8c 	bl	8003218 <HAL_TIM_PWM_Init>
 8001300:	2800      	cmp	r0, #0
 8001302:	d138      	bne.n	8001376 <MX_TIM1_Init+0xda>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001304:	2300      	movs	r3, #0
 8001306:	9310      	str	r3, [sp, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001308:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800130a:	a910      	add	r1, sp, #64	; 0x40
 800130c:	481f      	ldr	r0, [pc, #124]	; (800138c <MX_TIM1_Init+0xf0>)
 800130e:	f002 facd 	bl	80038ac <HAL_TIMEx_MasterConfigSynchronization>
 8001312:	2800      	cmp	r0, #0
 8001314:	d131      	bne.n	800137a <MX_TIM1_Init+0xde>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001316:	2360      	movs	r3, #96	; 0x60
 8001318:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.Pulse = 1;
 800131a:	2301      	movs	r3, #1
 800131c:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800131e:	2300      	movs	r3, #0
 8001320:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001322:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001324:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001326:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001328:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800132a:	2204      	movs	r2, #4
 800132c:	a909      	add	r1, sp, #36	; 0x24
 800132e:	4817      	ldr	r0, [pc, #92]	; (800138c <MX_TIM1_Init+0xf0>)
 8001330:	f001 ffd0 	bl	80032d4 <HAL_TIM_PWM_ConfigChannel>
 8001334:	bb18      	cbnz	r0, 800137e <MX_TIM1_Init+0xe2>
  sConfigOC.Pulse = 0;
 8001336:	2300      	movs	r3, #0
 8001338:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800133a:	2208      	movs	r2, #8
 800133c:	a909      	add	r1, sp, #36	; 0x24
 800133e:	4813      	ldr	r0, [pc, #76]	; (800138c <MX_TIM1_Init+0xf0>)
 8001340:	f001 ffc8 	bl	80032d4 <HAL_TIM_PWM_ConfigChannel>
 8001344:	b9e8      	cbnz	r0, 8001382 <MX_TIM1_Init+0xe6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001346:	2300      	movs	r3, #0
 8001348:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800134a:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800134c:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800134e:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001350:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001352:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001356:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001358:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800135a:	a901      	add	r1, sp, #4
 800135c:	480b      	ldr	r0, [pc, #44]	; (800138c <MX_TIM1_Init+0xf0>)
 800135e:	f002 fadb 	bl	8003918 <HAL_TIMEx_ConfigBreakDeadTime>
 8001362:	b980      	cbnz	r0, 8001386 <MX_TIM1_Init+0xea>
  HAL_TIM_MspPostInit(&htim1);
 8001364:	4809      	ldr	r0, [pc, #36]	; (800138c <MX_TIM1_Init+0xf0>)
 8001366:	f000 f9ff 	bl	8001768 <HAL_TIM_MspPostInit>
}
 800136a:	b016      	add	sp, #88	; 0x58
 800136c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800136e:	f7ff ff5b 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001372:	f7ff ff59 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001376:	f7ff ff57 	bl	8001228 <Error_Handler>
    Error_Handler();
 800137a:	f7ff ff55 	bl	8001228 <Error_Handler>
    Error_Handler();
 800137e:	f7ff ff53 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001382:	f7ff ff51 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001386:	f7ff ff4f 	bl	8001228 <Error_Handler>
 800138a:	bf00      	nop
 800138c:	20000318 	.word	0x20000318
 8001390:	40012c00 	.word	0x40012c00

08001394 <MX_SPI1_Init>:
{
 8001394:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8001396:	480e      	ldr	r0, [pc, #56]	; (80013d0 <MX_SPI1_Init+0x3c>)
 8001398:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <MX_SPI1_Init+0x40>)
 800139a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800139c:	f44f 7382 	mov.w	r3, #260	; 0x104
 80013a0:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80013a2:	2300      	movs	r3, #0
 80013a4:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80013a6:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013a8:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80013aa:	2201      	movs	r2, #1
 80013ac:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80013ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013b2:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80013b4:	2238      	movs	r2, #56	; 0x38
 80013b6:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80013b8:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80013ba:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013bc:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013be:	230a      	movs	r3, #10
 80013c0:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013c2:	f001 fc23 	bl	8002c0c <HAL_SPI_Init>
 80013c6:	b900      	cbnz	r0, 80013ca <MX_SPI1_Init+0x36>
}
 80013c8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013ca:	f7ff ff2d 	bl	8001228 <Error_Handler>
 80013ce:	bf00      	nop
 80013d0:	200002c0 	.word	0x200002c0
 80013d4:	40013000 	.word	0x40013000

080013d8 <MX_TIM3_Init>:
{
 80013d8:	b500      	push	{lr}
 80013da:	b093      	sub	sp, #76	; 0x4c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013dc:	2300      	movs	r3, #0
 80013de:	930e      	str	r3, [sp, #56]	; 0x38
 80013e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80013e2:	9310      	str	r3, [sp, #64]	; 0x40
 80013e4:	9311      	str	r3, [sp, #68]	; 0x44
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80013e6:	9309      	str	r3, [sp, #36]	; 0x24
 80013e8:	930a      	str	r3, [sp, #40]	; 0x28
 80013ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80013ec:	930c      	str	r3, [sp, #48]	; 0x30
 80013ee:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f0:	9307      	str	r3, [sp, #28]
 80013f2:	9308      	str	r3, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	9301      	str	r3, [sp, #4]
 80013f8:	9302      	str	r3, [sp, #8]
 80013fa:	9303      	str	r3, [sp, #12]
 80013fc:	9304      	str	r3, [sp, #16]
 80013fe:	9305      	str	r3, [sp, #20]
 8001400:	9306      	str	r3, [sp, #24]
  htim3.Instance = TIM3;
 8001402:	4823      	ldr	r0, [pc, #140]	; (8001490 <MX_TIM3_Init+0xb8>)
 8001404:	4a23      	ldr	r2, [pc, #140]	; (8001494 <MX_TIM3_Init+0xbc>)
 8001406:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 2-1;
 8001408:	2201      	movs	r2, #1
 800140a:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800140c:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1024-1;
 800140e:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001412:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001414:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001416:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001418:	f001 fed2 	bl	80031c0 <HAL_TIM_Base_Init>
 800141c:	bb58      	cbnz	r0, 8001476 <MX_TIM3_Init+0x9e>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800141e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001422:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001424:	a90e      	add	r1, sp, #56	; 0x38
 8001426:	481a      	ldr	r0, [pc, #104]	; (8001490 <MX_TIM3_Init+0xb8>)
 8001428:	f001 ffc8 	bl	80033bc <HAL_TIM_ConfigClockSource>
 800142c:	bb28      	cbnz	r0, 800147a <MX_TIM3_Init+0xa2>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800142e:	4818      	ldr	r0, [pc, #96]	; (8001490 <MX_TIM3_Init+0xb8>)
 8001430:	f001 fef2 	bl	8003218 <HAL_TIM_PWM_Init>
 8001434:	bb18      	cbnz	r0, 800147e <MX_TIM3_Init+0xa6>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001436:	2306      	movs	r3, #6
 8001438:	9309      	str	r3, [sp, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800143a:	2300      	movs	r3, #0
 800143c:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800143e:	a909      	add	r1, sp, #36	; 0x24
 8001440:	4813      	ldr	r0, [pc, #76]	; (8001490 <MX_TIM3_Init+0xb8>)
 8001442:	f002 f86f 	bl	8003524 <HAL_TIM_SlaveConfigSynchro>
 8001446:	b9e0      	cbnz	r0, 8001482 <MX_TIM3_Init+0xaa>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001448:	2320      	movs	r3, #32
 800144a:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800144c:	2300      	movs	r3, #0
 800144e:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001450:	a907      	add	r1, sp, #28
 8001452:	480f      	ldr	r0, [pc, #60]	; (8001490 <MX_TIM3_Init+0xb8>)
 8001454:	f002 fa2a 	bl	80038ac <HAL_TIMEx_MasterConfigSynchronization>
 8001458:	b9a8      	cbnz	r0, 8001486 <MX_TIM3_Init+0xae>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145a:	2360      	movs	r3, #96	; 0x60
 800145c:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 800145e:	2200      	movs	r2, #0
 8001460:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001462:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001464:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001466:	4669      	mov	r1, sp
 8001468:	4809      	ldr	r0, [pc, #36]	; (8001490 <MX_TIM3_Init+0xb8>)
 800146a:	f001 ff33 	bl	80032d4 <HAL_TIM_PWM_ConfigChannel>
 800146e:	b960      	cbnz	r0, 800148a <MX_TIM3_Init+0xb2>
}
 8001470:	b013      	add	sp, #76	; 0x4c
 8001472:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001476:	f7ff fed7 	bl	8001228 <Error_Handler>
    Error_Handler();
 800147a:	f7ff fed5 	bl	8001228 <Error_Handler>
    Error_Handler();
 800147e:	f7ff fed3 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001482:	f7ff fed1 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001486:	f7ff fecf 	bl	8001228 <Error_Handler>
    Error_Handler();
 800148a:	f7ff fecd 	bl	8001228 <Error_Handler>
 800148e:	bf00      	nop
 8001490:	20000360 	.word	0x20000360
 8001494:	40000400 	.word	0x40000400

08001498 <SystemClock_Config>:
{
 8001498:	b500      	push	{lr}
 800149a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800149c:	2228      	movs	r2, #40	; 0x28
 800149e:	2100      	movs	r1, #0
 80014a0:	eb0d 0002 	add.w	r0, sp, r2
 80014a4:	f003 fea2 	bl	80051ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a8:	2300      	movs	r3, #0
 80014aa:	9305      	str	r3, [sp, #20]
 80014ac:	9306      	str	r3, [sp, #24]
 80014ae:	9307      	str	r3, [sp, #28]
 80014b0:	9308      	str	r3, [sp, #32]
 80014b2:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	9302      	str	r3, [sp, #8]
 80014b8:	9303      	str	r3, [sp, #12]
 80014ba:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014bc:	2201      	movs	r2, #1
 80014be:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014c4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014c6:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014c8:	2202      	movs	r2, #2
 80014ca:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014cc:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80014ce:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80014d2:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d4:	a80a      	add	r0, sp, #40	; 0x28
 80014d6:	f000 ff9b 	bl	8002410 <HAL_RCC_OscConfig>
 80014da:	b9c8      	cbnz	r0, 8001510 <SystemClock_Config+0x78>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014dc:	230f      	movs	r3, #15
 80014de:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014e0:	2102      	movs	r1, #2
 80014e2:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014e4:	2300      	movs	r3, #0
 80014e6:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014ec:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ee:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80014f0:	a805      	add	r0, sp, #20
 80014f2:	f001 f9cd 	bl	8002890 <HAL_RCC_ClockConfig>
 80014f6:	b968      	cbnz	r0, 8001514 <SystemClock_Config+0x7c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80014f8:	2302      	movs	r3, #2
 80014fa:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 80014fc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001500:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001502:	a801      	add	r0, sp, #4
 8001504:	f001 fa7a 	bl	80029fc <HAL_RCCEx_PeriphCLKConfig>
 8001508:	b930      	cbnz	r0, 8001518 <SystemClock_Config+0x80>
}
 800150a:	b015      	add	sp, #84	; 0x54
 800150c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001510:	f7ff fe8a 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001514:	f7ff fe88 	bl	8001228 <Error_Handler>
    Error_Handler();
 8001518:	f7ff fe86 	bl	8001228 <Error_Handler>

0800151c <main>:
{
 800151c:	b508      	push	{r3, lr}
  HAL_Init();
 800151e:	f000 fa13 	bl	8001948 <HAL_Init>
  SystemClock_Config();
 8001522:	f7ff ffb9 	bl	8001498 <SystemClock_Config>
  MX_GPIO_Init();
 8001526:	f7ff fde3 	bl	80010f0 <MX_GPIO_Init>
  MX_DMA_Init();
 800152a:	f7ff fe51 	bl	80011d0 <MX_DMA_Init>
  MX_ADC1_Init();
 800152e:	f7ff fe7d 	bl	800122c <MX_ADC1_Init>
  MX_TIM1_Init();
 8001532:	f7ff feb3 	bl	800129c <MX_TIM1_Init>
  MX_SPI1_Init();
 8001536:	f7ff ff2d 	bl	8001394 <MX_SPI1_Init>
  MX_TIM3_Init();
 800153a:	f7ff ff4d 	bl	80013d8 <MX_TIM3_Init>
  dspInit();
 800153e:	f002 fc87 	bl	8003e50 <dspInit>
  fftInit();
 8001542:	f002 fd75 	bl	8004030 <fftInit>
  dspStart();
 8001546:	f002 fc9d 	bl	8003e84 <dspStart>
  HAL_Delay(100);
 800154a:	2064      	movs	r0, #100	; 0x64
 800154c:	f000 fa20 	bl	8001990 <HAL_Delay>
  HAL_GPIO_WritePin(PIN_LCD_CS_GPIO_Port, PIN_LCD_CS_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	2140      	movs	r1, #64	; 0x40
 8001554:	480c      	ldr	r0, [pc, #48]	; (8001588 <main+0x6c>)
 8001556:	f000 ff3f 	bl	80023d8 <HAL_GPIO_WritePin>
  ST7920_Init();
 800155a:	f002 fb7f 	bl	8003c5c <ST7920_Init>
  ST7920_GraphicMode(1);
 800155e:	2001      	movs	r0, #1
 8001560:	f002 fa5c 	bl	8003a1c <ST7920_GraphicMode>
  ST7920_Clear();
 8001564:	f002 fb42 	bl	8003bec <ST7920_Clear>
  SetPixel(10, 10);
 8001568:	210a      	movs	r1, #10
 800156a:	4608      	mov	r0, r1
 800156c:	f002 fba6 	bl	8003cbc <SetPixel>
  GLCD_Font_Print(10, 3, "hello");
 8001570:	4a06      	ldr	r2, [pc, #24]	; (800158c <main+0x70>)
 8001572:	2103      	movs	r1, #3
 8001574:	200a      	movs	r0, #10
 8001576:	f002 fbe3 	bl	8003d40 <GLCD_Font_Print>
  ST7920_Update();
 800157a:	f002 fb2b 	bl	8003bd4 <ST7920_Update>
	 dspProc();
 800157e:	f002 fcf5 	bl	8003f6c <dspProc>
	 everythingElse();
 8001582:	f7ff fe47 	bl	8001214 <everythingElse>
  while (1)
 8001586:	e7fa      	b.n	800157e <main+0x62>
 8001588:	40010800 	.word	0x40010800
 800158c:	08007c34 	.word	0x08007c34

08001590 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001590:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001592:	4b0e      	ldr	r3, [pc, #56]	; (80015cc <HAL_MspInit+0x3c>)
 8001594:	699a      	ldr	r2, [r3, #24]
 8001596:	f042 0201 	orr.w	r2, r2, #1
 800159a:	619a      	str	r2, [r3, #24]
 800159c:	699a      	ldr	r2, [r3, #24]
 800159e:	f002 0201 	and.w	r2, r2, #1
 80015a2:	9200      	str	r2, [sp, #0]
 80015a4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015a6:	69da      	ldr	r2, [r3, #28]
 80015a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80015ac:	61da      	str	r2, [r3, #28]
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b4:	9301      	str	r3, [sp, #4]
 80015b6:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80015b8:	4a05      	ldr	r2, [pc, #20]	; (80015d0 <HAL_MspInit+0x40>)
 80015ba:	6853      	ldr	r3, [r2, #4]
 80015bc:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015c6:	b002      	add	sp, #8
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40010000 	.word	0x40010000

080015d4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80015d4:	b510      	push	{r4, lr}
 80015d6:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d8:	2300      	movs	r3, #0
 80015da:	9302      	str	r3, [sp, #8]
 80015dc:	9303      	str	r3, [sp, #12]
 80015de:	9304      	str	r3, [sp, #16]
 80015e0:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 80015e2:	6802      	ldr	r2, [r0, #0]
 80015e4:	4b1e      	ldr	r3, [pc, #120]	; (8001660 <HAL_ADC_MspInit+0x8c>)
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d001      	beq.n	80015ee <HAL_ADC_MspInit+0x1a>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80015ea:	b006      	add	sp, #24
 80015ec:	bd10      	pop	{r4, pc}
 80015ee:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015f0:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80015f4:	699a      	ldr	r2, [r3, #24]
 80015f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80015fa:	619a      	str	r2, [r3, #24]
 80015fc:	699a      	ldr	r2, [r3, #24]
 80015fe:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001602:	9200      	str	r2, [sp, #0]
 8001604:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001606:	699a      	ldr	r2, [r3, #24]
 8001608:	f042 0204 	orr.w	r2, r2, #4
 800160c:	619a      	str	r2, [r3, #24]
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	f003 0304 	and.w	r3, r3, #4
 8001614:	9301      	str	r3, [sp, #4]
 8001616:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001618:	2303      	movs	r3, #3
 800161a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800161c:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161e:	a902      	add	r1, sp, #8
 8001620:	4810      	ldr	r0, [pc, #64]	; (8001664 <HAL_ADC_MspInit+0x90>)
 8001622:	f000 fdc7 	bl	80021b4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8001626:	4810      	ldr	r0, [pc, #64]	; (8001668 <HAL_ADC_MspInit+0x94>)
 8001628:	4b10      	ldr	r3, [pc, #64]	; (800166c <HAL_ADC_MspInit+0x98>)
 800162a:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800162c:	2300      	movs	r3, #0
 800162e:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001630:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001636:	f44f 7380 	mov.w	r3, #256	; 0x100
 800163a:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800163c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001640:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001642:	2320      	movs	r3, #32
 8001644:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001646:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800164a:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800164c:	f000 fca0 	bl	8001f90 <HAL_DMA_Init>
 8001650:	b918      	cbnz	r0, 800165a <HAL_ADC_MspInit+0x86>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001652:	4b05      	ldr	r3, [pc, #20]	; (8001668 <HAL_ADC_MspInit+0x94>)
 8001654:	6223      	str	r3, [r4, #32]
 8001656:	625c      	str	r4, [r3, #36]	; 0x24
}
 8001658:	e7c7      	b.n	80015ea <HAL_ADC_MspInit+0x16>
      Error_Handler();
 800165a:	f7ff fde5 	bl	8001228 <Error_Handler>
 800165e:	e7f8      	b.n	8001652 <HAL_ADC_MspInit+0x7e>
 8001660:	40012400 	.word	0x40012400
 8001664:	40010800 	.word	0x40010800
 8001668:	20000238 	.word	0x20000238
 800166c:	40020008 	.word	0x40020008

08001670 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001670:	b500      	push	{lr}
 8001672:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001674:	2300      	movs	r3, #0
 8001676:	9302      	str	r3, [sp, #8]
 8001678:	9303      	str	r3, [sp, #12]
 800167a:	9304      	str	r3, [sp, #16]
 800167c:	9305      	str	r3, [sp, #20]
  if(hspi->Instance==SPI1)
 800167e:	6802      	ldr	r2, [r0, #0]
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <HAL_SPI_MspInit+0x5c>)
 8001682:	429a      	cmp	r2, r3
 8001684:	d002      	beq.n	800168c <HAL_SPI_MspInit+0x1c>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001686:	b007      	add	sp, #28
 8001688:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800168c:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001690:	699a      	ldr	r2, [r3, #24]
 8001692:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001696:	619a      	str	r2, [r3, #24]
 8001698:	699a      	ldr	r2, [r3, #24]
 800169a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800169e:	9200      	str	r2, [sp, #0]
 80016a0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a2:	699a      	ldr	r2, [r3, #24]
 80016a4:	f042 0204 	orr.w	r2, r2, #4
 80016a8:	619a      	str	r2, [r3, #24]
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	f003 0304 	and.w	r3, r3, #4
 80016b0:	9301      	str	r3, [sp, #4]
 80016b2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80016b4:	23a0      	movs	r3, #160	; 0xa0
 80016b6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b8:	2302      	movs	r3, #2
 80016ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c0:	a902      	add	r1, sp, #8
 80016c2:	4803      	ldr	r0, [pc, #12]	; (80016d0 <HAL_SPI_MspInit+0x60>)
 80016c4:	f000 fd76 	bl	80021b4 <HAL_GPIO_Init>
}
 80016c8:	e7dd      	b.n	8001686 <HAL_SPI_MspInit+0x16>
 80016ca:	bf00      	nop
 80016cc:	40013000 	.word	0x40013000
 80016d0:	40010800 	.word	0x40010800

080016d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016d4:	b510      	push	{r4, lr}
 80016d6:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM1)
 80016d8:	6803      	ldr	r3, [r0, #0]
 80016da:	4a1e      	ldr	r2, [pc, #120]	; (8001754 <HAL_TIM_Base_MspInit+0x80>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d004      	beq.n	80016ea <HAL_TIM_Base_MspInit+0x16>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80016e0:	4a1d      	ldr	r2, [pc, #116]	; (8001758 <HAL_TIM_Base_MspInit+0x84>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d02a      	beq.n	800173c <HAL_TIM_Base_MspInit+0x68>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80016e6:	b002      	add	sp, #8
 80016e8:	bd10      	pop	{r4, pc}
 80016ea:	4604      	mov	r4, r0
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <HAL_TIM_Base_MspInit+0x88>)
 80016ee:	699a      	ldr	r2, [r3, #24]
 80016f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016f4:	619a      	str	r2, [r3, #24]
 80016f6:	699b      	ldr	r3, [r3, #24]
 80016f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80016fc:	9300      	str	r3, [sp, #0]
 80016fe:	9b00      	ldr	r3, [sp, #0]
    hdma_tim1_ch3.Instance = DMA1_Channel6;
 8001700:	4817      	ldr	r0, [pc, #92]	; (8001760 <HAL_TIM_Base_MspInit+0x8c>)
 8001702:	4b18      	ldr	r3, [pc, #96]	; (8001764 <HAL_TIM_Base_MspInit+0x90>)
 8001704:	6003      	str	r3, [r0, #0]
    hdma_tim1_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001706:	2310      	movs	r3, #16
 8001708:	6043      	str	r3, [r0, #4]
    hdma_tim1_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 800170a:	2300      	movs	r3, #0
 800170c:	6083      	str	r3, [r0, #8]
    hdma_tim1_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800170e:	2380      	movs	r3, #128	; 0x80
 8001710:	60c3      	str	r3, [r0, #12]
    hdma_tim1_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001712:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001716:	6103      	str	r3, [r0, #16]
    hdma_tim1_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001718:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800171c:	6143      	str	r3, [r0, #20]
    hdma_tim1_ch3.Init.Mode = DMA_CIRCULAR;
 800171e:	2320      	movs	r3, #32
 8001720:	6183      	str	r3, [r0, #24]
    hdma_tim1_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 8001722:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001726:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch3) != HAL_OK)
 8001728:	f000 fc32 	bl	8001f90 <HAL_DMA_Init>
 800172c:	b918      	cbnz	r0, 8001736 <HAL_TIM_Base_MspInit+0x62>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3);
 800172e:	4b0c      	ldr	r3, [pc, #48]	; (8001760 <HAL_TIM_Base_MspInit+0x8c>)
 8001730:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001732:	625c      	str	r4, [r3, #36]	; 0x24
 8001734:	e7d7      	b.n	80016e6 <HAL_TIM_Base_MspInit+0x12>
      Error_Handler();
 8001736:	f7ff fd77 	bl	8001228 <Error_Handler>
 800173a:	e7f8      	b.n	800172e <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <HAL_TIM_Base_MspInit+0x88>)
 800173e:	69da      	ldr	r2, [r3, #28]
 8001740:	f042 0202 	orr.w	r2, r2, #2
 8001744:	61da      	str	r2, [r3, #28]
 8001746:	69db      	ldr	r3, [r3, #28]
 8001748:	f003 0302 	and.w	r3, r3, #2
 800174c:	9301      	str	r3, [sp, #4]
 800174e:	9b01      	ldr	r3, [sp, #4]
}
 8001750:	e7c9      	b.n	80016e6 <HAL_TIM_Base_MspInit+0x12>
 8001752:	bf00      	nop
 8001754:	40012c00 	.word	0x40012c00
 8001758:	40000400 	.word	0x40000400
 800175c:	40021000 	.word	0x40021000
 8001760:	2000027c 	.word	0x2000027c
 8001764:	4002006c 	.word	0x4002006c

08001768 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001768:	b500      	push	{lr}
 800176a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	2300      	movs	r3, #0
 800176e:	9302      	str	r3, [sp, #8]
 8001770:	9303      	str	r3, [sp, #12]
 8001772:	9304      	str	r3, [sp, #16]
 8001774:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8001776:	6802      	ldr	r2, [r0, #0]
 8001778:	4b0d      	ldr	r3, [pc, #52]	; (80017b0 <HAL_TIM_MspPostInit+0x48>)
 800177a:	429a      	cmp	r2, r3
 800177c:	d002      	beq.n	8001784 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800177e:	b007      	add	sp, #28
 8001780:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001784:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001788:	699a      	ldr	r2, [r3, #24]
 800178a:	f042 0204 	orr.w	r2, r2, #4
 800178e:	619a      	str	r2, [r3, #24]
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	f003 0304 	and.w	r3, r3, #4
 8001796:	9301      	str	r3, [sp, #4]
 8001798:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800179a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800179e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a0:	2302      	movs	r3, #2
 80017a2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017a4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a6:	a902      	add	r1, sp, #8
 80017a8:	4802      	ldr	r0, [pc, #8]	; (80017b4 <HAL_TIM_MspPostInit+0x4c>)
 80017aa:	f000 fd03 	bl	80021b4 <HAL_GPIO_Init>
}
 80017ae:	e7e6      	b.n	800177e <HAL_TIM_MspPostInit+0x16>
 80017b0:	40012c00 	.word	0x40012c00
 80017b4:	40010800 	.word	0x40010800

080017b8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017b8:	e7fe      	b.n	80017b8 <NMI_Handler>

080017ba <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017ba:	e7fe      	b.n	80017ba <HardFault_Handler>

080017bc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017bc:	e7fe      	b.n	80017bc <MemManage_Handler>

080017be <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <BusFault_Handler>

080017c0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c0:	e7fe      	b.n	80017c0 <UsageFault_Handler>

080017c2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017c2:	4770      	bx	lr

080017c4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017c4:	4770      	bx	lr

080017c6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017c6:	4770      	bx	lr

080017c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ca:	f000 f8cf 	bl	800196c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017ce:	bd08      	pop	{r3, pc}

080017d0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80017d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80017d2:	4802      	ldr	r0, [pc, #8]	; (80017dc <DMA1_Channel1_IRQHandler+0xc>)
 80017d4:	f000 fc4c 	bl	8002070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80017d8:	bd08      	pop	{r3, pc}
 80017da:	bf00      	nop
 80017dc:	20000238 	.word	0x20000238

080017e0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80017e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch3);
 80017e2:	4802      	ldr	r0, [pc, #8]	; (80017ec <DMA1_Channel6_IRQHandler+0xc>)
 80017e4:	f000 fc44 	bl	8002070 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80017e8:	bd08      	pop	{r3, pc}
 80017ea:	bf00      	nop
 80017ec:	2000027c 	.word	0x2000027c

080017f0 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80017f0:	2001      	movs	r0, #1
 80017f2:	4770      	bx	lr

080017f4 <_kill>:

int _kill(int pid, int sig)
{
 80017f4:	b508      	push	{r3, lr}
	errno = EINVAL;
 80017f6:	f003 fccf 	bl	8005198 <__errno>
 80017fa:	2316      	movs	r3, #22
 80017fc:	6003      	str	r3, [r0, #0]
	return -1;
}
 80017fe:	f04f 30ff 	mov.w	r0, #4294967295
 8001802:	bd08      	pop	{r3, pc}

08001804 <_exit>:

void _exit (int status)
{
 8001804:	b508      	push	{r3, lr}
	_kill(status, -1);
 8001806:	f04f 31ff 	mov.w	r1, #4294967295
 800180a:	f7ff fff3 	bl	80017f4 <_kill>
	while (1) {}		/* Make sure we hang here */
 800180e:	e7fe      	b.n	800180e <_exit+0xa>

08001810 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001810:	b570      	push	{r4, r5, r6, lr}
 8001812:	460c      	mov	r4, r1
 8001814:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001816:	2500      	movs	r5, #0
 8001818:	e006      	b.n	8001828 <_read+0x18>
	{
		*ptr++ = __io_getchar();
 800181a:	f3af 8000 	nop.w
 800181e:	4621      	mov	r1, r4
 8001820:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001824:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8001826:	460c      	mov	r4, r1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001828:	42b5      	cmp	r5, r6
 800182a:	dbf6      	blt.n	800181a <_read+0xa>
	}

return len;
}
 800182c:	4630      	mov	r0, r6
 800182e:	bd70      	pop	{r4, r5, r6, pc}

08001830 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001830:	b570      	push	{r4, r5, r6, lr}
 8001832:	460c      	mov	r4, r1
 8001834:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001836:	2500      	movs	r5, #0
 8001838:	e004      	b.n	8001844 <_write+0x14>
	{
		__io_putchar(*ptr++);
 800183a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800183e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001842:	3501      	adds	r5, #1
 8001844:	42b5      	cmp	r5, r6
 8001846:	dbf8      	blt.n	800183a <_write+0xa>
	}
	return len;
}
 8001848:	4630      	mov	r0, r6
 800184a:	bd70      	pop	{r4, r5, r6, pc}

0800184c <_close>:

int _close(int file)
{
	return -1;
}
 800184c:	f04f 30ff 	mov.w	r0, #4294967295
 8001850:	4770      	bx	lr

08001852 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001852:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001856:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001858:	2000      	movs	r0, #0
 800185a:	4770      	bx	lr

0800185c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800185c:	2001      	movs	r0, #1
 800185e:	4770      	bx	lr

08001860 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001860:	2000      	movs	r0, #0
 8001862:	4770      	bx	lr

08001864 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001864:	b510      	push	{r4, lr}
 8001866:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001868:	4a0c      	ldr	r2, [pc, #48]	; (800189c <_sbrk+0x38>)
 800186a:	490d      	ldr	r1, [pc, #52]	; (80018a0 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800186c:	480d      	ldr	r0, [pc, #52]	; (80018a4 <_sbrk+0x40>)
 800186e:	6800      	ldr	r0, [r0, #0]
 8001870:	b140      	cbz	r0, 8001884 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001872:	480c      	ldr	r0, [pc, #48]	; (80018a4 <_sbrk+0x40>)
 8001874:	6800      	ldr	r0, [r0, #0]
 8001876:	4403      	add	r3, r0
 8001878:	1a52      	subs	r2, r2, r1
 800187a:	4293      	cmp	r3, r2
 800187c:	d806      	bhi.n	800188c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800187e:	4a09      	ldr	r2, [pc, #36]	; (80018a4 <_sbrk+0x40>)
 8001880:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001882:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001884:	4807      	ldr	r0, [pc, #28]	; (80018a4 <_sbrk+0x40>)
 8001886:	4c08      	ldr	r4, [pc, #32]	; (80018a8 <_sbrk+0x44>)
 8001888:	6004      	str	r4, [r0, #0]
 800188a:	e7f2      	b.n	8001872 <_sbrk+0xe>
    errno = ENOMEM;
 800188c:	f003 fc84 	bl	8005198 <__errno>
 8001890:	230c      	movs	r3, #12
 8001892:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001894:	f04f 30ff 	mov.w	r0, #4294967295
 8001898:	e7f3      	b.n	8001882 <_sbrk+0x1e>
 800189a:	bf00      	nop
 800189c:	20005000 	.word	0x20005000
 80018a0:	00000400 	.word	0x00000400
 80018a4:	200003a8 	.word	0x200003a8
 80018a8:	20001b78 	.word	0x20001b78

080018ac <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018ac:	4770      	bx	lr
	...

080018b0 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */

     ldr r0, =_sdata
 80018b0:	480c      	ldr	r0, [pc, #48]	; (80018e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018b2:	490d      	ldr	r1, [pc, #52]	; (80018e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018b4:	4a0d      	ldr	r2, [pc, #52]	; (80018ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018b8:	e002      	b.n	80018c0 <LoopCopyDataInit>

080018ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018be:	3304      	adds	r3, #4

080018c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c4:	d3f9      	bcc.n	80018ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018c6:	4a0a      	ldr	r2, [pc, #40]	; (80018f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018c8:	4c0a      	ldr	r4, [pc, #40]	; (80018f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018cc:	e001      	b.n	80018d2 <LoopFillZerobss>

080018ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d0:	3204      	adds	r2, #4

080018d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d4:	d3fb      	bcc.n	80018ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018d6:	f7ff ffe9 	bl	80018ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018da:	f003 fc63 	bl	80051a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018de:	f7ff fe1d 	bl	800151c <main>
  bx lr
 80018e2:	4770      	bx	lr
     ldr r0, =_sdata
 80018e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018e8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80018ec:	080087bc 	.word	0x080087bc
  ldr r2, =_sbss
 80018f0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80018f4:	20001b74 	.word	0x20001b74

080018f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80018f8:	e7fe      	b.n	80018f8 <ADC1_2_IRQHandler>
	...

080018fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018fc:	b510      	push	{r4, lr}
 80018fe:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001900:	4b0e      	ldr	r3, [pc, #56]	; (800193c <HAL_InitTick+0x40>)
 8001902:	7818      	ldrb	r0, [r3, #0]
 8001904:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001908:	fbb3 f3f0 	udiv	r3, r3, r0
 800190c:	4a0c      	ldr	r2, [pc, #48]	; (8001940 <HAL_InitTick+0x44>)
 800190e:	6810      	ldr	r0, [r2, #0]
 8001910:	fbb0 f0f3 	udiv	r0, r0, r3
 8001914:	f000 fb12 	bl	8001f3c <HAL_SYSTICK_Config>
 8001918:	b968      	cbnz	r0, 8001936 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800191a:	2c0f      	cmp	r4, #15
 800191c:	d901      	bls.n	8001922 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800191e:	2001      	movs	r0, #1
 8001920:	e00a      	b.n	8001938 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001922:	2200      	movs	r2, #0
 8001924:	4621      	mov	r1, r4
 8001926:	f04f 30ff 	mov.w	r0, #4294967295
 800192a:	f000 fac1 	bl	8001eb0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800192e:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HAL_InitTick+0x48>)
 8001930:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001932:	2000      	movs	r0, #0
 8001934:	e000      	b.n	8001938 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001936:	2001      	movs	r0, #1
}
 8001938:	bd10      	pop	{r4, pc}
 800193a:	bf00      	nop
 800193c:	20000004 	.word	0x20000004
 8001940:	20000000 	.word	0x20000000
 8001944:	20000008 	.word	0x20000008

08001948 <HAL_Init>:
{
 8001948:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800194a:	4a07      	ldr	r2, [pc, #28]	; (8001968 <HAL_Init+0x20>)
 800194c:	6813      	ldr	r3, [r2, #0]
 800194e:	f043 0310 	orr.w	r3, r3, #16
 8001952:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001954:	2003      	movs	r0, #3
 8001956:	f000 fa99 	bl	8001e8c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800195a:	200f      	movs	r0, #15
 800195c:	f7ff ffce 	bl	80018fc <HAL_InitTick>
  HAL_MspInit();
 8001960:	f7ff fe16 	bl	8001590 <HAL_MspInit>
}
 8001964:	2000      	movs	r0, #0
 8001966:	bd08      	pop	{r3, pc}
 8001968:	40022000 	.word	0x40022000

0800196c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800196c:	4a03      	ldr	r2, [pc, #12]	; (800197c <HAL_IncTick+0x10>)
 800196e:	6811      	ldr	r1, [r2, #0]
 8001970:	4b03      	ldr	r3, [pc, #12]	; (8001980 <HAL_IncTick+0x14>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	440b      	add	r3, r1
 8001976:	6013      	str	r3, [r2, #0]
}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	200003ac 	.word	0x200003ac
 8001980:	20000004 	.word	0x20000004

08001984 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001984:	4b01      	ldr	r3, [pc, #4]	; (800198c <HAL_GetTick+0x8>)
 8001986:	6818      	ldr	r0, [r3, #0]
}
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	200003ac 	.word	0x200003ac

08001990 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001990:	b538      	push	{r3, r4, r5, lr}
 8001992:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001994:	f7ff fff6 	bl	8001984 <HAL_GetTick>
 8001998:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800199a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800199e:	d002      	beq.n	80019a6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80019a0:	4b04      	ldr	r3, [pc, #16]	; (80019b4 <HAL_Delay+0x24>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019a6:	f7ff ffed 	bl	8001984 <HAL_GetTick>
 80019aa:	1b40      	subs	r0, r0, r5
 80019ac:	42a0      	cmp	r0, r4
 80019ae:	d3fa      	bcc.n	80019a6 <HAL_Delay+0x16>
  {
  }
}
 80019b0:	bd38      	pop	{r3, r4, r5, pc}
 80019b2:	bf00      	nop
 80019b4:	20000004 	.word	0x20000004

080019b8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80019b8:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80019ba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80019bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019be:	f012 0f50 	tst.w	r2, #80	; 0x50
 80019c2:	d11e      	bne.n	8001a02 <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80019c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019ca:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	6892      	ldr	r2, [r2, #8]
 80019d0:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80019d4:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80019d8:	d003      	beq.n	80019e2 <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80019da:	4618      	mov	r0, r3
 80019dc:	f002 faf9 	bl	8003fd2 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80019e0:	bd08      	pop	{r3, pc}
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80019e2:	7b1a      	ldrb	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80019e4:	2a00      	cmp	r2, #0
 80019e6:	d1f8      	bne.n	80019da <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80019e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80019ee:	629a      	str	r2, [r3, #40]	; 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019f2:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 80019f6:	d1f0      	bne.n	80019da <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80019f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019fa:	f042 0201 	orr.w	r2, r2, #1
 80019fe:	629a      	str	r2, [r3, #40]	; 0x28
 8001a00:	e7eb      	b.n	80019da <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001a02:	6a1b      	ldr	r3, [r3, #32]
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	4798      	blx	r3
}
 8001a08:	e7ea      	b.n	80019e0 <ADC_DMAConvCplt+0x28>

08001a0a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001a0a:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001a0c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001a0e:	f002 fadf 	bl	8003fd0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a12:	bd08      	pop	{r3, pc}

08001a14 <HAL_ADC_ErrorCallback>:
}
 8001a14:	4770      	bx	lr

08001a16 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001a16:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001a18:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001a1a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001a20:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001a22:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001a24:	f043 0304 	orr.w	r3, r3, #4
 8001a28:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001a2a:	f7ff fff3 	bl	8001a14 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001a2e:	bd08      	pop	{r3, pc}

08001a30 <HAL_ADC_ConfigChannel>:
{ 
 8001a30:	b430      	push	{r4, r5}
 8001a32:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8001a34:	2200      	movs	r2, #0
 8001a36:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001a38:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8001a3c:	2a01      	cmp	r2, #1
 8001a3e:	f000 8091 	beq.w	8001b64 <HAL_ADC_ConfigChannel+0x134>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2201      	movs	r2, #1
 8001a46:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8001a4a:	684a      	ldr	r2, [r1, #4]
 8001a4c:	2a06      	cmp	r2, #6
 8001a4e:	d82d      	bhi.n	8001aac <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001a50:	6804      	ldr	r4, [r0, #0]
 8001a52:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001a54:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a58:	3a05      	subs	r2, #5
 8001a5a:	f04f 0c1f 	mov.w	ip, #31
 8001a5e:	fa0c fc02 	lsl.w	ip, ip, r2
 8001a62:	ea20 000c 	bic.w	r0, r0, ip
 8001a66:	680d      	ldr	r5, [r1, #0]
 8001a68:	fa05 f202 	lsl.w	r2, r5, r2
 8001a6c:	4302      	orrs	r2, r0
 8001a6e:	6362      	str	r2, [r4, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001a70:	680a      	ldr	r2, [r1, #0]
 8001a72:	2a09      	cmp	r2, #9
 8001a74:	d93a      	bls.n	8001aec <HAL_ADC_ConfigChannel+0xbc>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001a76:	681c      	ldr	r4, [r3, #0]
 8001a78:	68e0      	ldr	r0, [r4, #12]
 8001a7a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001a7e:	3a1e      	subs	r2, #30
 8001a80:	f04f 0c07 	mov.w	ip, #7
 8001a84:	fa0c fc02 	lsl.w	ip, ip, r2
 8001a88:	ea20 000c 	bic.w	r0, r0, ip
 8001a8c:	688d      	ldr	r5, [r1, #8]
 8001a8e:	fa05 f202 	lsl.w	r2, r5, r2
 8001a92:	4302      	orrs	r2, r0
 8001a94:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a96:	680a      	ldr	r2, [r1, #0]
 8001a98:	3a10      	subs	r2, #16
 8001a9a:	2a01      	cmp	r2, #1
 8001a9c:	d936      	bls.n	8001b0c <HAL_ADC_ConfigChannel+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a9e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8001aa6:	b002      	add	sp, #8
 8001aa8:	bc30      	pop	{r4, r5}
 8001aaa:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8001aac:	2a0c      	cmp	r2, #12
 8001aae:	d80e      	bhi.n	8001ace <HAL_ADC_ConfigChannel+0x9e>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001ab0:	6805      	ldr	r5, [r0, #0]
 8001ab2:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8001ab4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ab8:	3a23      	subs	r2, #35	; 0x23
 8001aba:	241f      	movs	r4, #31
 8001abc:	4094      	lsls	r4, r2
 8001abe:	ea20 0004 	bic.w	r0, r0, r4
 8001ac2:	680c      	ldr	r4, [r1, #0]
 8001ac4:	fa04 f202 	lsl.w	r2, r4, r2
 8001ac8:	4302      	orrs	r2, r0
 8001aca:	632a      	str	r2, [r5, #48]	; 0x30
 8001acc:	e7d0      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001ace:	6805      	ldr	r5, [r0, #0]
 8001ad0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8001ad2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ad6:	3a41      	subs	r2, #65	; 0x41
 8001ad8:	241f      	movs	r4, #31
 8001ada:	4094      	lsls	r4, r2
 8001adc:	ea20 0004 	bic.w	r0, r0, r4
 8001ae0:	680c      	ldr	r4, [r1, #0]
 8001ae2:	fa04 f202 	lsl.w	r2, r4, r2
 8001ae6:	4302      	orrs	r2, r0
 8001ae8:	62ea      	str	r2, [r5, #44]	; 0x2c
 8001aea:	e7c1      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001aec:	681c      	ldr	r4, [r3, #0]
 8001aee:	6920      	ldr	r0, [r4, #16]
 8001af0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001af4:	f04f 0c07 	mov.w	ip, #7
 8001af8:	fa0c fc02 	lsl.w	ip, ip, r2
 8001afc:	ea20 000c 	bic.w	r0, r0, ip
 8001b00:	688d      	ldr	r5, [r1, #8]
 8001b02:	fa05 f202 	lsl.w	r2, r5, r2
 8001b06:	4302      	orrs	r2, r0
 8001b08:	6122      	str	r2, [r4, #16]
 8001b0a:	e7c4      	b.n	8001a96 <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	4816      	ldr	r0, [pc, #88]	; (8001b68 <HAL_ADC_ConfigChannel+0x138>)
 8001b10:	4282      	cmp	r2, r0
 8001b12:	d005      	beq.n	8001b20 <HAL_ADC_ConfigChannel+0xf0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b16:	f042 0220 	orr.w	r2, r2, #32
 8001b1a:	629a      	str	r2, [r3, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	e7bf      	b.n	8001aa0 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001b20:	6890      	ldr	r0, [r2, #8]
 8001b22:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8001b26:	d11b      	bne.n	8001b60 <HAL_ADC_ConfigChannel+0x130>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001b28:	6890      	ldr	r0, [r2, #8]
 8001b2a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001b2e:	6090      	str	r0, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b30:	680a      	ldr	r2, [r1, #0]
 8001b32:	2a10      	cmp	r2, #16
 8001b34:	d001      	beq.n	8001b3a <HAL_ADC_ConfigChannel+0x10a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b36:	2000      	movs	r0, #0
 8001b38:	e7b2      	b.n	8001aa0 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b3a:	4a0c      	ldr	r2, [pc, #48]	; (8001b6c <HAL_ADC_ConfigChannel+0x13c>)
 8001b3c:	6812      	ldr	r2, [r2, #0]
 8001b3e:	490c      	ldr	r1, [pc, #48]	; (8001b70 <HAL_ADC_ConfigChannel+0x140>)
 8001b40:	fba1 1202 	umull	r1, r2, r1, r2
 8001b44:	0c92      	lsrs	r2, r2, #18
 8001b46:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001b4a:	0052      	lsls	r2, r2, #1
 8001b4c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001b4e:	e002      	b.n	8001b56 <HAL_ADC_ConfigChannel+0x126>
            wait_loop_index--;
 8001b50:	9a01      	ldr	r2, [sp, #4]
 8001b52:	3a01      	subs	r2, #1
 8001b54:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001b56:	9a01      	ldr	r2, [sp, #4]
 8001b58:	2a00      	cmp	r2, #0
 8001b5a:	d1f9      	bne.n	8001b50 <HAL_ADC_ConfigChannel+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b5c:	2000      	movs	r0, #0
 8001b5e:	e79f      	b.n	8001aa0 <HAL_ADC_ConfigChannel+0x70>
 8001b60:	2000      	movs	r0, #0
 8001b62:	e79d      	b.n	8001aa0 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8001b64:	2002      	movs	r0, #2
 8001b66:	e79e      	b.n	8001aa6 <HAL_ADC_ConfigChannel+0x76>
 8001b68:	40012400 	.word	0x40012400
 8001b6c:	20000000 	.word	0x20000000
 8001b70:	431bde83 	.word	0x431bde83

08001b74 <ADC_Enable>:
{
 8001b74:	b530      	push	{r4, r5, lr}
 8001b76:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001b7c:	6803      	ldr	r3, [r0, #0]
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	f012 0f01 	tst.w	r2, #1
 8001b84:	d133      	bne.n	8001bee <ADC_Enable+0x7a>
 8001b86:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 8001b88:	689a      	ldr	r2, [r3, #8]
 8001b8a:	f042 0201 	orr.w	r2, r2, #1
 8001b8e:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b90:	4b18      	ldr	r3, [pc, #96]	; (8001bf4 <ADC_Enable+0x80>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a18      	ldr	r2, [pc, #96]	; (8001bf8 <ADC_Enable+0x84>)
 8001b96:	fba2 2303 	umull	r2, r3, r2, r3
 8001b9a:	0c9b      	lsrs	r3, r3, #18
 8001b9c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001b9e:	e002      	b.n	8001ba6 <ADC_Enable+0x32>
      wait_loop_index--;
 8001ba0:	9b01      	ldr	r3, [sp, #4]
 8001ba2:	3b01      	subs	r3, #1
 8001ba4:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8001ba6:	9b01      	ldr	r3, [sp, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d1f9      	bne.n	8001ba0 <ADC_Enable+0x2c>
    tickstart = HAL_GetTick();
 8001bac:	f7ff feea 	bl	8001984 <HAL_GetTick>
 8001bb0:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001bb2:	6823      	ldr	r3, [r4, #0]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f013 0f01 	tst.w	r3, #1
 8001bba:	d116      	bne.n	8001bea <ADC_Enable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001bbc:	f7ff fee2 	bl	8001984 <HAL_GetTick>
 8001bc0:	1b43      	subs	r3, r0, r5
 8001bc2:	2b02      	cmp	r3, #2
 8001bc4:	d9f5      	bls.n	8001bb2 <ADC_Enable+0x3e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001bc6:	6823      	ldr	r3, [r4, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	f013 0f01 	tst.w	r3, #1
 8001bce:	d1f0      	bne.n	8001bb2 <ADC_Enable+0x3e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001bd2:	f043 0310 	orr.w	r3, r3, #16
 8001bd6:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bd8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	62e3      	str	r3, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 8001be0:	2300      	movs	r3, #0
 8001be2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          return HAL_ERROR;
 8001be6:	2001      	movs	r0, #1
 8001be8:	e002      	b.n	8001bf0 <ADC_Enable+0x7c>
  return HAL_OK;
 8001bea:	2000      	movs	r0, #0
 8001bec:	e000      	b.n	8001bf0 <ADC_Enable+0x7c>
 8001bee:	2000      	movs	r0, #0
}
 8001bf0:	b003      	add	sp, #12
 8001bf2:	bd30      	pop	{r4, r5, pc}
 8001bf4:	20000000 	.word	0x20000000
 8001bf8:	431bde83 	.word	0x431bde83

08001bfc <HAL_ADC_Start_DMA>:
{
 8001bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bfe:	4604      	mov	r4, r0
 8001c00:	460d      	mov	r5, r1
 8001c02:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001c04:	6801      	ldr	r1, [r0, #0]
 8001c06:	4844      	ldr	r0, [pc, #272]	; (8001d18 <HAL_ADC_Start_DMA+0x11c>)
 8001c08:	4281      	cmp	r1, r0
 8001c0a:	d059      	beq.n	8001cc0 <HAL_ADC_Start_DMA+0xc4>
 8001c0c:	4b43      	ldr	r3, [pc, #268]	; (8001d1c <HAL_ADC_Start_DMA+0x120>)
 8001c0e:	4299      	cmp	r1, r3
 8001c10:	d056      	beq.n	8001cc0 <HAL_ADC_Start_DMA+0xc4>
    __HAL_LOCK(hadc);
 8001c12:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d07c      	beq.n	8001d14 <HAL_ADC_Start_DMA+0x118>
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8001c20:	4620      	mov	r0, r4
 8001c22:	f7ff ffa7 	bl	8001b74 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001c26:	4607      	mov	r7, r0
 8001c28:	2800      	cmp	r0, #0
 8001c2a:	d16e      	bne.n	8001d0a <HAL_ADC_Start_DMA+0x10e>
      ADC_STATE_CLR_SET(hadc->State,
 8001c2c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001c2e:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00
 8001c32:	f021 0101 	bic.w	r1, r1, #1
 8001c36:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001c3a:	62a1      	str	r1, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001c3c:	6822      	ldr	r2, [r4, #0]
 8001c3e:	4b37      	ldr	r3, [pc, #220]	; (8001d1c <HAL_ADC_Start_DMA+0x120>)
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d044      	beq.n	8001cce <HAL_ADC_Start_DMA+0xd2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c46:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001c4a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c4c:	6853      	ldr	r3, [r2, #4]
 8001c4e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001c52:	d005      	beq.n	8001c60 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c54:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c56:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c5a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c5e:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c60:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001c62:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8001c66:	d048      	beq.n	8001cfa <HAL_ADC_Start_DMA+0xfe>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001c6a:	f023 0306 	bic.w	r3, r3, #6
 8001c6e:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8001c70:	2300      	movs	r3, #0
 8001c72:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c76:	6a23      	ldr	r3, [r4, #32]
 8001c78:	4a29      	ldr	r2, [pc, #164]	; (8001d20 <HAL_ADC_Start_DMA+0x124>)
 8001c7a:	629a      	str	r2, [r3, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001c7c:	6a23      	ldr	r3, [r4, #32]
 8001c7e:	4a29      	ldr	r2, [pc, #164]	; (8001d24 <HAL_ADC_Start_DMA+0x128>)
 8001c80:	62da      	str	r2, [r3, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001c82:	6a23      	ldr	r3, [r4, #32]
 8001c84:	4a28      	ldr	r2, [pc, #160]	; (8001d28 <HAL_ADC_Start_DMA+0x12c>)
 8001c86:	631a      	str	r2, [r3, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001c88:	6823      	ldr	r3, [r4, #0]
 8001c8a:	f06f 0202 	mvn.w	r2, #2
 8001c8e:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001c90:	6822      	ldr	r2, [r4, #0]
 8001c92:	6893      	ldr	r3, [r2, #8]
 8001c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c98:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c9a:	6821      	ldr	r1, [r4, #0]
 8001c9c:	4633      	mov	r3, r6
 8001c9e:	462a      	mov	r2, r5
 8001ca0:	314c      	adds	r1, #76	; 0x4c
 8001ca2:	6a20      	ldr	r0, [r4, #32]
 8001ca4:	f000 f9aa 	bl	8001ffc <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001ca8:	6823      	ldr	r3, [r4, #0]
 8001caa:	689a      	ldr	r2, [r3, #8]
 8001cac:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001cb0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001cb4:	d024      	beq.n	8001d00 <HAL_ADC_Start_DMA+0x104>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001cbc:	609a      	str	r2, [r3, #8]
 8001cbe:	e027      	b.n	8001d10 <HAL_ADC_Start_DMA+0x114>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001cc0:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <HAL_ADC_Start_DMA+0x11c>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001cc8:	d0a3      	beq.n	8001c12 <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8001cca:	2701      	movs	r7, #1
 8001ccc:	e020      	b.n	8001d10 <HAL_ADC_Start_DMA+0x114>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001cce:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001cd8:	d0b4      	beq.n	8001c44 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001cda:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001cdc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ce0:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001ce2:	4b0d      	ldr	r3, [pc, #52]	; (8001d18 <HAL_ADC_Start_DMA+0x11c>)
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001cea:	d0b9      	beq.n	8001c60 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001cec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001cee:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001cf2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001cf6:	62a3      	str	r3, [r4, #40]	; 0x28
 8001cf8:	e7b2      	b.n	8001c60 <HAL_ADC_Start_DMA+0x64>
        ADC_CLEAR_ERRORCODE(hadc);
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001cfe:	e7b7      	b.n	8001c70 <HAL_ADC_Start_DMA+0x74>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001d00:	689a      	ldr	r2, [r3, #8]
 8001d02:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	e002      	b.n	8001d10 <HAL_ADC_Start_DMA+0x114>
      __HAL_UNLOCK(hadc);
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 8001d10:	4638      	mov	r0, r7
 8001d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8001d14:	2702      	movs	r7, #2
 8001d16:	e7fb      	b.n	8001d10 <HAL_ADC_Start_DMA+0x114>
 8001d18:	40012400 	.word	0x40012400
 8001d1c:	40012800 	.word	0x40012800
 8001d20:	080019b9 	.word	0x080019b9
 8001d24:	08001a0b 	.word	0x08001a0b
 8001d28:	08001a17 	.word	0x08001a17

08001d2c <ADC_ConversionStop_Disable>:
{
 8001d2c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001d2e:	6803      	ldr	r3, [r0, #0]
 8001d30:	689a      	ldr	r2, [r3, #8]
 8001d32:	f012 0f01 	tst.w	r2, #1
 8001d36:	d101      	bne.n	8001d3c <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001d38:	2000      	movs	r0, #0
}
 8001d3a:	bd38      	pop	{r3, r4, r5, pc}
 8001d3c:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8001d3e:	689a      	ldr	r2, [r3, #8]
 8001d40:	f022 0201 	bic.w	r2, r2, #1
 8001d44:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001d46:	f7ff fe1d 	bl	8001984 <HAL_GetTick>
 8001d4a:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001d4c:	6823      	ldr	r3, [r4, #0]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f013 0f01 	tst.w	r3, #1
 8001d54:	d013      	beq.n	8001d7e <ADC_ConversionStop_Disable+0x52>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d56:	f7ff fe15 	bl	8001984 <HAL_GetTick>
 8001d5a:	1b43      	subs	r3, r0, r5
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d9f5      	bls.n	8001d4c <ADC_ConversionStop_Disable+0x20>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001d60:	6823      	ldr	r3, [r4, #0]
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f013 0f01 	tst.w	r3, #1
 8001d68:	d0f0      	beq.n	8001d4c <ADC_ConversionStop_Disable+0x20>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d6a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d6c:	f043 0310 	orr.w	r3, r3, #16
 8001d70:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	e7dd      	b.n	8001d3a <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 8001d7e:	2000      	movs	r0, #0
 8001d80:	e7db      	b.n	8001d3a <ADC_ConversionStop_Disable+0xe>
	...

08001d84 <HAL_ADC_Init>:
  if(hadc == NULL)
 8001d84:	2800      	cmp	r0, #0
 8001d86:	d07b      	beq.n	8001e80 <HAL_ADC_Init+0xfc>
{
 8001d88:	b570      	push	{r4, r5, r6, lr}
 8001d8a:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d8c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d04d      	beq.n	8001e2e <HAL_ADC_Init+0xaa>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001d92:	4620      	mov	r0, r4
 8001d94:	f7ff ffca 	bl	8001d2c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d98:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001d9a:	f013 0310 	ands.w	r3, r3, #16
 8001d9e:	d169      	bne.n	8001e74 <HAL_ADC_Init+0xf0>
 8001da0:	2800      	cmp	r0, #0
 8001da2:	d167      	bne.n	8001e74 <HAL_ADC_Init+0xf0>
    ADC_STATE_CLR_SET(hadc->State,
 8001da4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001da6:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8001daa:	f022 0202 	bic.w	r2, r2, #2
 8001dae:	f042 0202 	orr.w	r2, r2, #2
 8001db2:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001db4:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001db6:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001db8:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001dba:	7b21      	ldrb	r1, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001dbc:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001dc0:	68a5      	ldr	r5, [r4, #8]
 8001dc2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8001dc6:	d002      	beq.n	8001dce <HAL_ADC_Init+0x4a>
 8001dc8:	2d01      	cmp	r5, #1
 8001dca:	d036      	beq.n	8001e3a <HAL_ADC_Init+0xb6>
 8001dcc:	461d      	mov	r5, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dce:	7d26      	ldrb	r6, [r4, #20]
 8001dd0:	2e01      	cmp	r6, #1
 8001dd2:	d035      	beq.n	8001e40 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 8001dd4:	6826      	ldr	r6, [r4, #0]
 8001dd6:	6871      	ldr	r1, [r6, #4]
 8001dd8:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8001ddc:	4329      	orrs	r1, r5
 8001dde:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8001de0:	6825      	ldr	r5, [r4, #0]
 8001de2:	68ae      	ldr	r6, [r5, #8]
 8001de4:	4927      	ldr	r1, [pc, #156]	; (8001e84 <HAL_ADC_Init+0x100>)
 8001de6:	4031      	ands	r1, r6
 8001de8:	4311      	orrs	r1, r2
 8001dea:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001dec:	68a1      	ldr	r1, [r4, #8]
 8001dee:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001df2:	d001      	beq.n	8001df8 <HAL_ADC_Init+0x74>
 8001df4:	2901      	cmp	r1, #1
 8001df6:	d102      	bne.n	8001dfe <HAL_ADC_Init+0x7a>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001df8:	6923      	ldr	r3, [r4, #16]
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001dfe:	6825      	ldr	r5, [r4, #0]
 8001e00:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8001e02:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 8001e06:	430b      	orrs	r3, r1
 8001e08:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001e0a:	6823      	ldr	r3, [r4, #0]
 8001e0c:	6899      	ldr	r1, [r3, #8]
 8001e0e:	4b1e      	ldr	r3, [pc, #120]	; (8001e88 <HAL_ADC_Init+0x104>)
 8001e10:	400b      	ands	r3, r1
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d025      	beq.n	8001e62 <HAL_ADC_Init+0xde>
      ADC_STATE_CLR_SET(hadc->State,
 8001e16:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e18:	f023 0312 	bic.w	r3, r3, #18
 8001e1c:	f043 0310 	orr.w	r3, r3, #16
 8001e20:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e22:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001e24:	f043 0301 	orr.w	r3, r3, #1
 8001e28:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8001e2a:	2001      	movs	r0, #1
 8001e2c:	e027      	b.n	8001e7e <HAL_ADC_Init+0xfa>
    ADC_CLEAR_ERRORCODE(hadc);
 8001e2e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001e30:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8001e34:	f7ff fbce 	bl	80015d4 <HAL_ADC_MspInit>
 8001e38:	e7ab      	b.n	8001d92 <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e3a:	f44f 7580 	mov.w	r5, #256	; 0x100
 8001e3e:	e7c6      	b.n	8001dce <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e40:	b931      	cbnz	r1, 8001e50 <HAL_ADC_Init+0xcc>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e42:	69a1      	ldr	r1, [r4, #24]
 8001e44:	3901      	subs	r1, #1
 8001e46:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8001e4a:	f441 6500 	orr.w	r5, r1, #2048	; 0x800
 8001e4e:	e7c1      	b.n	8001dd4 <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e50:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001e52:	f041 0120 	orr.w	r1, r1, #32
 8001e56:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e58:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001e5a:	f041 0101 	orr.w	r1, r1, #1
 8001e5e:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001e60:	e7b8      	b.n	8001dd4 <HAL_ADC_Init+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 8001e62:	2300      	movs	r3, #0
 8001e64:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001e66:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e68:	f023 0303 	bic.w	r3, r3, #3
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	62a3      	str	r3, [r4, #40]	; 0x28
 8001e72:	e004      	b.n	8001e7e <HAL_ADC_Init+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001e76:	f043 0310 	orr.w	r3, r3, #16
 8001e7a:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8001e7c:	2001      	movs	r0, #1
}
 8001e7e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001e80:	2001      	movs	r0, #1
}
 8001e82:	4770      	bx	lr
 8001e84:	ffe1f7fd 	.word	0xffe1f7fd
 8001e88:	ff1f0efe 	.word	0xff1f0efe

08001e8c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e8c:	4a07      	ldr	r2, [pc, #28]	; (8001eac <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001e8e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e90:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e94:	041b      	lsls	r3, r3, #16
 8001e96:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e98:	0200      	lsls	r0, r0, #8
 8001e9a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e9e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001ea0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ea4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001ea8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001eaa:	4770      	bx	lr
 8001eac:	e000ed00 	.word	0xe000ed00

08001eb0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eb0:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb2:	4b19      	ldr	r3, [pc, #100]	; (8001f18 <HAL_NVIC_SetPriority+0x68>)
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eba:	f1c3 0c07 	rsb	ip, r3, #7
 8001ebe:	f1bc 0f04 	cmp.w	ip, #4
 8001ec2:	bf28      	it	cs
 8001ec4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ec8:	f103 0e04 	add.w	lr, r3, #4
 8001ecc:	f1be 0f06 	cmp.w	lr, #6
 8001ed0:	d918      	bls.n	8001f04 <HAL_NVIC_SetPriority+0x54>
 8001ed2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed4:	f04f 3eff 	mov.w	lr, #4294967295
 8001ed8:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001edc:	ea21 010c 	bic.w	r1, r1, ip
 8001ee0:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee2:	fa0e f303 	lsl.w	r3, lr, r3
 8001ee6:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001eea:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001eec:	2800      	cmp	r0, #0
 8001eee:	db0b      	blt.n	8001f08 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ef0:	0109      	lsls	r1, r1, #4
 8001ef2:	b2c9      	uxtb	r1, r1
 8001ef4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001ef8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001efc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001f00:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f04:	2300      	movs	r3, #0
 8001f06:	e7e5      	b.n	8001ed4 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f08:	f000 000f 	and.w	r0, r0, #15
 8001f0c:	0109      	lsls	r1, r1, #4
 8001f0e:	b2c9      	uxtb	r1, r1
 8001f10:	4b02      	ldr	r3, [pc, #8]	; (8001f1c <HAL_NVIC_SetPriority+0x6c>)
 8001f12:	5419      	strb	r1, [r3, r0]
 8001f14:	e7f4      	b.n	8001f00 <HAL_NVIC_SetPriority+0x50>
 8001f16:	bf00      	nop
 8001f18:	e000ed00 	.word	0xe000ed00
 8001f1c:	e000ed14 	.word	0xe000ed14

08001f20 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001f20:	2800      	cmp	r0, #0
 8001f22:	db07      	blt.n	8001f34 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f24:	f000 021f 	and.w	r2, r0, #31
 8001f28:	0940      	lsrs	r0, r0, #5
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	4093      	lsls	r3, r2
 8001f2e:	4a02      	ldr	r2, [pc, #8]	; (8001f38 <HAL_NVIC_EnableIRQ+0x18>)
 8001f30:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000e100 	.word	0xe000e100

08001f3c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f3c:	3801      	subs	r0, #1
 8001f3e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001f42:	d20b      	bcs.n	8001f5c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f44:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8001f48:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f4a:	4a05      	ldr	r2, [pc, #20]	; (8001f60 <HAL_SYSTICK_Config+0x24>)
 8001f4c:	21f0      	movs	r1, #240	; 0xf0
 8001f4e:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f52:	2000      	movs	r0, #0
 8001f54:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f56:	2207      	movs	r2, #7
 8001f58:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f5a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001f5c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001f5e:	4770      	bx	lr
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f64:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f66:	2401      	movs	r4, #1
 8001f68:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8001f6a:	40ac      	lsls	r4, r5
 8001f6c:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8001f6e:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001f70:	6804      	ldr	r4, [r0, #0]
 8001f72:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f74:	6843      	ldr	r3, [r0, #4]
 8001f76:	2b10      	cmp	r3, #16
 8001f78:	d005      	beq.n	8001f86 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001f7a:	6803      	ldr	r3, [r0, #0]
 8001f7c:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001f7e:	6803      	ldr	r3, [r0, #0]
 8001f80:	60da      	str	r2, [r3, #12]
  }
}
 8001f82:	bc30      	pop	{r4, r5}
 8001f84:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001f86:	6803      	ldr	r3, [r0, #0]
 8001f88:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001f8a:	6803      	ldr	r3, [r0, #0]
 8001f8c:	60d9      	str	r1, [r3, #12]
 8001f8e:	e7f8      	b.n	8001f82 <DMA_SetConfig+0x1e>

08001f90 <HAL_DMA_Init>:
  if(hdma == NULL)
 8001f90:	b360      	cbz	r0, 8001fec <HAL_DMA_Init+0x5c>
{
 8001f92:	b410      	push	{r4}
 8001f94:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001f96:	6801      	ldr	r1, [r0, #0]
 8001f98:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <HAL_DMA_Init+0x60>)
 8001f9a:	440b      	add	r3, r1
 8001f9c:	4815      	ldr	r0, [pc, #84]	; (8001ff4 <HAL_DMA_Init+0x64>)
 8001f9e:	fba0 0303 	umull	r0, r3, r0, r3
 8001fa2:	091b      	lsrs	r3, r3, #4
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001fa8:	4b13      	ldr	r3, [pc, #76]	; (8001ff8 <HAL_DMA_Init+0x68>)
 8001faa:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fac:	2302      	movs	r3, #2
 8001fae:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001fb2:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001fb4:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 8001fb8:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001fbc:	6853      	ldr	r3, [r2, #4]
 8001fbe:	6894      	ldr	r4, [r2, #8]
 8001fc0:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fc2:	68d4      	ldr	r4, [r2, #12]
 8001fc4:	4323      	orrs	r3, r4
 8001fc6:	6914      	ldr	r4, [r2, #16]
 8001fc8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fca:	6954      	ldr	r4, [r2, #20]
 8001fcc:	4323      	orrs	r3, r4
 8001fce:	6994      	ldr	r4, [r2, #24]
 8001fd0:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fd2:	69d4      	ldr	r4, [r2, #28]
 8001fd4:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001fd6:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8001fd8:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fda:	2000      	movs	r0, #0
 8001fdc:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001fe4:	f882 0020 	strb.w	r0, [r2, #32]
}
 8001fe8:	bc10      	pop	{r4}
 8001fea:	4770      	bx	lr
    return HAL_ERROR;
 8001fec:	2001      	movs	r0, #1
}
 8001fee:	4770      	bx	lr
 8001ff0:	bffdfff8 	.word	0xbffdfff8
 8001ff4:	cccccccd 	.word	0xcccccccd
 8001ff8:	40020000 	.word	0x40020000

08001ffc <HAL_DMA_Start_IT>:
{
 8001ffc:	b538      	push	{r3, r4, r5, lr}
 8001ffe:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8002000:	f890 0020 	ldrb.w	r0, [r0, #32]
 8002004:	2801      	cmp	r0, #1
 8002006:	d031      	beq.n	800206c <HAL_DMA_Start_IT+0x70>
 8002008:	2001      	movs	r0, #1
 800200a:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 800200e:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
 8002012:	2801      	cmp	r0, #1
 8002014:	d004      	beq.n	8002020 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 8002016:	2300      	movs	r3, #0
 8002018:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 800201c:	2002      	movs	r0, #2
}
 800201e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002020:	2002      	movs	r0, #2
 8002022:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002026:	2000      	movs	r0, #0
 8002028:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 800202a:	6825      	ldr	r5, [r4, #0]
 800202c:	6828      	ldr	r0, [r5, #0]
 800202e:	f020 0001 	bic.w	r0, r0, #1
 8002032:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002034:	4620      	mov	r0, r4
 8002036:	f7ff ff95 	bl	8001f64 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 800203a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800203c:	b15b      	cbz	r3, 8002056 <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800203e:	6822      	ldr	r2, [r4, #0]
 8002040:	6813      	ldr	r3, [r2, #0]
 8002042:	f043 030e 	orr.w	r3, r3, #14
 8002046:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8002048:	6822      	ldr	r2, [r4, #0]
 800204a:	6813      	ldr	r3, [r2, #0]
 800204c:	f043 0301 	orr.w	r3, r3, #1
 8002050:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002052:	2000      	movs	r0, #0
 8002054:	e7e3      	b.n	800201e <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002056:	6822      	ldr	r2, [r4, #0]
 8002058:	6813      	ldr	r3, [r2, #0]
 800205a:	f023 0304 	bic.w	r3, r3, #4
 800205e:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002060:	6822      	ldr	r2, [r4, #0]
 8002062:	6813      	ldr	r3, [r2, #0]
 8002064:	f043 030a 	orr.w	r3, r3, #10
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	e7ed      	b.n	8002048 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 800206c:	2002      	movs	r0, #2
 800206e:	e7d6      	b.n	800201e <HAL_DMA_Start_IT+0x22>

08002070 <HAL_DMA_IRQHandler>:
{
 8002070:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002072:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8002074:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002076:	6804      	ldr	r4, [r0, #0]
 8002078:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800207a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800207c:	2304      	movs	r3, #4
 800207e:	408b      	lsls	r3, r1
 8002080:	4213      	tst	r3, r2
 8002082:	d035      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x80>
 8002084:	f015 0f04 	tst.w	r5, #4
 8002088:	d032      	beq.n	80020f0 <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800208a:	6823      	ldr	r3, [r4, #0]
 800208c:	f013 0f20 	tst.w	r3, #32
 8002090:	d103      	bne.n	800209a <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002092:	6823      	ldr	r3, [r4, #0]
 8002094:	f023 0304 	bic.w	r3, r3, #4
 8002098:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800209a:	6803      	ldr	r3, [r0, #0]
 800209c:	4a43      	ldr	r2, [pc, #268]	; (80021ac <HAL_DMA_IRQHandler+0x13c>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d014      	beq.n	80020cc <HAL_DMA_IRQHandler+0x5c>
 80020a2:	3214      	adds	r2, #20
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d018      	beq.n	80020da <HAL_DMA_IRQHandler+0x6a>
 80020a8:	3214      	adds	r2, #20
 80020aa:	4293      	cmp	r3, r2
 80020ac:	d017      	beq.n	80020de <HAL_DMA_IRQHandler+0x6e>
 80020ae:	3214      	adds	r2, #20
 80020b0:	4293      	cmp	r3, r2
 80020b2:	d017      	beq.n	80020e4 <HAL_DMA_IRQHandler+0x74>
 80020b4:	3214      	adds	r2, #20
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d017      	beq.n	80020ea <HAL_DMA_IRQHandler+0x7a>
 80020ba:	3214      	adds	r2, #20
 80020bc:	4293      	cmp	r3, r2
 80020be:	d002      	beq.n	80020c6 <HAL_DMA_IRQHandler+0x56>
 80020c0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80020c4:	e003      	b.n	80020ce <HAL_DMA_IRQHandler+0x5e>
 80020c6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80020ca:	e000      	b.n	80020ce <HAL_DMA_IRQHandler+0x5e>
 80020cc:	2204      	movs	r2, #4
 80020ce:	4b38      	ldr	r3, [pc, #224]	; (80021b0 <HAL_DMA_IRQHandler+0x140>)
 80020d0:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 80020d2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80020d4:	b103      	cbz	r3, 80020d8 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 80020d6:	4798      	blx	r3
}
 80020d8:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80020da:	2240      	movs	r2, #64	; 0x40
 80020dc:	e7f7      	b.n	80020ce <HAL_DMA_IRQHandler+0x5e>
 80020de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020e2:	e7f4      	b.n	80020ce <HAL_DMA_IRQHandler+0x5e>
 80020e4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020e8:	e7f1      	b.n	80020ce <HAL_DMA_IRQHandler+0x5e>
 80020ea:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80020ee:	e7ee      	b.n	80020ce <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80020f0:	2302      	movs	r3, #2
 80020f2:	408b      	lsls	r3, r1
 80020f4:	4213      	tst	r3, r2
 80020f6:	d03c      	beq.n	8002172 <HAL_DMA_IRQHandler+0x102>
 80020f8:	f015 0f02 	tst.w	r5, #2
 80020fc:	d039      	beq.n	8002172 <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	f013 0f20 	tst.w	r3, #32
 8002104:	d106      	bne.n	8002114 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002106:	6823      	ldr	r3, [r4, #0]
 8002108:	f023 030a 	bic.w	r3, r3, #10
 800210c:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800210e:	2301      	movs	r3, #1
 8002110:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002114:	6803      	ldr	r3, [r0, #0]
 8002116:	4a25      	ldr	r2, [pc, #148]	; (80021ac <HAL_DMA_IRQHandler+0x13c>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d014      	beq.n	8002146 <HAL_DMA_IRQHandler+0xd6>
 800211c:	3214      	adds	r2, #20
 800211e:	4293      	cmp	r3, r2
 8002120:	d01c      	beq.n	800215c <HAL_DMA_IRQHandler+0xec>
 8002122:	3214      	adds	r2, #20
 8002124:	4293      	cmp	r3, r2
 8002126:	d01b      	beq.n	8002160 <HAL_DMA_IRQHandler+0xf0>
 8002128:	3214      	adds	r2, #20
 800212a:	4293      	cmp	r3, r2
 800212c:	d01b      	beq.n	8002166 <HAL_DMA_IRQHandler+0xf6>
 800212e:	3214      	adds	r2, #20
 8002130:	4293      	cmp	r3, r2
 8002132:	d01b      	beq.n	800216c <HAL_DMA_IRQHandler+0xfc>
 8002134:	3214      	adds	r2, #20
 8002136:	4293      	cmp	r3, r2
 8002138:	d002      	beq.n	8002140 <HAL_DMA_IRQHandler+0xd0>
 800213a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800213e:	e003      	b.n	8002148 <HAL_DMA_IRQHandler+0xd8>
 8002140:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002144:	e000      	b.n	8002148 <HAL_DMA_IRQHandler+0xd8>
 8002146:	2202      	movs	r2, #2
 8002148:	4b19      	ldr	r3, [pc, #100]	; (80021b0 <HAL_DMA_IRQHandler+0x140>)
 800214a:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 800214c:	2300      	movs	r3, #0
 800214e:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002152:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0bf      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8002158:	4798      	blx	r3
 800215a:	e7bd      	b.n	80020d8 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800215c:	2220      	movs	r2, #32
 800215e:	e7f3      	b.n	8002148 <HAL_DMA_IRQHandler+0xd8>
 8002160:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002164:	e7f0      	b.n	8002148 <HAL_DMA_IRQHandler+0xd8>
 8002166:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800216a:	e7ed      	b.n	8002148 <HAL_DMA_IRQHandler+0xd8>
 800216c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002170:	e7ea      	b.n	8002148 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002172:	2308      	movs	r3, #8
 8002174:	fa03 f101 	lsl.w	r1, r3, r1
 8002178:	4211      	tst	r1, r2
 800217a:	d0ad      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x68>
 800217c:	f015 0f08 	tst.w	r5, #8
 8002180:	d0aa      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002182:	6823      	ldr	r3, [r4, #0]
 8002184:	f023 030e 	bic.w	r3, r3, #14
 8002188:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800218a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800218c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800218e:	2301      	movs	r3, #1
 8002190:	fa03 f202 	lsl.w	r2, r3, r2
 8002194:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002196:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8002198:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800219c:	2300      	movs	r3, #0
 800219e:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80021a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d097      	beq.n	80020d8 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 80021a8:	4798      	blx	r3
  return;
 80021aa:	e795      	b.n	80020d8 <HAL_DMA_IRQHandler+0x68>
 80021ac:	40020008 	.word	0x40020008
 80021b0:	40020000 	.word	0x40020000

080021b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021b4:	b570      	push	{r4, r5, r6, lr}
 80021b6:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80021b8:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80021ba:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021bc:	e0a6      	b.n	800230c <HAL_GPIO_Init+0x158>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021be:	4d80      	ldr	r5, [pc, #512]	; (80023c0 <HAL_GPIO_Init+0x20c>)
 80021c0:	42aa      	cmp	r2, r5
 80021c2:	d010      	beq.n	80021e6 <HAL_GPIO_Init+0x32>
 80021c4:	d907      	bls.n	80021d6 <HAL_GPIO_Init+0x22>
 80021c6:	4d7f      	ldr	r5, [pc, #508]	; (80023c4 <HAL_GPIO_Init+0x210>)
 80021c8:	42aa      	cmp	r2, r5
 80021ca:	d00c      	beq.n	80021e6 <HAL_GPIO_Init+0x32>
 80021cc:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
 80021d0:	42aa      	cmp	r2, r5
 80021d2:	d008      	beq.n	80021e6 <HAL_GPIO_Init+0x32>
 80021d4:	e013      	b.n	80021fe <HAL_GPIO_Init+0x4a>
 80021d6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80021da:	42aa      	cmp	r2, r5
 80021dc:	d003      	beq.n	80021e6 <HAL_GPIO_Init+0x32>
 80021de:	f505 2570 	add.w	r5, r5, #983040	; 0xf0000
 80021e2:	42aa      	cmp	r2, r5
 80021e4:	d107      	bne.n	80021f6 <HAL_GPIO_Init+0x42>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021e6:	688a      	ldr	r2, [r1, #8]
 80021e8:	2a00      	cmp	r2, #0
 80021ea:	d058      	beq.n	800229e <HAL_GPIO_Init+0xea>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021ec:	2a01      	cmp	r2, #1
 80021ee:	d051      	beq.n	8002294 <HAL_GPIO_Init+0xe0>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 80021f0:	6143      	str	r3, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021f2:	2408      	movs	r4, #8
 80021f4:	e003      	b.n	80021fe <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80021f6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80021fa:	42aa      	cmp	r2, r5
 80021fc:	d0f3      	beq.n	80021e6 <HAL_GPIO_Init+0x32>
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021fe:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 8002202:	d84e      	bhi.n	80022a2 <HAL_GPIO_Init+0xee>
 8002204:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002206:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 800220a:	d84c      	bhi.n	80022a6 <HAL_GPIO_Init+0xf2>
 800220c:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002210:	6833      	ldr	r3, [r6, #0]
 8002212:	250f      	movs	r5, #15
 8002214:	4095      	lsls	r5, r2
 8002216:	ea23 0305 	bic.w	r3, r3, r5
 800221a:	fa04 f202 	lsl.w	r2, r4, r2
 800221e:	4313      	orrs	r3, r2
 8002220:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002222:	684b      	ldr	r3, [r1, #4]
 8002224:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002228:	d06e      	beq.n	8002308 <HAL_GPIO_Init+0x154>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800222a:	4b67      	ldr	r3, [pc, #412]	; (80023c8 <HAL_GPIO_Init+0x214>)
 800222c:	699a      	ldr	r2, [r3, #24]
 800222e:	f042 0201 	orr.w	r2, r2, #1
 8002232:	619a      	str	r2, [r3, #24]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	9301      	str	r3, [sp, #4]
 800223c:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 800223e:	ea4f 029c 	mov.w	r2, ip, lsr #2
 8002242:	1c95      	adds	r5, r2, #2
 8002244:	4b61      	ldr	r3, [pc, #388]	; (80023cc <HAL_GPIO_Init+0x218>)
 8002246:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800224a:	f00c 0303 	and.w	r3, ip, #3
 800224e:	009d      	lsls	r5, r3, #2
 8002250:	230f      	movs	r3, #15
 8002252:	40ab      	lsls	r3, r5
 8002254:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002258:	4b5d      	ldr	r3, [pc, #372]	; (80023d0 <HAL_GPIO_Init+0x21c>)
 800225a:	4298      	cmp	r0, r3
 800225c:	d029      	beq.n	80022b2 <HAL_GPIO_Init+0xfe>
 800225e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002262:	4298      	cmp	r0, r3
 8002264:	f000 808e 	beq.w	8002384 <HAL_GPIO_Init+0x1d0>
 8002268:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800226c:	4298      	cmp	r0, r3
 800226e:	f000 808b 	beq.w	8002388 <HAL_GPIO_Init+0x1d4>
 8002272:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002276:	4298      	cmp	r0, r3
 8002278:	d019      	beq.n	80022ae <HAL_GPIO_Init+0xfa>
 800227a:	2304      	movs	r3, #4
 800227c:	e01a      	b.n	80022b4 <HAL_GPIO_Init+0x100>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800227e:	68cc      	ldr	r4, [r1, #12]
          break;
 8002280:	e7bd      	b.n	80021fe <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002282:	68cc      	ldr	r4, [r1, #12]
 8002284:	3404      	adds	r4, #4
          break;
 8002286:	e7ba      	b.n	80021fe <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002288:	68cc      	ldr	r4, [r1, #12]
 800228a:	3408      	adds	r4, #8
          break;
 800228c:	e7b7      	b.n	80021fe <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800228e:	68cc      	ldr	r4, [r1, #12]
 8002290:	340c      	adds	r4, #12
          break;
 8002292:	e7b4      	b.n	80021fe <HAL_GPIO_Init+0x4a>
            GPIOx->BSRR = ioposition;
 8002294:	6103      	str	r3, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002296:	2408      	movs	r4, #8
 8002298:	e7b1      	b.n	80021fe <HAL_GPIO_Init+0x4a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800229a:	2400      	movs	r4, #0
 800229c:	e7af      	b.n	80021fe <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800229e:	2404      	movs	r4, #4
 80022a0:	e7ad      	b.n	80021fe <HAL_GPIO_Init+0x4a>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022a2:	1d06      	adds	r6, r0, #4
 80022a4:	e7af      	b.n	8002206 <HAL_GPIO_Init+0x52>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80022a6:	f1ac 0208 	sub.w	r2, ip, #8
 80022aa:	0092      	lsls	r2, r2, #2
 80022ac:	e7b0      	b.n	8002210 <HAL_GPIO_Init+0x5c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022ae:	2303      	movs	r3, #3
 80022b0:	e000      	b.n	80022b4 <HAL_GPIO_Init+0x100>
 80022b2:	2300      	movs	r3, #0
 80022b4:	40ab      	lsls	r3, r5
 80022b6:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 80022b8:	3202      	adds	r2, #2
 80022ba:	4d44      	ldr	r5, [pc, #272]	; (80023cc <HAL_GPIO_Init+0x218>)
 80022bc:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022c0:	684b      	ldr	r3, [r1, #4]
 80022c2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80022c6:	d061      	beq.n	800238c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022c8:	4a42      	ldr	r2, [pc, #264]	; (80023d4 <HAL_GPIO_Init+0x220>)
 80022ca:	6813      	ldr	r3, [r2, #0]
 80022cc:	ea43 030e 	orr.w	r3, r3, lr
 80022d0:	6013      	str	r3, [r2, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022d2:	684b      	ldr	r3, [r1, #4]
 80022d4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80022d8:	d05e      	beq.n	8002398 <HAL_GPIO_Init+0x1e4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022da:	4a3e      	ldr	r2, [pc, #248]	; (80023d4 <HAL_GPIO_Init+0x220>)
 80022dc:	6853      	ldr	r3, [r2, #4]
 80022de:	ea43 030e 	orr.w	r3, r3, lr
 80022e2:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022e4:	684b      	ldr	r3, [r1, #4]
 80022e6:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80022ea:	d05b      	beq.n	80023a4 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022ec:	4a39      	ldr	r2, [pc, #228]	; (80023d4 <HAL_GPIO_Init+0x220>)
 80022ee:	6893      	ldr	r3, [r2, #8]
 80022f0:	ea43 030e 	orr.w	r3, r3, lr
 80022f4:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022f6:	684b      	ldr	r3, [r1, #4]
 80022f8:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80022fc:	d058      	beq.n	80023b0 <HAL_GPIO_Init+0x1fc>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022fe:	4a35      	ldr	r2, [pc, #212]	; (80023d4 <HAL_GPIO_Init+0x220>)
 8002300:	68d3      	ldr	r3, [r2, #12]
 8002302:	ea43 030e 	orr.w	r3, r3, lr
 8002306:	60d3      	str	r3, [r2, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 8002308:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800230c:	680a      	ldr	r2, [r1, #0]
 800230e:	fa32 f30c 	lsrs.w	r3, r2, ip
 8002312:	d053      	beq.n	80023bc <HAL_GPIO_Init+0x208>
    ioposition = (0x01uL << position);
 8002314:	2301      	movs	r3, #1
 8002316:	fa03 f30c 	lsl.w	r3, r3, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800231a:	ea02 0e03 	and.w	lr, r2, r3
    if (iocurrent == ioposition)
 800231e:	ea33 0202 	bics.w	r2, r3, r2
 8002322:	d1f1      	bne.n	8002308 <HAL_GPIO_Init+0x154>
      switch (GPIO_Init->Mode)
 8002324:	684a      	ldr	r2, [r1, #4]
 8002326:	2a12      	cmp	r2, #18
 8002328:	f63f af49 	bhi.w	80021be <HAL_GPIO_Init+0xa>
 800232c:	2a12      	cmp	r2, #18
 800232e:	f63f af66 	bhi.w	80021fe <HAL_GPIO_Init+0x4a>
 8002332:	a501      	add	r5, pc, #4	; (adr r5, 8002338 <HAL_GPIO_Init+0x184>)
 8002334:	f855 f022 	ldr.w	pc, [r5, r2, lsl #2]
 8002338:	080021e7 	.word	0x080021e7
 800233c:	0800227f 	.word	0x0800227f
 8002340:	08002289 	.word	0x08002289
 8002344:	0800229b 	.word	0x0800229b
 8002348:	080021ff 	.word	0x080021ff
 800234c:	080021ff 	.word	0x080021ff
 8002350:	080021ff 	.word	0x080021ff
 8002354:	080021ff 	.word	0x080021ff
 8002358:	080021ff 	.word	0x080021ff
 800235c:	080021ff 	.word	0x080021ff
 8002360:	080021ff 	.word	0x080021ff
 8002364:	080021ff 	.word	0x080021ff
 8002368:	080021ff 	.word	0x080021ff
 800236c:	080021ff 	.word	0x080021ff
 8002370:	080021ff 	.word	0x080021ff
 8002374:	080021ff 	.word	0x080021ff
 8002378:	080021ff 	.word	0x080021ff
 800237c:	08002283 	.word	0x08002283
 8002380:	0800228f 	.word	0x0800228f
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002384:	2301      	movs	r3, #1
 8002386:	e795      	b.n	80022b4 <HAL_GPIO_Init+0x100>
 8002388:	2302      	movs	r3, #2
 800238a:	e793      	b.n	80022b4 <HAL_GPIO_Init+0x100>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800238c:	4a11      	ldr	r2, [pc, #68]	; (80023d4 <HAL_GPIO_Init+0x220>)
 800238e:	6813      	ldr	r3, [r2, #0]
 8002390:	ea23 030e 	bic.w	r3, r3, lr
 8002394:	6013      	str	r3, [r2, #0]
 8002396:	e79c      	b.n	80022d2 <HAL_GPIO_Init+0x11e>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002398:	4a0e      	ldr	r2, [pc, #56]	; (80023d4 <HAL_GPIO_Init+0x220>)
 800239a:	6853      	ldr	r3, [r2, #4]
 800239c:	ea23 030e 	bic.w	r3, r3, lr
 80023a0:	6053      	str	r3, [r2, #4]
 80023a2:	e79f      	b.n	80022e4 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80023a4:	4a0b      	ldr	r2, [pc, #44]	; (80023d4 <HAL_GPIO_Init+0x220>)
 80023a6:	6893      	ldr	r3, [r2, #8]
 80023a8:	ea23 030e 	bic.w	r3, r3, lr
 80023ac:	6093      	str	r3, [r2, #8]
 80023ae:	e7a2      	b.n	80022f6 <HAL_GPIO_Init+0x142>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80023b0:	4a08      	ldr	r2, [pc, #32]	; (80023d4 <HAL_GPIO_Init+0x220>)
 80023b2:	68d3      	ldr	r3, [r2, #12]
 80023b4:	ea23 030e 	bic.w	r3, r3, lr
 80023b8:	60d3      	str	r3, [r2, #12]
 80023ba:	e7a5      	b.n	8002308 <HAL_GPIO_Init+0x154>
  }
}
 80023bc:	b002      	add	sp, #8
 80023be:	bd70      	pop	{r4, r5, r6, pc}
 80023c0:	10220000 	.word	0x10220000
 80023c4:	10310000 	.word	0x10310000
 80023c8:	40021000 	.word	0x40021000
 80023cc:	40010000 	.word	0x40010000
 80023d0:	40010800 	.word	0x40010800
 80023d4:	40010400 	.word	0x40010400

080023d8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023d8:	b10a      	cbz	r2, 80023de <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023da:	6101      	str	r1, [r0, #16]
 80023dc:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80023de:	0409      	lsls	r1, r1, #16
 80023e0:	6101      	str	r1, [r0, #16]
  }
}
 80023e2:	4770      	bx	lr

080023e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80023e4:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80023e6:	4b08      	ldr	r3, [pc, #32]	; (8002408 <RCC_Delay+0x24>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a08      	ldr	r2, [pc, #32]	; (800240c <RCC_Delay+0x28>)
 80023ec:	fba2 2303 	umull	r2, r3, r2, r3
 80023f0:	0a5b      	lsrs	r3, r3, #9
 80023f2:	fb00 f303 	mul.w	r3, r0, r3
 80023f6:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80023f8:	bf00      	nop
  }
  while (Delay --);
 80023fa:	9b01      	ldr	r3, [sp, #4]
 80023fc:	1e5a      	subs	r2, r3, #1
 80023fe:	9201      	str	r2, [sp, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d1f9      	bne.n	80023f8 <RCC_Delay+0x14>
}
 8002404:	b002      	add	sp, #8
 8002406:	4770      	bx	lr
 8002408:	20000000 	.word	0x20000000
 800240c:	10624dd3 	.word	0x10624dd3

08002410 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002410:	2800      	cmp	r0, #0
 8002412:	f000 81f1 	beq.w	80027f8 <HAL_RCC_OscConfig+0x3e8>
{
 8002416:	b570      	push	{r4, r5, r6, lr}
 8002418:	b082      	sub	sp, #8
 800241a:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800241c:	6803      	ldr	r3, [r0, #0]
 800241e:	f013 0f01 	tst.w	r3, #1
 8002422:	d02c      	beq.n	800247e <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002424:	4b99      	ldr	r3, [pc, #612]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	f003 030c 	and.w	r3, r3, #12
 800242c:	2b04      	cmp	r3, #4
 800242e:	d01d      	beq.n	800246c <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002430:	4b96      	ldr	r3, [pc, #600]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f003 030c 	and.w	r3, r3, #12
 8002438:	2b08      	cmp	r3, #8
 800243a:	d012      	beq.n	8002462 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800243c:	6863      	ldr	r3, [r4, #4]
 800243e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002442:	d041      	beq.n	80024c8 <HAL_RCC_OscConfig+0xb8>
 8002444:	2b00      	cmp	r3, #0
 8002446:	d155      	bne.n	80024f4 <HAL_RCC_OscConfig+0xe4>
 8002448:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800244c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002456:	601a      	str	r2, [r3, #0]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800245e:	601a      	str	r2, [r3, #0]
 8002460:	e037      	b.n	80024d2 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002462:	4b8a      	ldr	r3, [pc, #552]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800246a:	d0e7      	beq.n	800243c <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800246c:	4b87      	ldr	r3, [pc, #540]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002474:	d003      	beq.n	800247e <HAL_RCC_OscConfig+0x6e>
 8002476:	6863      	ldr	r3, [r4, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 81bf 	beq.w	80027fc <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800247e:	6823      	ldr	r3, [r4, #0]
 8002480:	f013 0f02 	tst.w	r3, #2
 8002484:	d075      	beq.n	8002572 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002486:	4b81      	ldr	r3, [pc, #516]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f013 0f0c 	tst.w	r3, #12
 800248e:	d05f      	beq.n	8002550 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002490:	4b7e      	ldr	r3, [pc, #504]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 030c 	and.w	r3, r3, #12
 8002498:	2b08      	cmp	r3, #8
 800249a:	d054      	beq.n	8002546 <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800249c:	6923      	ldr	r3, [r4, #16]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f000 808a 	beq.w	80025b8 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 80024a4:	4b7a      	ldr	r3, [pc, #488]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80024a6:	2201      	movs	r2, #1
 80024a8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80024aa:	f7ff fa6b 	bl	8001984 <HAL_GetTick>
 80024ae:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b0:	4b76      	ldr	r3, [pc, #472]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f013 0f02 	tst.w	r3, #2
 80024b8:	d175      	bne.n	80025a6 <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024ba:	f7ff fa63 	bl	8001984 <HAL_GetTick>
 80024be:	1b40      	subs	r0, r0, r5
 80024c0:	2802      	cmp	r0, #2
 80024c2:	d9f5      	bls.n	80024b0 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 80024c4:	2003      	movs	r0, #3
 80024c6:	e19e      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024c8:	4a70      	ldr	r2, [pc, #448]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 80024ca:	6813      	ldr	r3, [r2, #0]
 80024cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d0:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024d2:	6863      	ldr	r3, [r4, #4]
 80024d4:	b343      	cbz	r3, 8002528 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 80024d6:	f7ff fa55 	bl	8001984 <HAL_GetTick>
 80024da:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024dc:	4b6b      	ldr	r3, [pc, #428]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80024e4:	d1cb      	bne.n	800247e <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024e6:	f7ff fa4d 	bl	8001984 <HAL_GetTick>
 80024ea:	1b40      	subs	r0, r0, r5
 80024ec:	2864      	cmp	r0, #100	; 0x64
 80024ee:	d9f5      	bls.n	80024dc <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 80024f0:	2003      	movs	r0, #3
 80024f2:	e188      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024f8:	d009      	beq.n	800250e <HAL_RCC_OscConfig+0xfe>
 80024fa:	4b64      	ldr	r3, [pc, #400]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e7e1      	b.n	80024d2 <HAL_RCC_OscConfig+0xc2>
 800250e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002512:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002524:	601a      	str	r2, [r3, #0]
 8002526:	e7d4      	b.n	80024d2 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8002528:	f7ff fa2c 	bl	8001984 <HAL_GetTick>
 800252c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800252e:	4b57      	ldr	r3, [pc, #348]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002536:	d0a2      	beq.n	800247e <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002538:	f7ff fa24 	bl	8001984 <HAL_GetTick>
 800253c:	1b40      	subs	r0, r0, r5
 800253e:	2864      	cmp	r0, #100	; 0x64
 8002540:	d9f5      	bls.n	800252e <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8002542:	2003      	movs	r0, #3
 8002544:	e15f      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002546:	4b51      	ldr	r3, [pc, #324]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800254e:	d1a5      	bne.n	800249c <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002550:	4b4e      	ldr	r3, [pc, #312]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f013 0f02 	tst.w	r3, #2
 8002558:	d003      	beq.n	8002562 <HAL_RCC_OscConfig+0x152>
 800255a:	6923      	ldr	r3, [r4, #16]
 800255c:	2b01      	cmp	r3, #1
 800255e:	f040 814f 	bne.w	8002800 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002562:	4a4a      	ldr	r2, [pc, #296]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002564:	6813      	ldr	r3, [r2, #0]
 8002566:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800256a:	6961      	ldr	r1, [r4, #20]
 800256c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002570:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002572:	6823      	ldr	r3, [r4, #0]
 8002574:	f013 0f08 	tst.w	r3, #8
 8002578:	d033      	beq.n	80025e2 <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800257a:	69a3      	ldr	r3, [r4, #24]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d05c      	beq.n	800263a <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8002580:	4b43      	ldr	r3, [pc, #268]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 8002582:	2201      	movs	r2, #1
 8002584:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002588:	f7ff f9fc 	bl	8001984 <HAL_GetTick>
 800258c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800258e:	4b3f      	ldr	r3, [pc, #252]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 8002590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002592:	f013 0f02 	tst.w	r3, #2
 8002596:	d121      	bne.n	80025dc <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002598:	f7ff f9f4 	bl	8001984 <HAL_GetTick>
 800259c:	1b40      	subs	r0, r0, r5
 800259e:	2802      	cmp	r0, #2
 80025a0:	d9f5      	bls.n	800258e <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 80025a2:	2003      	movs	r0, #3
 80025a4:	e12f      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a6:	4a39      	ldr	r2, [pc, #228]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 80025a8:	6813      	ldr	r3, [r2, #0]
 80025aa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80025ae:	6961      	ldr	r1, [r4, #20]
 80025b0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80025b4:	6013      	str	r3, [r2, #0]
 80025b6:	e7dc      	b.n	8002572 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 80025b8:	4b35      	ldr	r3, [pc, #212]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025be:	f7ff f9e1 	bl	8001984 <HAL_GetTick>
 80025c2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c4:	4b31      	ldr	r3, [pc, #196]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f013 0f02 	tst.w	r3, #2
 80025cc:	d0d1      	beq.n	8002572 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025ce:	f7ff f9d9 	bl	8001984 <HAL_GetTick>
 80025d2:	1b40      	subs	r0, r0, r5
 80025d4:	2802      	cmp	r0, #2
 80025d6:	d9f5      	bls.n	80025c4 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 80025d8:	2003      	movs	r0, #3
 80025da:	e114      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 80025dc:	2001      	movs	r0, #1
 80025de:	f7ff ff01 	bl	80023e4 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025e2:	6823      	ldr	r3, [r4, #0]
 80025e4:	f013 0f04 	tst.w	r3, #4
 80025e8:	f000 8096 	beq.w	8002718 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ec:	4b27      	ldr	r3, [pc, #156]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 80025ee:	69db      	ldr	r3, [r3, #28]
 80025f0:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80025f4:	d134      	bne.n	8002660 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 80025f6:	4b25      	ldr	r3, [pc, #148]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 80025f8:	69da      	ldr	r2, [r3, #28]
 80025fa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80025fe:	61da      	str	r2, [r3, #28]
 8002600:	69db      	ldr	r3, [r3, #28]
 8002602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002606:	9301      	str	r3, [sp, #4]
 8002608:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800260a:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800260c:	4b21      	ldr	r3, [pc, #132]	; (8002694 <HAL_RCC_OscConfig+0x284>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002614:	d026      	beq.n	8002664 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002616:	68e3      	ldr	r3, [r4, #12]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d03d      	beq.n	8002698 <HAL_RCC_OscConfig+0x288>
 800261c:	2b00      	cmp	r3, #0
 800261e:	d153      	bne.n	80026c8 <HAL_RCC_OscConfig+0x2b8>
 8002620:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002624:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002628:	6a1a      	ldr	r2, [r3, #32]
 800262a:	f022 0201 	bic.w	r2, r2, #1
 800262e:	621a      	str	r2, [r3, #32]
 8002630:	6a1a      	ldr	r2, [r3, #32]
 8002632:	f022 0204 	bic.w	r2, r2, #4
 8002636:	621a      	str	r2, [r3, #32]
 8002638:	e033      	b.n	80026a2 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 800263a:	4b15      	ldr	r3, [pc, #84]	; (8002690 <HAL_RCC_OscConfig+0x280>)
 800263c:	2200      	movs	r2, #0
 800263e:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002642:	f7ff f99f 	bl	8001984 <HAL_GetTick>
 8002646:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002648:	4b10      	ldr	r3, [pc, #64]	; (800268c <HAL_RCC_OscConfig+0x27c>)
 800264a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800264c:	f013 0f02 	tst.w	r3, #2
 8002650:	d0c7      	beq.n	80025e2 <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002652:	f7ff f997 	bl	8001984 <HAL_GetTick>
 8002656:	1b40      	subs	r0, r0, r5
 8002658:	2802      	cmp	r0, #2
 800265a:	d9f5      	bls.n	8002648 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 800265c:	2003      	movs	r0, #3
 800265e:	e0d2      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8002660:	2500      	movs	r5, #0
 8002662:	e7d3      	b.n	800260c <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002664:	4a0b      	ldr	r2, [pc, #44]	; (8002694 <HAL_RCC_OscConfig+0x284>)
 8002666:	6813      	ldr	r3, [r2, #0]
 8002668:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800266c:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800266e:	f7ff f989 	bl	8001984 <HAL_GetTick>
 8002672:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002674:	4b07      	ldr	r3, [pc, #28]	; (8002694 <HAL_RCC_OscConfig+0x284>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f413 7f80 	tst.w	r3, #256	; 0x100
 800267c:	d1cb      	bne.n	8002616 <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800267e:	f7ff f981 	bl	8001984 <HAL_GetTick>
 8002682:	1b80      	subs	r0, r0, r6
 8002684:	2864      	cmp	r0, #100	; 0x64
 8002686:	d9f5      	bls.n	8002674 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8002688:	2003      	movs	r0, #3
 800268a:	e0bc      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
 800268c:	40021000 	.word	0x40021000
 8002690:	42420000 	.word	0x42420000
 8002694:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002698:	4a5f      	ldr	r2, [pc, #380]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 800269a:	6a13      	ldr	r3, [r2, #32]
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026a2:	68e3      	ldr	r3, [r4, #12]
 80026a4:	b333      	cbz	r3, 80026f4 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 80026a6:	f7ff f96d 	bl	8001984 <HAL_GetTick>
 80026aa:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ac:	4b5a      	ldr	r3, [pc, #360]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	f013 0f02 	tst.w	r3, #2
 80026b4:	d12f      	bne.n	8002716 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026b6:	f7ff f965 	bl	8001984 <HAL_GetTick>
 80026ba:	1b80      	subs	r0, r0, r6
 80026bc:	f241 3388 	movw	r3, #5000	; 0x1388
 80026c0:	4298      	cmp	r0, r3
 80026c2:	d9f3      	bls.n	80026ac <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 80026c4:	2003      	movs	r0, #3
 80026c6:	e09e      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026c8:	2b05      	cmp	r3, #5
 80026ca:	d009      	beq.n	80026e0 <HAL_RCC_OscConfig+0x2d0>
 80026cc:	4b52      	ldr	r3, [pc, #328]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 80026ce:	6a1a      	ldr	r2, [r3, #32]
 80026d0:	f022 0201 	bic.w	r2, r2, #1
 80026d4:	621a      	str	r2, [r3, #32]
 80026d6:	6a1a      	ldr	r2, [r3, #32]
 80026d8:	f022 0204 	bic.w	r2, r2, #4
 80026dc:	621a      	str	r2, [r3, #32]
 80026de:	e7e0      	b.n	80026a2 <HAL_RCC_OscConfig+0x292>
 80026e0:	4b4d      	ldr	r3, [pc, #308]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 80026e2:	6a1a      	ldr	r2, [r3, #32]
 80026e4:	f042 0204 	orr.w	r2, r2, #4
 80026e8:	621a      	str	r2, [r3, #32]
 80026ea:	6a1a      	ldr	r2, [r3, #32]
 80026ec:	f042 0201 	orr.w	r2, r2, #1
 80026f0:	621a      	str	r2, [r3, #32]
 80026f2:	e7d6      	b.n	80026a2 <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 80026f4:	f7ff f946 	bl	8001984 <HAL_GetTick>
 80026f8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026fa:	4b47      	ldr	r3, [pc, #284]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	f013 0f02 	tst.w	r3, #2
 8002702:	d008      	beq.n	8002716 <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002704:	f7ff f93e 	bl	8001984 <HAL_GetTick>
 8002708:	1b80      	subs	r0, r0, r6
 800270a:	f241 3388 	movw	r3, #5000	; 0x1388
 800270e:	4298      	cmp	r0, r3
 8002710:	d9f3      	bls.n	80026fa <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8002712:	2003      	movs	r0, #3
 8002714:	e077      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8002716:	b9e5      	cbnz	r5, 8002752 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002718:	69e3      	ldr	r3, [r4, #28]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d072      	beq.n	8002804 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800271e:	4a3e      	ldr	r2, [pc, #248]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 8002720:	6852      	ldr	r2, [r2, #4]
 8002722:	f002 020c 	and.w	r2, r2, #12
 8002726:	2a08      	cmp	r2, #8
 8002728:	d056      	beq.n	80027d8 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800272a:	2b02      	cmp	r3, #2
 800272c:	d017      	beq.n	800275e <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 800272e:	4b3b      	ldr	r3, [pc, #236]	; (800281c <HAL_RCC_OscConfig+0x40c>)
 8002730:	2200      	movs	r2, #0
 8002732:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002734:	f7ff f926 	bl	8001984 <HAL_GetTick>
 8002738:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800273a:	4b37      	ldr	r3, [pc, #220]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002742:	d047      	beq.n	80027d4 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002744:	f7ff f91e 	bl	8001984 <HAL_GetTick>
 8002748:	1b00      	subs	r0, r0, r4
 800274a:	2802      	cmp	r0, #2
 800274c:	d9f5      	bls.n	800273a <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 800274e:	2003      	movs	r0, #3
 8002750:	e059      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002752:	4a31      	ldr	r2, [pc, #196]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 8002754:	69d3      	ldr	r3, [r2, #28]
 8002756:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800275a:	61d3      	str	r3, [r2, #28]
 800275c:	e7dc      	b.n	8002718 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 800275e:	4b2f      	ldr	r3, [pc, #188]	; (800281c <HAL_RCC_OscConfig+0x40c>)
 8002760:	2200      	movs	r2, #0
 8002762:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002764:	f7ff f90e 	bl	8001984 <HAL_GetTick>
 8002768:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800276a:	4b2b      	ldr	r3, [pc, #172]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002772:	d006      	beq.n	8002782 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002774:	f7ff f906 	bl	8001984 <HAL_GetTick>
 8002778:	1b40      	subs	r0, r0, r5
 800277a:	2802      	cmp	r0, #2
 800277c:	d9f5      	bls.n	800276a <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 800277e:	2003      	movs	r0, #3
 8002780:	e041      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002782:	6a23      	ldr	r3, [r4, #32]
 8002784:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002788:	d01a      	beq.n	80027c0 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800278a:	4923      	ldr	r1, [pc, #140]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 800278c:	684b      	ldr	r3, [r1, #4]
 800278e:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8002792:	6a22      	ldr	r2, [r4, #32]
 8002794:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002796:	4302      	orrs	r2, r0
 8002798:	4313      	orrs	r3, r2
 800279a:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 800279c:	4b1f      	ldr	r3, [pc, #124]	; (800281c <HAL_RCC_OscConfig+0x40c>)
 800279e:	2201      	movs	r2, #1
 80027a0:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 80027a2:	f7ff f8ef 	bl	8001984 <HAL_GetTick>
 80027a6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027a8:	4b1b      	ldr	r3, [pc, #108]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80027b0:	d10e      	bne.n	80027d0 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027b2:	f7ff f8e7 	bl	8001984 <HAL_GetTick>
 80027b6:	1b00      	subs	r0, r0, r4
 80027b8:	2802      	cmp	r0, #2
 80027ba:	d9f5      	bls.n	80027a8 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 80027bc:	2003      	movs	r0, #3
 80027be:	e022      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027c0:	4a15      	ldr	r2, [pc, #84]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 80027c2:	6853      	ldr	r3, [r2, #4]
 80027c4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80027c8:	68a1      	ldr	r1, [r4, #8]
 80027ca:	430b      	orrs	r3, r1
 80027cc:	6053      	str	r3, [r2, #4]
 80027ce:	e7dc      	b.n	800278a <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 80027d0:	2000      	movs	r0, #0
 80027d2:	e018      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
 80027d4:	2000      	movs	r0, #0
 80027d6:	e016      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d016      	beq.n	800280a <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 80027dc:	4b0e      	ldr	r3, [pc, #56]	; (8002818 <HAL_RCC_OscConfig+0x408>)
 80027de:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027e0:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80027e4:	6a22      	ldr	r2, [r4, #32]
 80027e6:	4291      	cmp	r1, r2
 80027e8:	d111      	bne.n	800280e <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80027ea:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80027ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d10e      	bne.n	8002812 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 80027f4:	2000      	movs	r0, #0
 80027f6:	e006      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 80027f8:	2001      	movs	r0, #1
}
 80027fa:	4770      	bx	lr
        return HAL_ERROR;
 80027fc:	2001      	movs	r0, #1
 80027fe:	e002      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8002800:	2001      	movs	r0, #1
 8002802:	e000      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8002804:	2000      	movs	r0, #0
}
 8002806:	b002      	add	sp, #8
 8002808:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800280a:	2001      	movs	r0, #1
 800280c:	e7fb      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 800280e:	2001      	movs	r0, #1
 8002810:	e7f9      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
 8002812:	2001      	movs	r0, #1
 8002814:	e7f7      	b.n	8002806 <HAL_RCC_OscConfig+0x3f6>
 8002816:	bf00      	nop
 8002818:	40021000 	.word	0x40021000
 800281c:	42420000 	.word	0x42420000

08002820 <HAL_RCC_GetSysClockFreq>:
{
 8002820:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002822:	4b17      	ldr	r3, [pc, #92]	; (8002880 <HAL_RCC_GetSysClockFreq+0x60>)
 8002824:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002826:	f10d 0c18 	add.w	ip, sp, #24
 800282a:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800282e:	f240 2301 	movw	r3, #513	; 0x201
 8002832:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8002836:	4b13      	ldr	r3, [pc, #76]	; (8002884 <HAL_RCC_GetSysClockFreq+0x64>)
 8002838:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800283a:	f003 020c 	and.w	r2, r3, #12
 800283e:	2a08      	cmp	r2, #8
 8002840:	d002      	beq.n	8002848 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8002842:	4811      	ldr	r0, [pc, #68]	; (8002888 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8002844:	b006      	add	sp, #24
 8002846:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002848:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800284c:	3218      	adds	r2, #24
 800284e:	446a      	add	r2, sp
 8002850:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002854:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002858:	d00d      	beq.n	8002876 <HAL_RCC_GetSysClockFreq+0x56>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800285a:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <HAL_RCC_GetSysClockFreq+0x64>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8002862:	3318      	adds	r3, #24
 8002864:	446b      	add	r3, sp
 8002866:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800286a:	4a07      	ldr	r2, [pc, #28]	; (8002888 <HAL_RCC_GetSysClockFreq+0x68>)
 800286c:	fb02 f000 	mul.w	r0, r2, r0
 8002870:	fbb0 f0f3 	udiv	r0, r0, r3
 8002874:	e7e6      	b.n	8002844 <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002876:	4b05      	ldr	r3, [pc, #20]	; (800288c <HAL_RCC_GetSysClockFreq+0x6c>)
 8002878:	fb03 f000 	mul.w	r0, r3, r0
 800287c:	e7e2      	b.n	8002844 <HAL_RCC_GetSysClockFreq+0x24>
 800287e:	bf00      	nop
 8002880:	08007c4c 	.word	0x08007c4c
 8002884:	40021000 	.word	0x40021000
 8002888:	007a1200 	.word	0x007a1200
 800288c:	003d0900 	.word	0x003d0900

08002890 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002890:	2800      	cmp	r0, #0
 8002892:	f000 80a0 	beq.w	80029d6 <HAL_RCC_ClockConfig+0x146>
{
 8002896:	b570      	push	{r4, r5, r6, lr}
 8002898:	460d      	mov	r5, r1
 800289a:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800289c:	4b52      	ldr	r3, [pc, #328]	; (80029e8 <HAL_RCC_ClockConfig+0x158>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	428b      	cmp	r3, r1
 80028a6:	d20b      	bcs.n	80028c0 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a8:	4a4f      	ldr	r2, [pc, #316]	; (80029e8 <HAL_RCC_ClockConfig+0x158>)
 80028aa:	6813      	ldr	r3, [r2, #0]
 80028ac:	f023 0307 	bic.w	r3, r3, #7
 80028b0:	430b      	orrs	r3, r1
 80028b2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b4:	6813      	ldr	r3, [r2, #0]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	428b      	cmp	r3, r1
 80028bc:	f040 808d 	bne.w	80029da <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c0:	6823      	ldr	r3, [r4, #0]
 80028c2:	f013 0f02 	tst.w	r3, #2
 80028c6:	d017      	beq.n	80028f8 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c8:	f013 0f04 	tst.w	r3, #4
 80028cc:	d004      	beq.n	80028d8 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028ce:	4a47      	ldr	r2, [pc, #284]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 80028d0:	6853      	ldr	r3, [r2, #4]
 80028d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80028d6:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028d8:	6823      	ldr	r3, [r4, #0]
 80028da:	f013 0f08 	tst.w	r3, #8
 80028de:	d004      	beq.n	80028ea <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028e0:	4a42      	ldr	r2, [pc, #264]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 80028e2:	6853      	ldr	r3, [r2, #4]
 80028e4:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80028e8:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028ea:	4a40      	ldr	r2, [pc, #256]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 80028ec:	6853      	ldr	r3, [r2, #4]
 80028ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80028f2:	68a1      	ldr	r1, [r4, #8]
 80028f4:	430b      	orrs	r3, r1
 80028f6:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028f8:	6823      	ldr	r3, [r4, #0]
 80028fa:	f013 0f01 	tst.w	r3, #1
 80028fe:	d031      	beq.n	8002964 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002900:	6863      	ldr	r3, [r4, #4]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d020      	beq.n	8002948 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002906:	2b02      	cmp	r3, #2
 8002908:	d025      	beq.n	8002956 <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800290a:	4a38      	ldr	r2, [pc, #224]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 800290c:	6812      	ldr	r2, [r2, #0]
 800290e:	f012 0f02 	tst.w	r2, #2
 8002912:	d064      	beq.n	80029de <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002914:	4935      	ldr	r1, [pc, #212]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 8002916:	684a      	ldr	r2, [r1, #4]
 8002918:	f022 0203 	bic.w	r2, r2, #3
 800291c:	4313      	orrs	r3, r2
 800291e:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002920:	f7ff f830 	bl	8001984 <HAL_GetTick>
 8002924:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002926:	4b31      	ldr	r3, [pc, #196]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 030c 	and.w	r3, r3, #12
 800292e:	6862      	ldr	r2, [r4, #4]
 8002930:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002934:	d016      	beq.n	8002964 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002936:	f7ff f825 	bl	8001984 <HAL_GetTick>
 800293a:	1b80      	subs	r0, r0, r6
 800293c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002940:	4298      	cmp	r0, r3
 8002942:	d9f0      	bls.n	8002926 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8002944:	2003      	movs	r0, #3
 8002946:	e045      	b.n	80029d4 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002948:	4a28      	ldr	r2, [pc, #160]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 800294a:	6812      	ldr	r2, [r2, #0]
 800294c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002950:	d1e0      	bne.n	8002914 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002952:	2001      	movs	r0, #1
 8002954:	e03e      	b.n	80029d4 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002956:	4a25      	ldr	r2, [pc, #148]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 8002958:	6812      	ldr	r2, [r2, #0]
 800295a:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 800295e:	d1d9      	bne.n	8002914 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8002960:	2001      	movs	r0, #1
 8002962:	e037      	b.n	80029d4 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002964:	4b20      	ldr	r3, [pc, #128]	; (80029e8 <HAL_RCC_ClockConfig+0x158>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f003 0307 	and.w	r3, r3, #7
 800296c:	42ab      	cmp	r3, r5
 800296e:	d90a      	bls.n	8002986 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002970:	4a1d      	ldr	r2, [pc, #116]	; (80029e8 <HAL_RCC_ClockConfig+0x158>)
 8002972:	6813      	ldr	r3, [r2, #0]
 8002974:	f023 0307 	bic.w	r3, r3, #7
 8002978:	432b      	orrs	r3, r5
 800297a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800297c:	6813      	ldr	r3, [r2, #0]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	42ab      	cmp	r3, r5
 8002984:	d12d      	bne.n	80029e2 <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002986:	6823      	ldr	r3, [r4, #0]
 8002988:	f013 0f04 	tst.w	r3, #4
 800298c:	d006      	beq.n	800299c <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800298e:	4a17      	ldr	r2, [pc, #92]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 8002990:	6853      	ldr	r3, [r2, #4]
 8002992:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002996:	68e1      	ldr	r1, [r4, #12]
 8002998:	430b      	orrs	r3, r1
 800299a:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800299c:	6823      	ldr	r3, [r4, #0]
 800299e:	f013 0f08 	tst.w	r3, #8
 80029a2:	d007      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80029a4:	4a11      	ldr	r2, [pc, #68]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 80029a6:	6853      	ldr	r3, [r2, #4]
 80029a8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80029ac:	6921      	ldr	r1, [r4, #16]
 80029ae:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80029b2:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029b4:	f7ff ff34 	bl	8002820 <HAL_RCC_GetSysClockFreq>
 80029b8:	4b0c      	ldr	r3, [pc, #48]	; (80029ec <HAL_RCC_ClockConfig+0x15c>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80029c0:	4a0b      	ldr	r2, [pc, #44]	; (80029f0 <HAL_RCC_ClockConfig+0x160>)
 80029c2:	5cd3      	ldrb	r3, [r2, r3]
 80029c4:	40d8      	lsrs	r0, r3
 80029c6:	4b0b      	ldr	r3, [pc, #44]	; (80029f4 <HAL_RCC_ClockConfig+0x164>)
 80029c8:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80029ca:	4b0b      	ldr	r3, [pc, #44]	; (80029f8 <HAL_RCC_ClockConfig+0x168>)
 80029cc:	6818      	ldr	r0, [r3, #0]
 80029ce:	f7fe ff95 	bl	80018fc <HAL_InitTick>
  return HAL_OK;
 80029d2:	2000      	movs	r0, #0
}
 80029d4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80029d6:	2001      	movs	r0, #1
}
 80029d8:	4770      	bx	lr
    return HAL_ERROR;
 80029da:	2001      	movs	r0, #1
 80029dc:	e7fa      	b.n	80029d4 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 80029de:	2001      	movs	r0, #1
 80029e0:	e7f8      	b.n	80029d4 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 80029e2:	2001      	movs	r0, #1
 80029e4:	e7f6      	b.n	80029d4 <HAL_RCC_ClockConfig+0x144>
 80029e6:	bf00      	nop
 80029e8:	40022000 	.word	0x40022000
 80029ec:	40021000 	.word	0x40021000
 80029f0:	08007c3c 	.word	0x08007c3c
 80029f4:	20000000 	.word	0x20000000
 80029f8:	20000008 	.word	0x20000008

080029fc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029fc:	b570      	push	{r4, r5, r6, lr}
 80029fe:	b082      	sub	sp, #8
 8002a00:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a02:	6803      	ldr	r3, [r0, #0]
 8002a04:	f013 0f01 	tst.w	r3, #1
 8002a08:	d036      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a0a:	4b3f      	ldr	r3, [pc, #252]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002a12:	d149      	bne.n	8002aa8 <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a14:	4b3c      	ldr	r3, [pc, #240]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002a16:	69da      	ldr	r2, [r3, #28]
 8002a18:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a1c:	61da      	str	r2, [r3, #28]
 8002a1e:	69db      	ldr	r3, [r3, #28]
 8002a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002a28:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a2a:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002a32:	d03b      	beq.n	8002aac <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a34:	4b34      	ldr	r3, [pc, #208]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002a36:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a38:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002a3c:	d013      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002a3e:	6862      	ldr	r2, [r4, #4]
 8002a40:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d00e      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a48:	4a2f      	ldr	r2, [pc, #188]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002a4a:	6a13      	ldr	r3, [r2, #32]
 8002a4c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a50:	492f      	ldr	r1, [pc, #188]	; (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8002a52:	2601      	movs	r6, #1
 8002a54:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a58:	2600      	movs	r6, #0
 8002a5a:	f8c1 6440 	str.w	r6, [r1, #1088]	; 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002a5e:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a60:	f013 0f01 	tst.w	r3, #1
 8002a64:	d136      	bne.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a66:	4a28      	ldr	r2, [pc, #160]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002a68:	6a13      	ldr	r3, [r2, #32]
 8002a6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a6e:	6861      	ldr	r1, [r4, #4]
 8002a70:	430b      	orrs	r3, r1
 8002a72:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a74:	2d00      	cmp	r5, #0
 8002a76:	d13e      	bne.n	8002af6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a78:	6823      	ldr	r3, [r4, #0]
 8002a7a:	f013 0f02 	tst.w	r3, #2
 8002a7e:	d006      	beq.n	8002a8e <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a80:	4a21      	ldr	r2, [pc, #132]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002a82:	6853      	ldr	r3, [r2, #4]
 8002a84:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a88:	68a1      	ldr	r1, [r4, #8]
 8002a8a:	430b      	orrs	r3, r1
 8002a8c:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002a8e:	6823      	ldr	r3, [r4, #0]
 8002a90:	f013 0f10 	tst.w	r3, #16
 8002a94:	d034      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a96:	4a1c      	ldr	r2, [pc, #112]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002a98:	6853      	ldr	r3, [r2, #4]
 8002a9a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002a9e:	68e1      	ldr	r1, [r4, #12]
 8002aa0:	430b      	orrs	r3, r1
 8002aa2:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002aa4:	2000      	movs	r0, #0
 8002aa6:	e02c      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus pwrclkchanged = RESET;
 8002aa8:	2500      	movs	r5, #0
 8002aaa:	e7be      	b.n	8002a2a <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aac:	4a17      	ldr	r2, [pc, #92]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002aae:	6813      	ldr	r3, [r2, #0]
 8002ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002ab6:	f7fe ff65 	bl	8001984 <HAL_GetTick>
 8002aba:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002abc:	4b13      	ldr	r3, [pc, #76]	; (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ac4:	d1b6      	bne.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ac6:	f7fe ff5d 	bl	8001984 <HAL_GetTick>
 8002aca:	1b80      	subs	r0, r0, r6
 8002acc:	2864      	cmp	r0, #100	; 0x64
 8002ace:	d9f5      	bls.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8002ad0:	2003      	movs	r0, #3
 8002ad2:	e016      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x106>
        tickstart = HAL_GetTick();
 8002ad4:	f7fe ff56 	bl	8001984 <HAL_GetTick>
 8002ad8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ada:	4b0b      	ldr	r3, [pc, #44]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	f013 0f02 	tst.w	r3, #2
 8002ae2:	d1c0      	bne.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae4:	f7fe ff4e 	bl	8001984 <HAL_GetTick>
 8002ae8:	1b80      	subs	r0, r0, r6
 8002aea:	f241 3388 	movw	r3, #5000	; 0x1388
 8002aee:	4298      	cmp	r0, r3
 8002af0:	d9f3      	bls.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0xde>
            return HAL_TIMEOUT;
 8002af2:	2003      	movs	r0, #3
 8002af4:	e005      	b.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002af6:	69d3      	ldr	r3, [r2, #28]
 8002af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002afc:	61d3      	str	r3, [r2, #28]
 8002afe:	e7bb      	b.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8002b00:	2000      	movs	r0, #0
}
 8002b02:	b002      	add	sp, #8
 8002b04:	bd70      	pop	{r4, r5, r6, pc}
 8002b06:	bf00      	nop
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	40007000 	.word	0x40007000
 8002b10:	42420000 	.word	0x42420000

08002b14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b18:	b082      	sub	sp, #8
 8002b1a:	4605      	mov	r5, r0
 8002b1c:	4688      	mov	r8, r1
 8002b1e:	4617      	mov	r7, r2
 8002b20:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b22:	f7fe ff2f 	bl	8001984 <HAL_GetTick>
 8002b26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002b28:	1a1b      	subs	r3, r3, r0
 8002b2a:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8002b2e:	f7fe ff29 	bl	8001984 <HAL_GetTick>
 8002b32:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b34:	4b2b      	ldr	r3, [pc, #172]	; (8002be4 <SPI_WaitFlagStateUntilTimeout+0xd0>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8002b3c:	fb09 f303 	mul.w	r3, r9, r3
 8002b40:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b42:	682b      	ldr	r3, [r5, #0]
 8002b44:	689c      	ldr	r4, [r3, #8]
 8002b46:	ea38 0304 	bics.w	r3, r8, r4
 8002b4a:	bf0c      	ite	eq
 8002b4c:	f04f 0c01 	moveq.w	ip, #1
 8002b50:	f04f 0c00 	movne.w	ip, #0
 8002b54:	45bc      	cmp	ip, r7
 8002b56:	d040      	beq.n	8002bda <SPI_WaitFlagStateUntilTimeout+0xc6>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b58:	f1b6 3fff 	cmp.w	r6, #4294967295
 8002b5c:	d0f1      	beq.n	8002b42 <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b5e:	f7fe ff11 	bl	8001984 <HAL_GetTick>
 8002b62:	eba0 000a 	sub.w	r0, r0, sl
 8002b66:	4548      	cmp	r0, r9
 8002b68:	d20a      	bcs.n	8002b80 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8002b6a:	f1b9 0f00 	cmp.w	r9, #0
 8002b6e:	d007      	beq.n	8002b80 <SPI_WaitFlagStateUntilTimeout+0x6c>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002b70:	9a01      	ldr	r2, [sp, #4]
 8002b72:	b102      	cbz	r2, 8002b76 <SPI_WaitFlagStateUntilTimeout+0x62>
 8002b74:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8002b76:	9b01      	ldr	r3, [sp, #4]
 8002b78:	3b01      	subs	r3, #1
 8002b7a:	9301      	str	r3, [sp, #4]
 8002b7c:	4691      	mov	r9, r2
 8002b7e:	e7e0      	b.n	8002b42 <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b80:	682a      	ldr	r2, [r5, #0]
 8002b82:	6853      	ldr	r3, [r2, #4]
 8002b84:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002b88:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b8a:	686b      	ldr	r3, [r5, #4]
 8002b8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b90:	d00b      	beq.n	8002baa <SPI_WaitFlagStateUntilTimeout+0x96>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b92:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002b94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b98:	d014      	beq.n	8002bc4 <SPI_WaitFlagStateUntilTimeout+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 8002ba6:	2003      	movs	r0, #3
 8002ba8:	e018      	b.n	8002bdc <SPI_WaitFlagStateUntilTimeout+0xc8>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002baa:	68ab      	ldr	r3, [r5, #8]
 8002bac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bb0:	d002      	beq.n	8002bb8 <SPI_WaitFlagStateUntilTimeout+0xa4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002bb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bb6:	d1ec      	bne.n	8002b92 <SPI_WaitFlagStateUntilTimeout+0x7e>
          __HAL_SPI_DISABLE(hspi);
 8002bb8:	682a      	ldr	r2, [r5, #0]
 8002bba:	6813      	ldr	r3, [r2, #0]
 8002bbc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002bc0:	6013      	str	r3, [r2, #0]
 8002bc2:	e7e6      	b.n	8002b92 <SPI_WaitFlagStateUntilTimeout+0x7e>
          SPI_RESET_CRC(hspi);
 8002bc4:	682a      	ldr	r2, [r5, #0]
 8002bc6:	6813      	ldr	r3, [r2, #0]
 8002bc8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002bcc:	6013      	str	r3, [r2, #0]
 8002bce:	682a      	ldr	r2, [r5, #0]
 8002bd0:	6813      	ldr	r3, [r2, #0]
 8002bd2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	e7df      	b.n	8002b9a <SPI_WaitFlagStateUntilTimeout+0x86>
    }
  }

  return HAL_OK;
 8002bda:	2000      	movs	r0, #0
}
 8002bdc:	b002      	add	sp, #8
 8002bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002be2:	bf00      	nop
 8002be4:	20000000 	.word	0x20000000

08002be8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002be8:	b510      	push	{r4, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	4604      	mov	r4, r0
 8002bee:	460b      	mov	r3, r1
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002bf0:	9200      	str	r2, [sp, #0]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	2180      	movs	r1, #128	; 0x80
 8002bf6:	f7ff ff8d 	bl	8002b14 <SPI_WaitFlagStateUntilTimeout>
 8002bfa:	b908      	cbnz	r0, 8002c00 <SPI_EndRxTxTransaction+0x18>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }
  return HAL_OK;
}
 8002bfc:	b002      	add	sp, #8
 8002bfe:	bd10      	pop	{r4, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c00:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002c02:	f043 0320 	orr.w	r3, r3, #32
 8002c06:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8002c08:	2003      	movs	r0, #3
 8002c0a:	e7f7      	b.n	8002bfc <SPI_EndRxTxTransaction+0x14>

08002c0c <HAL_SPI_Init>:
  if (hspi == NULL)
 8002c0c:	2800      	cmp	r0, #0
 8002c0e:	d056      	beq.n	8002cbe <HAL_SPI_Init+0xb2>
{
 8002c10:	b510      	push	{r4, lr}
 8002c12:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c14:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002c16:	b933      	cbnz	r3, 8002c26 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c18:	6843      	ldr	r3, [r0, #4]
 8002c1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c1e:	d005      	beq.n	8002c2c <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c20:	2300      	movs	r3, #0
 8002c22:	61c3      	str	r3, [r0, #28]
 8002c24:	e002      	b.n	8002c2c <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c26:	2300      	movs	r3, #0
 8002c28:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c2a:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c30:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d03c      	beq.n	8002cb2 <HAL_SPI_Init+0xa6>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002c38:	2302      	movs	r3, #2
 8002c3a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002c3e:	6822      	ldr	r2, [r4, #0]
 8002c40:	6813      	ldr	r3, [r2, #0]
 8002c42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c46:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c48:	6863      	ldr	r3, [r4, #4]
 8002c4a:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8002c4e:	68a2      	ldr	r2, [r4, #8]
 8002c50:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8002c54:	4313      	orrs	r3, r2
 8002c56:	68e2      	ldr	r2, [r4, #12]
 8002c58:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	6922      	ldr	r2, [r4, #16]
 8002c60:	f002 0202 	and.w	r2, r2, #2
 8002c64:	4313      	orrs	r3, r2
 8002c66:	6962      	ldr	r2, [r4, #20]
 8002c68:	f002 0201 	and.w	r2, r2, #1
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	69a2      	ldr	r2, [r4, #24]
 8002c70:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002c74:	4313      	orrs	r3, r2
 8002c76:	69e2      	ldr	r2, [r4, #28]
 8002c78:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	6a22      	ldr	r2, [r4, #32]
 8002c80:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002c84:	4313      	orrs	r3, r2
 8002c86:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002c88:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002c8c:	6821      	ldr	r1, [r4, #0]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002c92:	8b63      	ldrh	r3, [r4, #26]
 8002c94:	6822      	ldr	r2, [r4, #0]
 8002c96:	f003 0304 	and.w	r3, r3, #4
 8002c9a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002c9c:	6822      	ldr	r2, [r4, #0]
 8002c9e:	69d3      	ldr	r3, [r2, #28]
 8002ca0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ca4:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ca6:	2000      	movs	r0, #0
 8002ca8:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002caa:	2301      	movs	r3, #1
 8002cac:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8002cb0:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002cb2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002cb6:	4620      	mov	r0, r4
 8002cb8:	f7fe fcda 	bl	8001670 <HAL_SPI_MspInit>
 8002cbc:	e7bc      	b.n	8002c38 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8002cbe:	2001      	movs	r0, #1
}
 8002cc0:	4770      	bx	lr

08002cc2 <HAL_SPI_Transmit>:
{
 8002cc2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8002cca:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	f000 80d1 	beq.w	8002e76 <HAL_SPI_Transmit+0x1b4>
 8002cd4:	4604      	mov	r4, r0
 8002cd6:	4688      	mov	r8, r1
 8002cd8:	4691      	mov	r9, r2
 8002cda:	2301      	movs	r3, #1
 8002cdc:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8002ce0:	f7fe fe50 	bl	8001984 <HAL_GetTick>
 8002ce4:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002ce6:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
 8002cea:	b2f6      	uxtb	r6, r6
 8002cec:	2e01      	cmp	r6, #1
 8002cee:	f040 80af 	bne.w	8002e50 <HAL_SPI_Transmit+0x18e>
  if ((pData == NULL) || (Size == 0U))
 8002cf2:	f1b8 0f00 	cmp.w	r8, #0
 8002cf6:	f000 80ac 	beq.w	8002e52 <HAL_SPI_Transmit+0x190>
 8002cfa:	f1b9 0f00 	cmp.w	r9, #0
 8002cfe:	f000 80a8 	beq.w	8002e52 <HAL_SPI_Transmit+0x190>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002d02:	2303      	movs	r3, #3
 8002d04:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002d0c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002d10:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002d14:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002d18:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002d1a:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002d1c:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002d1e:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002d20:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002d22:	68a3      	ldr	r3, [r4, #8]
 8002d24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d28:	d01e      	beq.n	8002d68 <HAL_SPI_Transmit+0xa6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d2a:	6823      	ldr	r3, [r4, #0]
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002d32:	d103      	bne.n	8002d3c <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d3a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002d3c:	68e3      	ldr	r3, [r4, #12]
 8002d3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d42:	d01c      	beq.n	8002d7e <HAL_SPI_Transmit+0xbc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d44:	6863      	ldr	r3, [r4, #4]
 8002d46:	b113      	cbz	r3, 8002d4e <HAL_SPI_Transmit+0x8c>
 8002d48:	f1b9 0f01 	cmp.w	r9, #1
 8002d4c:	d152      	bne.n	8002df4 <HAL_SPI_Transmit+0x132>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d4e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	7812      	ldrb	r2, [r2, #0]
 8002d54:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002d58:	3301      	adds	r3, #1
 8002d5a:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002d5c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	86e3      	strh	r3, [r4, #54]	; 0x36
 8002d66:	e045      	b.n	8002df4 <HAL_SPI_Transmit+0x132>
    __HAL_SPI_DISABLE(hspi);
 8002d68:	6822      	ldr	r2, [r4, #0]
 8002d6a:	6813      	ldr	r3, [r2, #0]
 8002d6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d70:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8002d72:	6822      	ldr	r2, [r4, #0]
 8002d74:	6813      	ldr	r3, [r2, #0]
 8002d76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d7a:	6013      	str	r3, [r2, #0]
 8002d7c:	e7d5      	b.n	8002d2a <HAL_SPI_Transmit+0x68>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d7e:	6863      	ldr	r3, [r4, #4]
 8002d80:	b113      	cbz	r3, 8002d88 <HAL_SPI_Transmit+0xc6>
 8002d82:	f1b9 0f01 	cmp.w	r9, #1
 8002d86:	d116      	bne.n	8002db6 <HAL_SPI_Transmit+0xf4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002d88:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002d8a:	6823      	ldr	r3, [r4, #0]
 8002d8c:	8812      	ldrh	r2, [r2, #0]
 8002d8e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002d90:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002d92:	3302      	adds	r3, #2
 8002d94:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002d96:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	86e3      	strh	r3, [r4, #54]	; 0x36
 8002da0:	e009      	b.n	8002db6 <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002da2:	f7fe fdef 	bl	8001984 <HAL_GetTick>
 8002da6:	1bc0      	subs	r0, r0, r7
 8002da8:	42a8      	cmp	r0, r5
 8002daa:	d302      	bcc.n	8002db2 <HAL_SPI_Transmit+0xf0>
 8002dac:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002db0:	d159      	bne.n	8002e66 <HAL_SPI_Transmit+0x1a4>
 8002db2:	2d00      	cmp	r5, #0
 8002db4:	d059      	beq.n	8002e6a <HAL_SPI_Transmit+0x1a8>
    while (hspi->TxXferCount > 0U)
 8002db6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d033      	beq.n	8002e26 <HAL_SPI_Transmit+0x164>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002dbe:	6823      	ldr	r3, [r4, #0]
 8002dc0:	689a      	ldr	r2, [r3, #8]
 8002dc2:	f012 0f02 	tst.w	r2, #2
 8002dc6:	d0ec      	beq.n	8002da2 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002dc8:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002dca:	8812      	ldrh	r2, [r2, #0]
 8002dcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002dce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002dd0:	3302      	adds	r3, #2
 8002dd2:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002dd4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002dd6:	b29b      	uxth	r3, r3
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	86e3      	strh	r3, [r4, #54]	; 0x36
 8002dde:	e7ea      	b.n	8002db6 <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002de0:	f7fe fdd0 	bl	8001984 <HAL_GetTick>
 8002de4:	1bc0      	subs	r0, r0, r7
 8002de6:	42a8      	cmp	r0, r5
 8002de8:	d302      	bcc.n	8002df0 <HAL_SPI_Transmit+0x12e>
 8002dea:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002dee:	d13e      	bne.n	8002e6e <HAL_SPI_Transmit+0x1ac>
 8002df0:	2d00      	cmp	r5, #0
 8002df2:	d03e      	beq.n	8002e72 <HAL_SPI_Transmit+0x1b0>
    while (hspi->TxXferCount > 0U)
 8002df4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	b1ab      	cbz	r3, 8002e26 <HAL_SPI_Transmit+0x164>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002dfa:	6823      	ldr	r3, [r4, #0]
 8002dfc:	689a      	ldr	r2, [r3, #8]
 8002dfe:	f012 0f02 	tst.w	r2, #2
 8002e02:	d0ed      	beq.n	8002de0 <HAL_SPI_Transmit+0x11e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002e04:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002e06:	7812      	ldrb	r2, [r2, #0]
 8002e08:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002e0a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002e10:	f8b4 c036 	ldrh.w	ip, [r4, #54]	; 0x36
 8002e14:	fa1f fc8c 	uxth.w	ip, ip
 8002e18:	f10c 3cff 	add.w	ip, ip, #4294967295
 8002e1c:	fa1f fc8c 	uxth.w	ip, ip
 8002e20:	f8a4 c036 	strh.w	ip, [r4, #54]	; 0x36
 8002e24:	e7e6      	b.n	8002df4 <HAL_SPI_Transmit+0x132>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e26:	463a      	mov	r2, r7
 8002e28:	4629      	mov	r1, r5
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	f7ff fedc 	bl	8002be8 <SPI_EndRxTxTransaction>
 8002e30:	b108      	cbz	r0, 8002e36 <HAL_SPI_Transmit+0x174>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002e32:	2320      	movs	r3, #32
 8002e34:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002e36:	68a3      	ldr	r3, [r4, #8]
 8002e38:	b933      	cbnz	r3, 8002e48 <HAL_SPI_Transmit+0x186>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e3a:	9301      	str	r3, [sp, #4]
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	9201      	str	r2, [sp, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	9301      	str	r3, [sp, #4]
 8002e46:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e48:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002e4a:	b913      	cbnz	r3, 8002e52 <HAL_SPI_Transmit+0x190>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e4c:	2600      	movs	r6, #0
 8002e4e:	e000      	b.n	8002e52 <HAL_SPI_Transmit+0x190>
    errorcode = HAL_BUSY;
 8002e50:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 8002e52:	2301      	movs	r3, #1
 8002e54:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002e5e:	4630      	mov	r0, r6
 8002e60:	b003      	add	sp, #12
 8002e62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 8002e66:	2603      	movs	r6, #3
 8002e68:	e7f3      	b.n	8002e52 <HAL_SPI_Transmit+0x190>
 8002e6a:	2603      	movs	r6, #3
 8002e6c:	e7f1      	b.n	8002e52 <HAL_SPI_Transmit+0x190>
          errorcode = HAL_TIMEOUT;
 8002e6e:	2603      	movs	r6, #3
 8002e70:	e7ef      	b.n	8002e52 <HAL_SPI_Transmit+0x190>
 8002e72:	2603      	movs	r6, #3
 8002e74:	e7ed      	b.n	8002e52 <HAL_SPI_Transmit+0x190>
  __HAL_LOCK(hspi);
 8002e76:	2602      	movs	r6, #2
 8002e78:	e7f1      	b.n	8002e5e <HAL_SPI_Transmit+0x19c>
	...

08002e7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e7c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e7e:	6a03      	ldr	r3, [r0, #32]
 8002e80:	f023 0301 	bic.w	r3, r3, #1
 8002e84:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e86:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e88:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e8a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002e8c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002e90:	680c      	ldr	r4, [r1, #0]
 8002e92:	ea44 0502 	orr.w	r5, r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002e96:	f023 0202 	bic.w	r2, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e9a:	688b      	ldr	r3, [r1, #8]
 8002e9c:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e9e:	4c0d      	ldr	r4, [pc, #52]	; (8002ed4 <TIM_OC1_SetConfig+0x58>)
 8002ea0:	42a0      	cmp	r0, r4
 8002ea2:	d009      	beq.n	8002eb8 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ea4:	4c0b      	ldr	r4, [pc, #44]	; (8002ed4 <TIM_OC1_SetConfig+0x58>)
 8002ea6:	42a0      	cmp	r0, r4
 8002ea8:	d00d      	beq.n	8002ec6 <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002eaa:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002eac:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002eae:	684a      	ldr	r2, [r1, #4]
 8002eb0:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002eb2:	6203      	str	r3, [r0, #32]
}
 8002eb4:	bc70      	pop	{r4, r5, r6}
 8002eb6:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8002eb8:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8002ebc:	68ca      	ldr	r2, [r1, #12]
 8002ebe:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ec0:	f023 0304 	bic.w	r3, r3, #4
 8002ec4:	e7ee      	b.n	8002ea4 <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ec6:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8002eca:	694a      	ldr	r2, [r1, #20]
 8002ecc:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ece:	698e      	ldr	r6, [r1, #24]
 8002ed0:	4316      	orrs	r6, r2
 8002ed2:	e7ea      	b.n	8002eaa <TIM_OC1_SetConfig+0x2e>
 8002ed4:	40012c00 	.word	0x40012c00

08002ed8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ed8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002eda:	6a03      	ldr	r3, [r0, #32]
 8002edc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002ee0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ee2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ee4:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002ee6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002ee8:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002eec:	680c      	ldr	r4, [r1, #0]
 8002eee:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ef0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ef4:	688c      	ldr	r4, [r1, #8]
 8002ef6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002efa:	4c0f      	ldr	r4, [pc, #60]	; (8002f38 <TIM_OC3_SetConfig+0x60>)
 8002efc:	42a0      	cmp	r0, r4
 8002efe:	d009      	beq.n	8002f14 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f00:	4c0d      	ldr	r4, [pc, #52]	; (8002f38 <TIM_OC3_SetConfig+0x60>)
 8002f02:	42a0      	cmp	r0, r4
 8002f04:	d00e      	beq.n	8002f24 <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f06:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f08:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f0a:	684a      	ldr	r2, [r1, #4]
 8002f0c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f0e:	6203      	str	r3, [r0, #32]
}
 8002f10:	bc30      	pop	{r4, r5}
 8002f12:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f18:	68cc      	ldr	r4, [r1, #12]
 8002f1a:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f1e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f22:	e7ed      	b.n	8002f00 <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f24:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f28:	694c      	ldr	r4, [r1, #20]
 8002f2a:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f2e:	698c      	ldr	r4, [r1, #24]
 8002f30:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 8002f34:	e7e7      	b.n	8002f06 <TIM_OC3_SetConfig+0x2e>
 8002f36:	bf00      	nop
 8002f38:	40012c00 	.word	0x40012c00

08002f3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f3c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002f3e:	6a03      	ldr	r3, [r0, #32]
 8002f40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f44:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f46:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f48:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f4a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002f4c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f50:	680d      	ldr	r5, [r1, #0]
 8002f52:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002f56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002f5a:	688d      	ldr	r5, [r1, #8]
 8002f5c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f60:	4d07      	ldr	r5, [pc, #28]	; (8002f80 <TIM_OC4_SetConfig+0x44>)
 8002f62:	42a8      	cmp	r0, r5
 8002f64:	d006      	beq.n	8002f74 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f66:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f68:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002f6a:	684a      	ldr	r2, [r1, #4]
 8002f6c:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f6e:	6203      	str	r3, [r0, #32]
}
 8002f70:	bc30      	pop	{r4, r5}
 8002f72:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002f74:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002f78:	694d      	ldr	r5, [r1, #20]
 8002f7a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8002f7e:	e7f2      	b.n	8002f66 <TIM_OC4_SetConfig+0x2a>
 8002f80:	40012c00 	.word	0x40012c00

08002f84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f84:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f86:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f88:	6a04      	ldr	r4, [r0, #32]
 8002f8a:	f024 0401 	bic.w	r4, r4, #1
 8002f8e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f90:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f92:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f96:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f9a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002f9e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002fa0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002fa2:	6203      	str	r3, [r0, #32]
}
 8002fa4:	bc10      	pop	{r4}
 8002fa6:	4770      	bx	lr

08002fa8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fa8:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002faa:	6a04      	ldr	r4, [r0, #32]
 8002fac:	f024 0410 	bic.w	r4, r4, #16
 8002fb0:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fb2:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002fb4:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002fb6:	f424 4c70 	bic.w	ip, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fba:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fbe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002fc2:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002fc6:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002fc8:	6203      	str	r3, [r0, #32]
}
 8002fca:	bc10      	pop	{r4}
 8002fcc:	4770      	bx	lr

08002fce <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fce:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fda:	6083      	str	r3, [r0, #8]
}
 8002fdc:	4770      	bx	lr
	...

08002fe0 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002fe0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d122      	bne.n	8003030 <HAL_TIM_Base_Start+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8002fea:	2302      	movs	r3, #2
 8002fec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ff0:	6803      	ldr	r3, [r0, #0]
 8002ff2:	4a11      	ldr	r2, [pc, #68]	; (8003038 <HAL_TIM_Base_Start+0x58>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d010      	beq.n	800301a <HAL_TIM_Base_Start+0x3a>
 8002ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ffc:	d00d      	beq.n	800301a <HAL_TIM_Base_Start+0x3a>
 8002ffe:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003002:	4293      	cmp	r3, r2
 8003004:	d009      	beq.n	800301a <HAL_TIM_Base_Start+0x3a>
 8003006:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800300a:	4293      	cmp	r3, r2
 800300c:	d005      	beq.n	800301a <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	f042 0201 	orr.w	r2, r2, #1
 8003014:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003016:	2000      	movs	r0, #0
 8003018:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800301a:	689a      	ldr	r2, [r3, #8]
 800301c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003020:	2a06      	cmp	r2, #6
 8003022:	d007      	beq.n	8003034 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	f042 0201 	orr.w	r2, r2, #1
 800302a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800302c:	2000      	movs	r0, #0
 800302e:	4770      	bx	lr
    return HAL_ERROR;
 8003030:	2001      	movs	r0, #1
 8003032:	4770      	bx	lr
  return HAL_OK;
 8003034:	2000      	movs	r0, #0
}
 8003036:	4770      	bx	lr
 8003038:	40012c00 	.word	0x40012c00

0800303c <HAL_TIM_PWM_MspInit>:
}
 800303c:	4770      	bx	lr

0800303e <TIM_DMADelayPulseCplt>:
{
 800303e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003040:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003042:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003044:	4283      	cmp	r3, r0
 8003046:	d00e      	beq.n	8003066 <TIM_DMADelayPulseCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003048:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800304a:	4283      	cmp	r3, r0
 800304c:	d014      	beq.n	8003078 <TIM_DMADelayPulseCplt+0x3a>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800304e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003050:	4283      	cmp	r3, r0
 8003052:	d01a      	beq.n	800308a <TIM_DMADelayPulseCplt+0x4c>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003054:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003056:	4283      	cmp	r3, r0
 8003058:	d020      	beq.n	800309c <TIM_DMADelayPulseCplt+0x5e>
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800305a:	4620      	mov	r0, r4
 800305c:	f000 ffd2 	bl	8004004 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003060:	2300      	movs	r3, #0
 8003062:	7723      	strb	r3, [r4, #28]
}
 8003064:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003066:	2301      	movs	r3, #1
 8003068:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800306a:	6983      	ldr	r3, [r0, #24]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1f4      	bne.n	800305a <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003070:	2301      	movs	r3, #1
 8003072:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003076:	e7f0      	b.n	800305a <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003078:	2302      	movs	r3, #2
 800307a:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800307c:	6983      	ldr	r3, [r0, #24]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1eb      	bne.n	800305a <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003082:	2301      	movs	r3, #1
 8003084:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003088:	e7e7      	b.n	800305a <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800308a:	2304      	movs	r3, #4
 800308c:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 800308e:	6983      	ldr	r3, [r0, #24]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d1e2      	bne.n	800305a <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003094:	2301      	movs	r3, #1
 8003096:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800309a:	e7de      	b.n	800305a <TIM_DMADelayPulseCplt+0x1c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800309c:	2308      	movs	r3, #8
 800309e:	7723      	strb	r3, [r4, #28]
    if (hdma->Init.Mode == DMA_NORMAL)
 80030a0:	6983      	ldr	r3, [r0, #24]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1d9      	bne.n	800305a <TIM_DMADelayPulseCplt+0x1c>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80030a6:	2301      	movs	r3, #1
 80030a8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80030ac:	e7d5      	b.n	800305a <TIM_DMADelayPulseCplt+0x1c>

080030ae <TIM_DMADelayPulseHalfCplt>:
{
 80030ae:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80030b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030b4:	4283      	cmp	r3, r0
 80030b6:	d00b      	beq.n	80030d0 <TIM_DMADelayPulseHalfCplt+0x22>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80030b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80030ba:	4283      	cmp	r3, r0
 80030bc:	d010      	beq.n	80030e0 <TIM_DMADelayPulseHalfCplt+0x32>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80030be:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80030c0:	4283      	cmp	r3, r0
 80030c2:	d010      	beq.n	80030e6 <TIM_DMADelayPulseHalfCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80030c4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80030c6:	4283      	cmp	r3, r0
 80030c8:	d104      	bne.n	80030d4 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80030ca:	2308      	movs	r3, #8
 80030cc:	7723      	strb	r3, [r4, #28]
 80030ce:	e001      	b.n	80030d4 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030d0:	2301      	movs	r3, #1
 80030d2:	7723      	strb	r3, [r4, #28]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80030d4:	4620      	mov	r0, r4
 80030d6:	f000 ff7d 	bl	8003fd4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030da:	2300      	movs	r3, #0
 80030dc:	7723      	strb	r3, [r4, #28]
}
 80030de:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80030e0:	2302      	movs	r3, #2
 80030e2:	7723      	strb	r3, [r4, #28]
 80030e4:	e7f6      	b.n	80030d4 <TIM_DMADelayPulseHalfCplt+0x26>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030e6:	2304      	movs	r3, #4
 80030e8:	7723      	strb	r3, [r4, #28]
 80030ea:	e7f3      	b.n	80030d4 <TIM_DMADelayPulseHalfCplt+0x26>

080030ec <HAL_TIM_ErrorCallback>:
}
 80030ec:	4770      	bx	lr

080030ee <TIM_DMAError>:
{
 80030ee:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80030f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030f4:	4283      	cmp	r3, r0
 80030f6:	d00c      	beq.n	8003112 <TIM_DMAError+0x24>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80030f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80030fa:	4283      	cmp	r3, r0
 80030fc:	d013      	beq.n	8003126 <TIM_DMAError+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80030fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003100:	4283      	cmp	r3, r0
 8003102:	d016      	beq.n	8003132 <TIM_DMAError+0x44>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003104:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003106:	4283      	cmp	r3, r0
 8003108:	d019      	beq.n	800313e <TIM_DMAError+0x50>
    htim->State = HAL_TIM_STATE_READY;
 800310a:	2301      	movs	r3, #1
 800310c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8003110:	e003      	b.n	800311a <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003112:	2301      	movs	r3, #1
 8003114:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003116:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  HAL_TIM_ErrorCallback(htim);
 800311a:	4620      	mov	r0, r4
 800311c:	f7ff ffe6 	bl	80030ec <HAL_TIM_ErrorCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003120:	2300      	movs	r3, #0
 8003122:	7723      	strb	r3, [r4, #28]
}
 8003124:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003126:	2302      	movs	r3, #2
 8003128:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800312a:	2301      	movs	r3, #1
 800312c:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003130:	e7f3      	b.n	800311a <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003132:	2304      	movs	r3, #4
 8003134:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8003136:	2301      	movs	r3, #1
 8003138:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800313c:	e7ed      	b.n	800311a <TIM_DMAError+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800313e:	2308      	movs	r3, #8
 8003140:	7723      	strb	r3, [r4, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003142:	2301      	movs	r3, #1
 8003144:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003148:	e7e7      	b.n	800311a <TIM_DMAError+0x2c>
	...

0800314c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800314c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800314e:	4a1b      	ldr	r2, [pc, #108]	; (80031bc <TIM_Base_SetConfig+0x70>)
 8003150:	4290      	cmp	r0, r2
 8003152:	d00a      	beq.n	800316a <TIM_Base_SetConfig+0x1e>
 8003154:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003158:	d007      	beq.n	800316a <TIM_Base_SetConfig+0x1e>
 800315a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800315e:	4290      	cmp	r0, r2
 8003160:	d003      	beq.n	800316a <TIM_Base_SetConfig+0x1e>
 8003162:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003166:	4290      	cmp	r0, r2
 8003168:	d103      	bne.n	8003172 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800316a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800316e:	684a      	ldr	r2, [r1, #4]
 8003170:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003172:	4a12      	ldr	r2, [pc, #72]	; (80031bc <TIM_Base_SetConfig+0x70>)
 8003174:	4290      	cmp	r0, r2
 8003176:	d00a      	beq.n	800318e <TIM_Base_SetConfig+0x42>
 8003178:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800317c:	d007      	beq.n	800318e <TIM_Base_SetConfig+0x42>
 800317e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003182:	4290      	cmp	r0, r2
 8003184:	d003      	beq.n	800318e <TIM_Base_SetConfig+0x42>
 8003186:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800318a:	4290      	cmp	r0, r2
 800318c:	d103      	bne.n	8003196 <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800318e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003192:	68ca      	ldr	r2, [r1, #12]
 8003194:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003196:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800319a:	694a      	ldr	r2, [r1, #20]
 800319c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800319e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031a0:	688b      	ldr	r3, [r1, #8]
 80031a2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80031a4:	680b      	ldr	r3, [r1, #0]
 80031a6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031a8:	4b04      	ldr	r3, [pc, #16]	; (80031bc <TIM_Base_SetConfig+0x70>)
 80031aa:	4298      	cmp	r0, r3
 80031ac:	d002      	beq.n	80031b4 <TIM_Base_SetConfig+0x68>
  TIMx->EGR = TIM_EGR_UG;
 80031ae:	2301      	movs	r3, #1
 80031b0:	6143      	str	r3, [r0, #20]
}
 80031b2:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80031b4:	690b      	ldr	r3, [r1, #16]
 80031b6:	6303      	str	r3, [r0, #48]	; 0x30
 80031b8:	e7f9      	b.n	80031ae <TIM_Base_SetConfig+0x62>
 80031ba:	bf00      	nop
 80031bc:	40012c00 	.word	0x40012c00

080031c0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80031c0:	b340      	cbz	r0, 8003214 <HAL_TIM_Base_Init+0x54>
{
 80031c2:	b510      	push	{r4, lr}
 80031c4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80031c6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80031ca:	b1f3      	cbz	r3, 800320a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80031cc:	2302      	movs	r3, #2
 80031ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031d2:	4621      	mov	r1, r4
 80031d4:	f851 0b04 	ldr.w	r0, [r1], #4
 80031d8:	f7ff ffb8 	bl	800314c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031dc:	2301      	movs	r3, #1
 80031de:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031e2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80031e6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80031ea:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80031ee:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80031fa:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80031fe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003202:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003206:	2000      	movs	r0, #0
}
 8003208:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800320a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800320e:	f7fe fa61 	bl	80016d4 <HAL_TIM_Base_MspInit>
 8003212:	e7db      	b.n	80031cc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003214:	2001      	movs	r0, #1
}
 8003216:	4770      	bx	lr

08003218 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003218:	b340      	cbz	r0, 800326c <HAL_TIM_PWM_Init+0x54>
{
 800321a:	b510      	push	{r4, lr}
 800321c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800321e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003222:	b1f3      	cbz	r3, 8003262 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003224:	2302      	movs	r3, #2
 8003226:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800322a:	4621      	mov	r1, r4
 800322c:	f851 0b04 	ldr.w	r0, [r1], #4
 8003230:	f7ff ff8c 	bl	800314c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003234:	2301      	movs	r3, #1
 8003236:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800323a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800323e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003242:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003246:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800324a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800324e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003252:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003256:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800325a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800325e:	2000      	movs	r0, #0
}
 8003260:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003262:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003266:	f7ff fee9 	bl	800303c <HAL_TIM_PWM_MspInit>
 800326a:	e7db      	b.n	8003224 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800326c:	2001      	movs	r0, #1
}
 800326e:	4770      	bx	lr

08003270 <TIM_OC2_SetConfig>:
{
 8003270:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003272:	6a03      	ldr	r3, [r0, #32]
 8003274:	f023 0310 	bic.w	r3, r3, #16
 8003278:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 800327a:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800327c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800327e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003280:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003284:	680d      	ldr	r5, [r1, #0]
 8003286:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800328a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800328e:	688d      	ldr	r5, [r1, #8]
 8003290:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003294:	4d0e      	ldr	r5, [pc, #56]	; (80032d0 <TIM_OC2_SetConfig+0x60>)
 8003296:	42a8      	cmp	r0, r5
 8003298:	d009      	beq.n	80032ae <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800329a:	4d0d      	ldr	r5, [pc, #52]	; (80032d0 <TIM_OC2_SetConfig+0x60>)
 800329c:	42a8      	cmp	r0, r5
 800329e:	d00e      	beq.n	80032be <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 80032a0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80032a2:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80032a4:	684a      	ldr	r2, [r1, #4]
 80032a6:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80032a8:	6203      	str	r3, [r0, #32]
}
 80032aa:	bc30      	pop	{r4, r5}
 80032ac:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80032ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032b2:	68cd      	ldr	r5, [r1, #12]
 80032b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80032b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032bc:	e7ed      	b.n	800329a <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032be:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032c2:	694d      	ldr	r5, [r1, #20]
 80032c4:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032c8:	698d      	ldr	r5, [r1, #24]
 80032ca:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80032ce:	e7e7      	b.n	80032a0 <TIM_OC2_SetConfig+0x30>
 80032d0:	40012c00 	.word	0x40012c00

080032d4 <HAL_TIM_PWM_ConfigChannel>:
{
 80032d4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80032d6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d060      	beq.n	80033a0 <HAL_TIM_PWM_ConfigChannel+0xcc>
 80032de:	4604      	mov	r4, r0
 80032e0:	460d      	mov	r5, r1
 80032e2:	2301      	movs	r3, #1
 80032e4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 80032e8:	2a0c      	cmp	r2, #12
 80032ea:	d81a      	bhi.n	8003322 <HAL_TIM_PWM_ConfigChannel+0x4e>
 80032ec:	e8df f002 	tbb	[pc, r2]
 80032f0:	19191907 	.word	0x19191907
 80032f4:	1919191d 	.word	0x1919191d
 80032f8:	19191931 	.word	0x19191931
 80032fc:	44          	.byte	0x44
 80032fd:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80032fe:	6800      	ldr	r0, [r0, #0]
 8003300:	f7ff fdbc 	bl	8002e7c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003304:	6822      	ldr	r2, [r4, #0]
 8003306:	6993      	ldr	r3, [r2, #24]
 8003308:	f043 0308 	orr.w	r3, r3, #8
 800330c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800330e:	6822      	ldr	r2, [r4, #0]
 8003310:	6993      	ldr	r3, [r2, #24]
 8003312:	f023 0304 	bic.w	r3, r3, #4
 8003316:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003318:	6822      	ldr	r2, [r4, #0]
 800331a:	6993      	ldr	r3, [r2, #24]
 800331c:	6929      	ldr	r1, [r5, #16]
 800331e:	430b      	orrs	r3, r1
 8003320:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 8003322:	2000      	movs	r0, #0
 8003324:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003328:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800332a:	6800      	ldr	r0, [r0, #0]
 800332c:	f7ff ffa0 	bl	8003270 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003330:	6822      	ldr	r2, [r4, #0]
 8003332:	6993      	ldr	r3, [r2, #24]
 8003334:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003338:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800333a:	6822      	ldr	r2, [r4, #0]
 800333c:	6993      	ldr	r3, [r2, #24]
 800333e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003342:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003344:	6822      	ldr	r2, [r4, #0]
 8003346:	6993      	ldr	r3, [r2, #24]
 8003348:	6929      	ldr	r1, [r5, #16]
 800334a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800334e:	6193      	str	r3, [r2, #24]
      break;
 8003350:	e7e7      	b.n	8003322 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003352:	6800      	ldr	r0, [r0, #0]
 8003354:	f7ff fdc0 	bl	8002ed8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003358:	6822      	ldr	r2, [r4, #0]
 800335a:	69d3      	ldr	r3, [r2, #28]
 800335c:	f043 0308 	orr.w	r3, r3, #8
 8003360:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003362:	6822      	ldr	r2, [r4, #0]
 8003364:	69d3      	ldr	r3, [r2, #28]
 8003366:	f023 0304 	bic.w	r3, r3, #4
 800336a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800336c:	6822      	ldr	r2, [r4, #0]
 800336e:	69d3      	ldr	r3, [r2, #28]
 8003370:	6929      	ldr	r1, [r5, #16]
 8003372:	430b      	orrs	r3, r1
 8003374:	61d3      	str	r3, [r2, #28]
      break;
 8003376:	e7d4      	b.n	8003322 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003378:	6800      	ldr	r0, [r0, #0]
 800337a:	f7ff fddf 	bl	8002f3c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800337e:	6822      	ldr	r2, [r4, #0]
 8003380:	69d3      	ldr	r3, [r2, #28]
 8003382:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003386:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003388:	6822      	ldr	r2, [r4, #0]
 800338a:	69d3      	ldr	r3, [r2, #28]
 800338c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003390:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003392:	6822      	ldr	r2, [r4, #0]
 8003394:	69d3      	ldr	r3, [r2, #28]
 8003396:	6929      	ldr	r1, [r5, #16]
 8003398:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800339c:	61d3      	str	r3, [r2, #28]
      break;
 800339e:	e7c0      	b.n	8003322 <HAL_TIM_PWM_ConfigChannel+0x4e>
  __HAL_LOCK(htim);
 80033a0:	2002      	movs	r0, #2
 80033a2:	e7c1      	b.n	8003328 <HAL_TIM_PWM_ConfigChannel+0x54>

080033a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033a4:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80033a6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033a8:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033ac:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80033b0:	430a      	orrs	r2, r1
 80033b2:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033b6:	6082      	str	r2, [r0, #8]
}
 80033b8:	bc10      	pop	{r4}
 80033ba:	4770      	bx	lr

080033bc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80033bc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d066      	beq.n	8003492 <HAL_TIM_ConfigClockSource+0xd6>
{
 80033c4:	b510      	push	{r4, lr}
 80033c6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80033c8:	2301      	movs	r3, #1
 80033ca:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80033ce:	2302      	movs	r3, #2
 80033d0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80033d4:	6802      	ldr	r2, [r0, #0]
 80033d6:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033d8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033dc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80033e0:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80033e2:	680b      	ldr	r3, [r1, #0]
 80033e4:	2b60      	cmp	r3, #96	; 0x60
 80033e6:	d040      	beq.n	800346a <HAL_TIM_ConfigClockSource+0xae>
 80033e8:	d822      	bhi.n	8003430 <HAL_TIM_ConfigClockSource+0x74>
 80033ea:	2b40      	cmp	r3, #64	; 0x40
 80033ec:	d047      	beq.n	800347e <HAL_TIM_ConfigClockSource+0xc2>
 80033ee:	d90b      	bls.n	8003408 <HAL_TIM_ConfigClockSource+0x4c>
 80033f0:	2b50      	cmp	r3, #80	; 0x50
 80033f2:	d10e      	bne.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033f4:	68ca      	ldr	r2, [r1, #12]
 80033f6:	6849      	ldr	r1, [r1, #4]
 80033f8:	6800      	ldr	r0, [r0, #0]
 80033fa:	f7ff fdc3 	bl	8002f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80033fe:	2150      	movs	r1, #80	; 0x50
 8003400:	6820      	ldr	r0, [r4, #0]
 8003402:	f7ff fde4 	bl	8002fce <TIM_ITRx_SetConfig>
      break;
 8003406:	e004      	b.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
  switch (sClockSourceConfig->ClockSource)
 8003408:	2b20      	cmp	r3, #32
 800340a:	d00c      	beq.n	8003426 <HAL_TIM_ConfigClockSource+0x6a>
 800340c:	d908      	bls.n	8003420 <HAL_TIM_ConfigClockSource+0x64>
 800340e:	2b30      	cmp	r3, #48	; 0x30
 8003410:	d009      	beq.n	8003426 <HAL_TIM_ConfigClockSource+0x6a>
  htim->State = HAL_TIM_STATE_READY;
 8003412:	2301      	movs	r3, #1
 8003414:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003418:	2000      	movs	r0, #0
 800341a:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800341e:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8003420:	b10b      	cbz	r3, 8003426 <HAL_TIM_ConfigClockSource+0x6a>
 8003422:	2b10      	cmp	r3, #16
 8003424:	d1f5      	bne.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003426:	4619      	mov	r1, r3
 8003428:	6820      	ldr	r0, [r4, #0]
 800342a:	f7ff fdd0 	bl	8002fce <TIM_ITRx_SetConfig>
        break;
 800342e:	e7f0      	b.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
  switch (sClockSourceConfig->ClockSource)
 8003430:	2b70      	cmp	r3, #112	; 0x70
 8003432:	d00e      	beq.n	8003452 <HAL_TIM_ConfigClockSource+0x96>
 8003434:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003438:	d1eb      	bne.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 800343a:	68cb      	ldr	r3, [r1, #12]
 800343c:	684a      	ldr	r2, [r1, #4]
 800343e:	6889      	ldr	r1, [r1, #8]
 8003440:	6800      	ldr	r0, [r0, #0]
 8003442:	f7ff ffaf 	bl	80033a4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003446:	6822      	ldr	r2, [r4, #0]
 8003448:	6893      	ldr	r3, [r2, #8]
 800344a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800344e:	6093      	str	r3, [r2, #8]
      break;
 8003450:	e7df      	b.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 8003452:	68cb      	ldr	r3, [r1, #12]
 8003454:	684a      	ldr	r2, [r1, #4]
 8003456:	6889      	ldr	r1, [r1, #8]
 8003458:	6800      	ldr	r0, [r0, #0]
 800345a:	f7ff ffa3 	bl	80033a4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800345e:	6822      	ldr	r2, [r4, #0]
 8003460:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003462:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003466:	6093      	str	r3, [r2, #8]
      break;
 8003468:	e7d3      	b.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800346a:	68ca      	ldr	r2, [r1, #12]
 800346c:	6849      	ldr	r1, [r1, #4]
 800346e:	6800      	ldr	r0, [r0, #0]
 8003470:	f7ff fd9a 	bl	8002fa8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003474:	2160      	movs	r1, #96	; 0x60
 8003476:	6820      	ldr	r0, [r4, #0]
 8003478:	f7ff fda9 	bl	8002fce <TIM_ITRx_SetConfig>
      break;
 800347c:	e7c9      	b.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800347e:	68ca      	ldr	r2, [r1, #12]
 8003480:	6849      	ldr	r1, [r1, #4]
 8003482:	6800      	ldr	r0, [r0, #0]
 8003484:	f7ff fd7e 	bl	8002f84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003488:	2140      	movs	r1, #64	; 0x40
 800348a:	6820      	ldr	r0, [r4, #0]
 800348c:	f7ff fd9f 	bl	8002fce <TIM_ITRx_SetConfig>
      break;
 8003490:	e7bf      	b.n	8003412 <HAL_TIM_ConfigClockSource+0x56>
  __HAL_LOCK(htim);
 8003492:	2002      	movs	r0, #2
}
 8003494:	4770      	bx	lr

08003496 <TIM_SlaveTimer_SetConfig>:
{
 8003496:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 8003498:	6804      	ldr	r4, [r0, #0]
 800349a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800349c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80034a0:	684b      	ldr	r3, [r1, #4]
 80034a2:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 80034a4:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80034a8:	680a      	ldr	r2, [r1, #0]
 80034aa:	4313      	orrs	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 80034ac:	60a3      	str	r3, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 80034ae:	684b      	ldr	r3, [r1, #4]
 80034b0:	2b60      	cmp	r3, #96	; 0x60
 80034b2:	d02c      	beq.n	800350e <TIM_SlaveTimer_SetConfig+0x78>
 80034b4:	d80c      	bhi.n	80034d0 <TIM_SlaveTimer_SetConfig+0x3a>
 80034b6:	2b40      	cmp	r3, #64	; 0x40
 80034b8:	d014      	beq.n	80034e4 <TIM_SlaveTimer_SetConfig+0x4e>
 80034ba:	2b50      	cmp	r3, #80	; 0x50
 80034bc:	d106      	bne.n	80034cc <TIM_SlaveTimer_SetConfig+0x36>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034be:	690a      	ldr	r2, [r1, #16]
 80034c0:	6889      	ldr	r1, [r1, #8]
 80034c2:	6800      	ldr	r0, [r0, #0]
 80034c4:	f7ff fd5e 	bl	8002f84 <TIM_TI1_ConfigInputStage>
  return HAL_OK;
 80034c8:	2000      	movs	r0, #0
      break;
 80034ca:	e028      	b.n	800351e <TIM_SlaveTimer_SetConfig+0x88>
  switch (sSlaveConfig->InputTrigger)
 80034cc:	2000      	movs	r0, #0
 80034ce:	e026      	b.n	800351e <TIM_SlaveTimer_SetConfig+0x88>
 80034d0:	2b70      	cmp	r3, #112	; 0x70
 80034d2:	d123      	bne.n	800351c <TIM_SlaveTimer_SetConfig+0x86>
      TIM_ETR_SetConfig(htim->Instance,
 80034d4:	690b      	ldr	r3, [r1, #16]
 80034d6:	688a      	ldr	r2, [r1, #8]
 80034d8:	68c9      	ldr	r1, [r1, #12]
 80034da:	6800      	ldr	r0, [r0, #0]
 80034dc:	f7ff ff62 	bl	80033a4 <TIM_ETR_SetConfig>
  return HAL_OK;
 80034e0:	2000      	movs	r0, #0
      break;
 80034e2:	e01c      	b.n	800351e <TIM_SlaveTimer_SetConfig+0x88>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80034e4:	680b      	ldr	r3, [r1, #0]
 80034e6:	2b05      	cmp	r3, #5
 80034e8:	d01a      	beq.n	8003520 <TIM_SlaveTimer_SetConfig+0x8a>
      tmpccer = htim->Instance->CCER;
 80034ea:	6803      	ldr	r3, [r0, #0]
 80034ec:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80034ee:	6a1a      	ldr	r2, [r3, #32]
 80034f0:	f022 0201 	bic.w	r2, r2, #1
 80034f4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80034f6:	6802      	ldr	r2, [r0, #0]
 80034f8:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80034fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80034fe:	6909      	ldr	r1, [r1, #16]
 8003500:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8003504:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8003506:	6803      	ldr	r3, [r0, #0]
 8003508:	621c      	str	r4, [r3, #32]
  return HAL_OK;
 800350a:	2000      	movs	r0, #0
      break;
 800350c:	e007      	b.n	800351e <TIM_SlaveTimer_SetConfig+0x88>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800350e:	690a      	ldr	r2, [r1, #16]
 8003510:	6889      	ldr	r1, [r1, #8]
 8003512:	6800      	ldr	r0, [r0, #0]
 8003514:	f7ff fd48 	bl	8002fa8 <TIM_TI2_ConfigInputStage>
  return HAL_OK;
 8003518:	2000      	movs	r0, #0
      break;
 800351a:	e000      	b.n	800351e <TIM_SlaveTimer_SetConfig+0x88>
  switch (sSlaveConfig->InputTrigger)
 800351c:	2000      	movs	r0, #0
}
 800351e:	bd10      	pop	{r4, pc}
        return HAL_ERROR;
 8003520:	2001      	movs	r0, #1
 8003522:	e7fc      	b.n	800351e <TIM_SlaveTimer_SetConfig+0x88>

08003524 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8003524:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003528:	2b01      	cmp	r3, #1
 800352a:	d022      	beq.n	8003572 <HAL_TIM_SlaveConfigSynchro+0x4e>
{
 800352c:	b510      	push	{r4, lr}
 800352e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003530:	2301      	movs	r3, #1
 8003532:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003536:	2302      	movs	r3, #2
 8003538:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800353c:	f7ff ffab 	bl	8003496 <TIM_SlaveTimer_SetConfig>
 8003540:	b980      	cbnz	r0, 8003564 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003542:	6822      	ldr	r2, [r4, #0]
 8003544:	68d3      	ldr	r3, [r2, #12]
 8003546:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800354a:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800354c:	6822      	ldr	r2, [r4, #0]
 800354e:	68d3      	ldr	r3, [r2, #12]
 8003550:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003554:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 8003556:	2301      	movs	r3, #1
 8003558:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800355c:	2300      	movs	r3, #0
 800355e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003562:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 8003564:	2001      	movs	r0, #1
 8003566:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800356a:	2300      	movs	r3, #0
 800356c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8003570:	e7f7      	b.n	8003562 <HAL_TIM_SlaveConfigSynchro+0x3e>
  __HAL_LOCK(htim);
 8003572:	2002      	movs	r0, #2
}
 8003574:	4770      	bx	lr

08003576 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003576:	f001 011f 	and.w	r1, r1, #31
 800357a:	2301      	movs	r3, #1
 800357c:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003580:	6a03      	ldr	r3, [r0, #32]
 8003582:	ea23 030c 	bic.w	r3, r3, ip
 8003586:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003588:	6a03      	ldr	r3, [r0, #32]
 800358a:	fa02 f101 	lsl.w	r1, r2, r1
 800358e:	430b      	orrs	r3, r1
 8003590:	6203      	str	r3, [r0, #32]
}
 8003592:	4770      	bx	lr

08003594 <HAL_TIM_PWM_Start>:
{
 8003594:	b510      	push	{r4, lr}
 8003596:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003598:	4608      	mov	r0, r1
 800359a:	bb51      	cbnz	r1, 80035f2 <HAL_TIM_PWM_Start+0x5e>
 800359c:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	3b01      	subs	r3, #1
 80035a4:	bf18      	it	ne
 80035a6:	2301      	movne	r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d15b      	bne.n	8003664 <HAL_TIM_PWM_Start+0xd0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80035ac:	2800      	cmp	r0, #0
 80035ae:	d139      	bne.n	8003624 <HAL_TIM_PWM_Start+0x90>
 80035b0:	2302      	movs	r3, #2
 80035b2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035b6:	2201      	movs	r2, #1
 80035b8:	4601      	mov	r1, r0
 80035ba:	6820      	ldr	r0, [r4, #0]
 80035bc:	f7ff ffdb 	bl	8003576 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	4a2a      	ldr	r2, [pc, #168]	; (800366c <HAL_TIM_PWM_Start+0xd8>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d03d      	beq.n	8003644 <HAL_TIM_PWM_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035c8:	6823      	ldr	r3, [r4, #0]
 80035ca:	4a28      	ldr	r2, [pc, #160]	; (800366c <HAL_TIM_PWM_Start+0xd8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d03e      	beq.n	800364e <HAL_TIM_PWM_Start+0xba>
 80035d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d4:	d03b      	beq.n	800364e <HAL_TIM_PWM_Start+0xba>
 80035d6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80035da:	4293      	cmp	r3, r2
 80035dc:	d037      	beq.n	800364e <HAL_TIM_PWM_Start+0xba>
 80035de:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d033      	beq.n	800364e <HAL_TIM_PWM_Start+0xba>
    __HAL_TIM_ENABLE(htim);
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	f042 0201 	orr.w	r2, r2, #1
 80035ec:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80035ee:	2000      	movs	r0, #0
 80035f0:	e039      	b.n	8003666 <HAL_TIM_PWM_Start+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035f2:	2904      	cmp	r1, #4
 80035f4:	d008      	beq.n	8003608 <HAL_TIM_PWM_Start+0x74>
 80035f6:	2908      	cmp	r1, #8
 80035f8:	d00d      	beq.n	8003616 <HAL_TIM_PWM_Start+0x82>
 80035fa:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	3b01      	subs	r3, #1
 8003602:	bf18      	it	ne
 8003604:	2301      	movne	r3, #1
 8003606:	e7cf      	b.n	80035a8 <HAL_TIM_PWM_Start+0x14>
 8003608:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 800360c:	b2db      	uxtb	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	bf18      	it	ne
 8003612:	2301      	movne	r3, #1
 8003614:	e7c8      	b.n	80035a8 <HAL_TIM_PWM_Start+0x14>
 8003616:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800361a:	b2db      	uxtb	r3, r3
 800361c:	3b01      	subs	r3, #1
 800361e:	bf18      	it	ne
 8003620:	2301      	movne	r3, #1
 8003622:	e7c1      	b.n	80035a8 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003624:	2804      	cmp	r0, #4
 8003626:	d005      	beq.n	8003634 <HAL_TIM_PWM_Start+0xa0>
 8003628:	2808      	cmp	r0, #8
 800362a:	d007      	beq.n	800363c <HAL_TIM_PWM_Start+0xa8>
 800362c:	2302      	movs	r3, #2
 800362e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003632:	e7c0      	b.n	80035b6 <HAL_TIM_PWM_Start+0x22>
 8003634:	2302      	movs	r3, #2
 8003636:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800363a:	e7bc      	b.n	80035b6 <HAL_TIM_PWM_Start+0x22>
 800363c:	2302      	movs	r3, #2
 800363e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003642:	e7b8      	b.n	80035b6 <HAL_TIM_PWM_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8003644:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003646:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800364a:	645a      	str	r2, [r3, #68]	; 0x44
 800364c:	e7bc      	b.n	80035c8 <HAL_TIM_PWM_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003654:	2a06      	cmp	r2, #6
 8003656:	d007      	beq.n	8003668 <HAL_TIM_PWM_Start+0xd4>
      __HAL_TIM_ENABLE(htim);
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	f042 0201 	orr.w	r2, r2, #1
 800365e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003660:	2000      	movs	r0, #0
 8003662:	e000      	b.n	8003666 <HAL_TIM_PWM_Start+0xd2>
    return HAL_ERROR;
 8003664:	2001      	movs	r0, #1
}
 8003666:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8003668:	2000      	movs	r0, #0
 800366a:	e7fc      	b.n	8003666 <HAL_TIM_PWM_Start+0xd2>
 800366c:	40012c00 	.word	0x40012c00

08003670 <HAL_TIM_PWM_Start_DMA>:
{
 8003670:	b570      	push	{r4, r5, r6, lr}
 8003672:	4604      	mov	r4, r0
 8003674:	4616      	mov	r6, r2
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003676:	460d      	mov	r5, r1
 8003678:	2900      	cmp	r1, #0
 800367a:	d12d      	bne.n	80036d8 <HAL_TIM_PWM_Start_DMA+0x68>
 800367c:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8003680:	b2c0      	uxtb	r0, r0
 8003682:	2802      	cmp	r0, #2
 8003684:	bf14      	ite	ne
 8003686:	2000      	movne	r0, #0
 8003688:	2001      	moveq	r0, #1
 800368a:	2800      	cmp	r0, #0
 800368c:	f040 80f8 	bne.w	8003880 <HAL_TIM_PWM_Start_DMA+0x210>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003690:	2d00      	cmp	r5, #0
 8003692:	d13d      	bne.n	8003710 <HAL_TIM_PWM_Start_DMA+0xa0>
 8003694:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003698:	b2d2      	uxtb	r2, r2
 800369a:	2a01      	cmp	r2, #1
 800369c:	bf14      	ite	ne
 800369e:	2200      	movne	r2, #0
 80036a0:	2201      	moveq	r2, #1
 80036a2:	2a00      	cmp	r2, #0
 80036a4:	f000 80ee 	beq.w	8003884 <HAL_TIM_PWM_Start_DMA+0x214>
    if ((pData == NULL) && (Length > 0U))
 80036a8:	2e00      	cmp	r6, #0
 80036aa:	d04d      	beq.n	8003748 <HAL_TIM_PWM_Start_DMA+0xd8>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036ac:	2d00      	cmp	r5, #0
 80036ae:	d14f      	bne.n	8003750 <HAL_TIM_PWM_Start_DMA+0xe0>
 80036b0:	2202      	movs	r2, #2
 80036b2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  switch (Channel)
 80036b6:	2d0c      	cmp	r5, #12
 80036b8:	d870      	bhi.n	800379c <HAL_TIM_PWM_Start_DMA+0x12c>
 80036ba:	e8df f015 	tbh	[pc, r5, lsl #1]
 80036be:	0059      	.short	0x0059
 80036c0:	006f006f 	.word	0x006f006f
 80036c4:	008d006f 	.word	0x008d006f
 80036c8:	006f006f 	.word	0x006f006f
 80036cc:	00a4006f 	.word	0x00a4006f
 80036d0:	006f006f 	.word	0x006f006f
 80036d4:	00bb006f 	.word	0x00bb006f
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80036d8:	2904      	cmp	r1, #4
 80036da:	d009      	beq.n	80036f0 <HAL_TIM_PWM_Start_DMA+0x80>
 80036dc:	2908      	cmp	r1, #8
 80036de:	d00f      	beq.n	8003700 <HAL_TIM_PWM_Start_DMA+0x90>
 80036e0:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 80036e4:	b2c0      	uxtb	r0, r0
 80036e6:	2802      	cmp	r0, #2
 80036e8:	bf14      	ite	ne
 80036ea:	2000      	movne	r0, #0
 80036ec:	2001      	moveq	r0, #1
 80036ee:	e7cc      	b.n	800368a <HAL_TIM_PWM_Start_DMA+0x1a>
 80036f0:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 80036f4:	b2c0      	uxtb	r0, r0
 80036f6:	2802      	cmp	r0, #2
 80036f8:	bf14      	ite	ne
 80036fa:	2000      	movne	r0, #0
 80036fc:	2001      	moveq	r0, #1
 80036fe:	e7c4      	b.n	800368a <HAL_TIM_PWM_Start_DMA+0x1a>
 8003700:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8003704:	b2c0      	uxtb	r0, r0
 8003706:	2802      	cmp	r0, #2
 8003708:	bf14      	ite	ne
 800370a:	2000      	movne	r0, #0
 800370c:	2001      	moveq	r0, #1
 800370e:	e7bc      	b.n	800368a <HAL_TIM_PWM_Start_DMA+0x1a>
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003710:	2d04      	cmp	r5, #4
 8003712:	d009      	beq.n	8003728 <HAL_TIM_PWM_Start_DMA+0xb8>
 8003714:	2d08      	cmp	r5, #8
 8003716:	d00f      	beq.n	8003738 <HAL_TIM_PWM_Start_DMA+0xc8>
 8003718:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	2a01      	cmp	r2, #1
 8003720:	bf14      	ite	ne
 8003722:	2200      	movne	r2, #0
 8003724:	2201      	moveq	r2, #1
 8003726:	e7bc      	b.n	80036a2 <HAL_TIM_PWM_Start_DMA+0x32>
 8003728:	f894 203f 	ldrb.w	r2, [r4, #63]	; 0x3f
 800372c:	b2d2      	uxtb	r2, r2
 800372e:	2a01      	cmp	r2, #1
 8003730:	bf14      	ite	ne
 8003732:	2200      	movne	r2, #0
 8003734:	2201      	moveq	r2, #1
 8003736:	e7b4      	b.n	80036a2 <HAL_TIM_PWM_Start_DMA+0x32>
 8003738:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 800373c:	b2d2      	uxtb	r2, r2
 800373e:	2a01      	cmp	r2, #1
 8003740:	bf14      	ite	ne
 8003742:	2200      	movne	r2, #0
 8003744:	2201      	moveq	r2, #1
 8003746:	e7ac      	b.n	80036a2 <HAL_TIM_PWM_Start_DMA+0x32>
    if ((pData == NULL) && (Length > 0U))
 8003748:	2b00      	cmp	r3, #0
 800374a:	d0af      	beq.n	80036ac <HAL_TIM_PWM_Start_DMA+0x3c>
      return HAL_ERROR;
 800374c:	2001      	movs	r0, #1
 800374e:	e09a      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003750:	2d04      	cmp	r5, #4
 8003752:	d005      	beq.n	8003760 <HAL_TIM_PWM_Start_DMA+0xf0>
 8003754:	2d08      	cmp	r5, #8
 8003756:	d007      	beq.n	8003768 <HAL_TIM_PWM_Start_DMA+0xf8>
 8003758:	2202      	movs	r2, #2
 800375a:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
 800375e:	e7aa      	b.n	80036b6 <HAL_TIM_PWM_Start_DMA+0x46>
 8003760:	2202      	movs	r2, #2
 8003762:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
 8003766:	e7a6      	b.n	80036b6 <HAL_TIM_PWM_Start_DMA+0x46>
 8003768:	2202      	movs	r2, #2
 800376a:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
 800376e:	e7a2      	b.n	80036b6 <HAL_TIM_PWM_Start_DMA+0x46>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003770:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003772:	494a      	ldr	r1, [pc, #296]	; (800389c <HAL_TIM_PWM_Start_DMA+0x22c>)
 8003774:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003776:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003778:	4949      	ldr	r1, [pc, #292]	; (80038a0 <HAL_TIM_PWM_Start_DMA+0x230>)
 800377a:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800377c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800377e:	4949      	ldr	r1, [pc, #292]	; (80038a4 <HAL_TIM_PWM_Start_DMA+0x234>)
 8003780:	6311      	str	r1, [r2, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003782:	6822      	ldr	r2, [r4, #0]
 8003784:	3234      	adds	r2, #52	; 0x34
 8003786:	4631      	mov	r1, r6
 8003788:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800378a:	f7fe fc37 	bl	8001ffc <HAL_DMA_Start_IT>
 800378e:	2800      	cmp	r0, #0
 8003790:	d17a      	bne.n	8003888 <HAL_TIM_PWM_Start_DMA+0x218>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003792:	6822      	ldr	r2, [r4, #0]
 8003794:	68d3      	ldr	r3, [r2, #12]
 8003796:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800379a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800379c:	2201      	movs	r2, #1
 800379e:	4629      	mov	r1, r5
 80037a0:	6820      	ldr	r0, [r4, #0]
 80037a2:	f7ff fee8 	bl	8003576 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	4a3f      	ldr	r2, [pc, #252]	; (80038a8 <HAL_TIM_PWM_Start_DMA+0x238>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d058      	beq.n	8003860 <HAL_TIM_PWM_Start_DMA+0x1f0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ae:	6823      	ldr	r3, [r4, #0]
 80037b0:	4a3d      	ldr	r2, [pc, #244]	; (80038a8 <HAL_TIM_PWM_Start_DMA+0x238>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d059      	beq.n	800386a <HAL_TIM_PWM_Start_DMA+0x1fa>
 80037b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037ba:	d056      	beq.n	800386a <HAL_TIM_PWM_Start_DMA+0x1fa>
 80037bc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d052      	beq.n	800386a <HAL_TIM_PWM_Start_DMA+0x1fa>
 80037c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d04e      	beq.n	800386a <HAL_TIM_PWM_Start_DMA+0x1fa>
    __HAL_TIM_ENABLE(htim);
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	f042 0201 	orr.w	r2, r2, #1
 80037d2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80037d4:	2000      	movs	r0, #0
 80037d6:	e056      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80037d8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80037da:	4930      	ldr	r1, [pc, #192]	; (800389c <HAL_TIM_PWM_Start_DMA+0x22c>)
 80037dc:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80037de:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80037e0:	492f      	ldr	r1, [pc, #188]	; (80038a0 <HAL_TIM_PWM_Start_DMA+0x230>)
 80037e2:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80037e4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80037e6:	492f      	ldr	r1, [pc, #188]	; (80038a4 <HAL_TIM_PWM_Start_DMA+0x234>)
 80037e8:	6311      	str	r1, [r2, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80037ea:	6822      	ldr	r2, [r4, #0]
 80037ec:	3238      	adds	r2, #56	; 0x38
 80037ee:	4631      	mov	r1, r6
 80037f0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80037f2:	f7fe fc03 	bl	8001ffc <HAL_DMA_Start_IT>
 80037f6:	2800      	cmp	r0, #0
 80037f8:	d148      	bne.n	800388c <HAL_TIM_PWM_Start_DMA+0x21c>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80037fa:	6822      	ldr	r2, [r4, #0]
 80037fc:	68d3      	ldr	r3, [r2, #12]
 80037fe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003802:	60d3      	str	r3, [r2, #12]
      break;
 8003804:	e7ca      	b.n	800379c <HAL_TIM_PWM_Start_DMA+0x12c>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003806:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003808:	4924      	ldr	r1, [pc, #144]	; (800389c <HAL_TIM_PWM_Start_DMA+0x22c>)
 800380a:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800380c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800380e:	4924      	ldr	r1, [pc, #144]	; (80038a0 <HAL_TIM_PWM_Start_DMA+0x230>)
 8003810:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003812:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003814:	4923      	ldr	r1, [pc, #140]	; (80038a4 <HAL_TIM_PWM_Start_DMA+0x234>)
 8003816:	6311      	str	r1, [r2, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003818:	6822      	ldr	r2, [r4, #0]
 800381a:	323c      	adds	r2, #60	; 0x3c
 800381c:	4631      	mov	r1, r6
 800381e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003820:	f7fe fbec 	bl	8001ffc <HAL_DMA_Start_IT>
 8003824:	2800      	cmp	r0, #0
 8003826:	d133      	bne.n	8003890 <HAL_TIM_PWM_Start_DMA+0x220>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003828:	6822      	ldr	r2, [r4, #0]
 800382a:	68d3      	ldr	r3, [r2, #12]
 800382c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003830:	60d3      	str	r3, [r2, #12]
      break;
 8003832:	e7b3      	b.n	800379c <HAL_TIM_PWM_Start_DMA+0x12c>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003834:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003836:	4919      	ldr	r1, [pc, #100]	; (800389c <HAL_TIM_PWM_Start_DMA+0x22c>)
 8003838:	6291      	str	r1, [r2, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800383a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800383c:	4918      	ldr	r1, [pc, #96]	; (80038a0 <HAL_TIM_PWM_Start_DMA+0x230>)
 800383e:	62d1      	str	r1, [r2, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003840:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003842:	4918      	ldr	r1, [pc, #96]	; (80038a4 <HAL_TIM_PWM_Start_DMA+0x234>)
 8003844:	6311      	str	r1, [r2, #48]	; 0x30
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003846:	6822      	ldr	r2, [r4, #0]
 8003848:	3240      	adds	r2, #64	; 0x40
 800384a:	4631      	mov	r1, r6
 800384c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800384e:	f7fe fbd5 	bl	8001ffc <HAL_DMA_Start_IT>
 8003852:	b9f8      	cbnz	r0, 8003894 <HAL_TIM_PWM_Start_DMA+0x224>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003854:	6822      	ldr	r2, [r4, #0]
 8003856:	68d3      	ldr	r3, [r2, #12]
 8003858:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800385c:	60d3      	str	r3, [r2, #12]
      break;
 800385e:	e79d      	b.n	800379c <HAL_TIM_PWM_Start_DMA+0x12c>
    __HAL_TIM_MOE_ENABLE(htim);
 8003860:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003862:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003866:	645a      	str	r2, [r3, #68]	; 0x44
 8003868:	e7a1      	b.n	80037ae <HAL_TIM_PWM_Start_DMA+0x13e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800386a:	689a      	ldr	r2, [r3, #8]
 800386c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003870:	2a06      	cmp	r2, #6
 8003872:	d011      	beq.n	8003898 <HAL_TIM_PWM_Start_DMA+0x228>
      __HAL_TIM_ENABLE(htim);
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	f042 0201 	orr.w	r2, r2, #1
 800387a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800387c:	2000      	movs	r0, #0
 800387e:	e002      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
    return HAL_BUSY;
 8003880:	2002      	movs	r0, #2
 8003882:	e000      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
    return HAL_ERROR;
 8003884:	2001      	movs	r0, #1
}
 8003886:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8003888:	2001      	movs	r0, #1
 800388a:	e7fc      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
        return HAL_ERROR;
 800388c:	2001      	movs	r0, #1
 800388e:	e7fa      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
        return HAL_ERROR;
 8003890:	2001      	movs	r0, #1
 8003892:	e7f8      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
        return HAL_ERROR;
 8003894:	2001      	movs	r0, #1
 8003896:	e7f6      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
  return HAL_OK;
 8003898:	2000      	movs	r0, #0
 800389a:	e7f4      	b.n	8003886 <HAL_TIM_PWM_Start_DMA+0x216>
 800389c:	0800303f 	.word	0x0800303f
 80038a0:	080030af 	.word	0x080030af
 80038a4:	080030ef 	.word	0x080030ef
 80038a8:	40012c00 	.word	0x40012c00

080038ac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d02c      	beq.n	800390e <HAL_TIMEx_MasterConfigSynchronization+0x62>
{
 80038b4:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80038b6:	2301      	movs	r3, #1
 80038b8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038bc:	2302      	movs	r3, #2
 80038be:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038c2:	6803      	ldr	r3, [r0, #0]
 80038c4:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038c6:	689c      	ldr	r4, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038c8:	f022 0c70 	bic.w	ip, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038cc:	680a      	ldr	r2, [r1, #0]
 80038ce:	ea42 020c 	orr.w	r2, r2, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038d4:	6803      	ldr	r3, [r0, #0]
 80038d6:	4a0f      	ldr	r2, [pc, #60]	; (8003914 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 80038d8:	4293      	cmp	r3, r2
 80038da:	d00a      	beq.n	80038f2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80038dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038e0:	d007      	beq.n	80038f2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80038e2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d003      	beq.n	80038f2 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 80038ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d104      	bne.n	80038fc <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80038f2:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038f6:	684a      	ldr	r2, [r1, #4]
 80038f8:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80038fa:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038fc:	2301      	movs	r3, #1
 80038fe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003902:	2300      	movs	r3, #0
 8003904:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003908:	4618      	mov	r0, r3
}
 800390a:	bc10      	pop	{r4}
 800390c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800390e:	2002      	movs	r0, #2
}
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	40012c00 	.word	0x40012c00

08003918 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003918:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800391c:	2b01      	cmp	r3, #1
 800391e:	d022      	beq.n	8003966 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8003920:	2301      	movs	r3, #1
 8003922:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003926:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003928:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800392c:	688a      	ldr	r2, [r1, #8]
 800392e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003930:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003934:	684a      	ldr	r2, [r1, #4]
 8003936:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003938:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800393c:	680a      	ldr	r2, [r1, #0]
 800393e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003940:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003944:	690a      	ldr	r2, [r1, #16]
 8003946:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003948:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800394c:	694a      	ldr	r2, [r1, #20]
 800394e:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003950:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003954:	69ca      	ldr	r2, [r1, #28]
 8003956:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003958:	6802      	ldr	r2, [r0, #0]
 800395a:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800395c:	2300      	movs	r3, #0
 800395e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003962:	4618      	mov	r0, r3
 8003964:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003966:	2002      	movs	r0, #2
}
 8003968:	4770      	bx	lr
	...

0800396c <ST7920_SendCmd>:
// A replacement for SPI_TRANSMIT

//SPI_HandleTypeDef hspi1;

void ST7920_SendCmd (uint8_t cmd)
{
 800396c:	b530      	push	{r4, r5, lr}
 800396e:	b083      	sub	sp, #12

	uint8_t data[3] = {0};
 8003970:	4b11      	ldr	r3, [pc, #68]	; (80039b8 <ST7920_SendCmd+0x4c>)
 8003972:	881b      	ldrh	r3, [r3, #0]
 8003974:	f8ad 3004 	strh.w	r3, [sp, #4]
 8003978:	2500      	movs	r5, #0
 800397a:	f88d 5006 	strb.w	r5, [sp, #6]
	data[0] = 0xf8 + (0<<1);
 800397e:	23f8      	movs	r3, #248	; 0xf8
 8003980:	f88d 3004 	strb.w	r3, [sp, #4]
	data[1] = cmd & 0xf0;
 8003984:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8003988:	f88d 3005 	strb.w	r3, [sp, #5]
	data[2] = (cmd << 4) & 0xf0;
 800398c:	0100      	lsls	r0, r0, #4
 800398e:	f88d 0006 	strb.w	r0, [sp, #6]


	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 8003992:	4c0a      	ldr	r4, [pc, #40]	; (80039bc <ST7920_SendCmd+0x50>)
 8003994:	2201      	movs	r2, #1
 8003996:	2140      	movs	r1, #64	; 0x40
 8003998:	4620      	mov	r0, r4
 800399a:	f7fe fd1d 	bl	80023d8 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, (uint8_t*)&data, 3, 2);
 800399e:	2302      	movs	r3, #2
 80039a0:	2203      	movs	r2, #3
 80039a2:	a901      	add	r1, sp, #4
 80039a4:	4806      	ldr	r0, [pc, #24]	; (80039c0 <ST7920_SendCmd+0x54>)
 80039a6:	f7ff f98c 	bl	8002cc2 <HAL_SPI_Transmit>
		//delay_us(50);
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 80039aa:	462a      	mov	r2, r5
 80039ac:	2140      	movs	r1, #64	; 0x40
 80039ae:	4620      	mov	r0, r4
 80039b0:	f7fe fd12 	bl	80023d8 <HAL_GPIO_WritePin>

}
 80039b4:	b003      	add	sp, #12
 80039b6:	bd30      	pop	{r4, r5, pc}
 80039b8:	08007c30 	.word	0x08007c30
 80039bc:	40010800 	.word	0x40010800
 80039c0:	200002c0 	.word	0x200002c0

080039c4 <ST7920_SendData>:

void ST7920_SendData (uint8_t data)
{
 80039c4:	b530      	push	{r4, r5, lr}
 80039c6:	b083      	sub	sp, #12

	uint8_t dat[3] = {0};
 80039c8:	4b11      	ldr	r3, [pc, #68]	; (8003a10 <ST7920_SendData+0x4c>)
 80039ca:	881b      	ldrh	r3, [r3, #0]
 80039cc:	f8ad 3004 	strh.w	r3, [sp, #4]
 80039d0:	2500      	movs	r5, #0
 80039d2:	f88d 5006 	strb.w	r5, [sp, #6]
	dat[0] = 0xf8+(1<<1);
 80039d6:	23fa      	movs	r3, #250	; 0xfa
 80039d8:	f88d 3004 	strb.w	r3, [sp, #4]
	dat[1] = data&0xf0;
 80039dc:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 80039e0:	f88d 3005 	strb.w	r3, [sp, #5]
	dat[2] = (data<<4)&0xf0;
 80039e4:	0100      	lsls	r0, r0, #4
 80039e6:	f88d 0006 	strb.w	r0, [sp, #6]


	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 80039ea:	4c0a      	ldr	r4, [pc, #40]	; (8003a14 <ST7920_SendData+0x50>)
 80039ec:	2201      	movs	r2, #1
 80039ee:	2140      	movs	r1, #64	; 0x40
 80039f0:	4620      	mov	r0, r4
 80039f2:	f7fe fcf1 	bl	80023d8 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1, (uint8_t*)&dat, 3, 2);
 80039f6:	2302      	movs	r3, #2
 80039f8:	2203      	movs	r2, #3
 80039fa:	a901      	add	r1, sp, #4
 80039fc:	4806      	ldr	r0, [pc, #24]	; (8003a18 <ST7920_SendData+0x54>)
 80039fe:	f7ff f960 	bl	8002cc2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 8003a02:	462a      	mov	r2, r5
 8003a04:	2140      	movs	r1, #64	; 0x40
 8003a06:	4620      	mov	r0, r4
 8003a08:	f7fe fce6 	bl	80023d8 <HAL_GPIO_WritePin>
}
 8003a0c:	b003      	add	sp, #12
 8003a0e:	bd30      	pop	{r4, r5, pc}
 8003a10:	08007c30 	.word	0x08007c30
 8003a14:	40010800 	.word	0x40010800
 8003a18:	200002c0 	.word	0x200002c0

08003a1c <ST7920_GraphicMode>:
    	}
}
// switch to graphic mode or normal mode::: enable = 1 -> graphic mode enable = 0 -> normal mode

void ST7920_GraphicMode (int enable)   // 1-enable, 0-disable
{
 8003a1c:	b508      	push	{r3, lr}
	if (enable == 1)
 8003a1e:	2801      	cmp	r0, #1
 8003a20:	d001      	beq.n	8003a26 <ST7920_GraphicMode+0xa>
		ST7920_SendCmd(0x36);  // enable graphics
		HAL_Delay (1);
		Graphic_Check = 1;  // update the variable
	}

	else if (enable == 0)
 8003a22:	b1b0      	cbz	r0, 8003a52 <ST7920_GraphicMode+0x36>
	{
		ST7920_SendCmd(0x30);  // 8 bit mode
		HAL_Delay (1);
		Graphic_Check = 0;  // update the variable
	}
}
 8003a24:	bd08      	pop	{r3, pc}
		ST7920_SendCmd(0x30);  // 8 bit mode
 8003a26:	2030      	movs	r0, #48	; 0x30
 8003a28:	f7ff ffa0 	bl	800396c <ST7920_SendCmd>
		HAL_Delay (1);
 8003a2c:	2001      	movs	r0, #1
 8003a2e:	f7fd ffaf 	bl	8001990 <HAL_Delay>
		ST7920_SendCmd(0x34);  // switch to Extended instructions
 8003a32:	2034      	movs	r0, #52	; 0x34
 8003a34:	f7ff ff9a 	bl	800396c <ST7920_SendCmd>
		HAL_Delay (1);
 8003a38:	2001      	movs	r0, #1
 8003a3a:	f7fd ffa9 	bl	8001990 <HAL_Delay>
		ST7920_SendCmd(0x36);  // enable graphics
 8003a3e:	2036      	movs	r0, #54	; 0x36
 8003a40:	f7ff ff94 	bl	800396c <ST7920_SendCmd>
		HAL_Delay (1);
 8003a44:	2001      	movs	r0, #1
 8003a46:	f7fd ffa3 	bl	8001990 <HAL_Delay>
		Graphic_Check = 1;  // update the variable
 8003a4a:	4b07      	ldr	r3, [pc, #28]	; (8003a68 <ST7920_GraphicMode+0x4c>)
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	701a      	strb	r2, [r3, #0]
 8003a50:	e7e8      	b.n	8003a24 <ST7920_GraphicMode+0x8>
		ST7920_SendCmd(0x30);  // 8 bit mode
 8003a52:	2030      	movs	r0, #48	; 0x30
 8003a54:	f7ff ff8a 	bl	800396c <ST7920_SendCmd>
		HAL_Delay (1);
 8003a58:	2001      	movs	r0, #1
 8003a5a:	f7fd ff99 	bl	8001990 <HAL_Delay>
		Graphic_Check = 0;  // update the variable
 8003a5e:	4b02      	ldr	r3, [pc, #8]	; (8003a68 <ST7920_GraphicMode+0x4c>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	701a      	strb	r2, [r3, #0]
}
 8003a64:	e7de      	b.n	8003a24 <ST7920_GraphicMode+0x8>
 8003a66:	bf00      	nop
 8003a68:	200007b0 	.word	0x200007b0

08003a6c <ST7920_DrawBitmap>:
  ST7920_SendCmd(0x80 | y); // 6-bit (0..63)
  ST7920_SendCmd(0x80 | x); // 4-bit (0..15)
}

void ST7920_DrawBitmap(const unsigned char* graphic, bool half)
{
 8003a6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a70:	4607      	mov	r7, r0

	uint8_t x, y;

	uint16_t Index=0;
	uint8_t Temp,Db;
	int Ystart = 0+half*64;
 8003a72:	018e      	lsls	r6, r1, #6
	int Yend = 64+half*64;
 8003a74:	3101      	adds	r1, #1
 8003a76:	ea4f 1881 	mov.w	r8, r1, lsl #6



	for(y=Ystart;y<Yend;y++)
 8003a7a:	b2f6      	uxtb	r6, r6
 8003a7c:	e096      	b.n	8003bac <ST7920_DrawBitmap+0x140>
				ST7920_SendCmd(0x80 | y);										//Y(0-31)
				ST7920_SendCmd(0x80 | x);										//X(0-8)
			}
			else
			{
				ST7920_SendCmd(0x80 | y-32);//Y(0-31)
 8003a7e:	f1a6 0020 	sub.w	r0, r6, #32
 8003a82:	b240      	sxtb	r0, r0
 8003a84:	f060 007f 	orn	r0, r0, #127	; 0x7f
 8003a88:	b2c0      	uxtb	r0, r0
 8003a8a:	f7ff ff6f 	bl	800396c <ST7920_SendCmd>
				ST7920_SendCmd(0x88 | x);//X(0-8)
 8003a8e:	f045 0088 	orr.w	r0, r5, #136	; 0x88
 8003a92:	f7ff ff6b 	bl	800396c <ST7920_SendCmd>
			}

			Index=((y/8)*128)+(x*16);
 8003a96:	f006 04f8 	and.w	r4, r6, #248	; 0xf8
 8003a9a:	442c      	add	r4, r5
 8003a9c:	0124      	lsls	r4, r4, #4
 8003a9e:	b2a4      	uxth	r4, r4
			Db=y%8;
 8003aa0:	f006 0907 	and.w	r9, r6, #7

			Temp=	(((graphic[Index+0]>>Db)&0x01)<<7)|
 8003aa4:	5d38      	ldrb	r0, [r7, r4]
 8003aa6:	fa40 f309 	asr.w	r3, r0, r9
						(((graphic[Index+1]>>Db)&0x01)<<6)|
 8003aaa:	443c      	add	r4, r7
 8003aac:	7860      	ldrb	r0, [r4, #1]
 8003aae:	fa40 f009 	asr.w	r0, r0, r9
 8003ab2:	0180      	lsls	r0, r0, #6
 8003ab4:	f000 0040 	and.w	r0, r0, #64	; 0x40
			Temp=	(((graphic[Index+0]>>Db)&0x01)<<7)|
 8003ab8:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8003abc:	b240      	sxtb	r0, r0
						(((graphic[Index+2]>>Db)&0x01)<<5)|
 8003abe:	78a3      	ldrb	r3, [r4, #2]
 8003ac0:	fa43 f309 	asr.w	r3, r3, r9
 8003ac4:	015b      	lsls	r3, r3, #5
 8003ac6:	f003 0320 	and.w	r3, r3, #32
						(((graphic[Index+1]>>Db)&0x01)<<6)|
 8003aca:	4318      	orrs	r0, r3
						(((graphic[Index+3]>>Db)&0x01)<<4)|
 8003acc:	78e3      	ldrb	r3, [r4, #3]
 8003ace:	fa43 f309 	asr.w	r3, r3, r9
 8003ad2:	011b      	lsls	r3, r3, #4
 8003ad4:	f003 0310 	and.w	r3, r3, #16
						(((graphic[Index+2]>>Db)&0x01)<<5)|
 8003ad8:	4318      	orrs	r0, r3
						(((graphic[Index+4]>>Db)&0x01)<<3)|
 8003ada:	7923      	ldrb	r3, [r4, #4]
 8003adc:	fa43 f309 	asr.w	r3, r3, r9
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	f003 0308 	and.w	r3, r3, #8
						(((graphic[Index+3]>>Db)&0x01)<<4)|
 8003ae6:	4318      	orrs	r0, r3
						(((graphic[Index+5]>>Db)&0x01)<<2)|
 8003ae8:	7963      	ldrb	r3, [r4, #5]
 8003aea:	fa43 f309 	asr.w	r3, r3, r9
 8003aee:	009b      	lsls	r3, r3, #2
 8003af0:	f003 0304 	and.w	r3, r3, #4
						(((graphic[Index+4]>>Db)&0x01)<<3)|
 8003af4:	4318      	orrs	r0, r3
						(((graphic[Index+6]>>Db)&0x01)<<1)|
 8003af6:	79a3      	ldrb	r3, [r4, #6]
 8003af8:	fa43 f309 	asr.w	r3, r3, r9
 8003afc:	005b      	lsls	r3, r3, #1
 8003afe:	f003 0302 	and.w	r3, r3, #2
						(((graphic[Index+5]>>Db)&0x01)<<2)|
 8003b02:	4318      	orrs	r0, r3
						(((graphic[Index+7]>>Db)&0x01)<<0);
 8003b04:	79e3      	ldrb	r3, [r4, #7]
 8003b06:	fa43 f309 	asr.w	r3, r3, r9
 8003b0a:	f003 0301 	and.w	r3, r3, #1
						(((graphic[Index+6]>>Db)&0x01)<<1)|
 8003b0e:	4318      	orrs	r0, r3
			ST7920_SendData(Temp);
 8003b10:	b2c0      	uxtb	r0, r0
 8003b12:	f7ff ff57 	bl	80039c4 <ST7920_SendData>

			Temp=	(((graphic[Index+8]>>Db)&0x01)<<7)|
 8003b16:	7a20      	ldrb	r0, [r4, #8]
 8003b18:	fa40 f309 	asr.w	r3, r0, r9
						(((graphic[Index+9]>>Db)&0x01)<<6)|
 8003b1c:	7a60      	ldrb	r0, [r4, #9]
 8003b1e:	fa40 f009 	asr.w	r0, r0, r9
 8003b22:	0180      	lsls	r0, r0, #6
 8003b24:	f000 0040 	and.w	r0, r0, #64	; 0x40
			Temp=	(((graphic[Index+8]>>Db)&0x01)<<7)|
 8003b28:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8003b2c:	b240      	sxtb	r0, r0
						(((graphic[Index+10]>>Db)&0x01)<<5)|
 8003b2e:	7aa3      	ldrb	r3, [r4, #10]
 8003b30:	fa43 f309 	asr.w	r3, r3, r9
 8003b34:	015b      	lsls	r3, r3, #5
 8003b36:	f003 0320 	and.w	r3, r3, #32
						(((graphic[Index+9]>>Db)&0x01)<<6)|
 8003b3a:	4318      	orrs	r0, r3
						(((graphic[Index+11]>>Db)&0x01)<<4)|
 8003b3c:	7ae3      	ldrb	r3, [r4, #11]
 8003b3e:	fa43 f309 	asr.w	r3, r3, r9
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	f003 0310 	and.w	r3, r3, #16
						(((graphic[Index+10]>>Db)&0x01)<<5)|
 8003b48:	4318      	orrs	r0, r3
						(((graphic[Index+12]>>Db)&0x01)<<3)|
 8003b4a:	7b23      	ldrb	r3, [r4, #12]
 8003b4c:	fa43 f309 	asr.w	r3, r3, r9
 8003b50:	00db      	lsls	r3, r3, #3
 8003b52:	f003 0308 	and.w	r3, r3, #8
						(((graphic[Index+11]>>Db)&0x01)<<4)|
 8003b56:	4318      	orrs	r0, r3
						(((graphic[Index+13]>>Db)&0x01)<<2)|
 8003b58:	7b63      	ldrb	r3, [r4, #13]
 8003b5a:	fa43 f309 	asr.w	r3, r3, r9
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	f003 0304 	and.w	r3, r3, #4
						(((graphic[Index+12]>>Db)&0x01)<<3)|
 8003b64:	4318      	orrs	r0, r3
						(((graphic[Index+14]>>Db)&0x01)<<1)|
 8003b66:	7ba3      	ldrb	r3, [r4, #14]
 8003b68:	fa43 f309 	asr.w	r3, r3, r9
 8003b6c:	005b      	lsls	r3, r3, #1
 8003b6e:	f003 0302 	and.w	r3, r3, #2
						(((graphic[Index+13]>>Db)&0x01)<<2)|
 8003b72:	4318      	orrs	r0, r3
						(((graphic[Index+15]>>Db)&0x01)<<0);
 8003b74:	7be3      	ldrb	r3, [r4, #15]
 8003b76:	fa43 f909 	asr.w	r9, r3, r9
 8003b7a:	f009 0901 	and.w	r9, r9, #1
						(((graphic[Index+14]>>Db)&0x01)<<1)|
 8003b7e:	ea40 0009 	orr.w	r0, r0, r9

			ST7920_SendData(Temp);
 8003b82:	b2c0      	uxtb	r0, r0
 8003b84:	f7ff ff1e 	bl	80039c4 <ST7920_SendData>
		for(x=0;x<8;x++)
 8003b88:	3501      	adds	r5, #1
 8003b8a:	b2ed      	uxtb	r5, r5
 8003b8c:	2d07      	cmp	r5, #7
 8003b8e:	d80b      	bhi.n	8003ba8 <ST7920_DrawBitmap+0x13c>
			if(y<32)//Up
 8003b90:	2e1f      	cmp	r6, #31
 8003b92:	f63f af74 	bhi.w	8003a7e <ST7920_DrawBitmap+0x12>
				ST7920_SendCmd(0x80 | y);										//Y(0-31)
 8003b96:	f046 0080 	orr.w	r0, r6, #128	; 0x80
 8003b9a:	f7ff fee7 	bl	800396c <ST7920_SendCmd>
				ST7920_SendCmd(0x80 | x);										//X(0-8)
 8003b9e:	f045 0080 	orr.w	r0, r5, #128	; 0x80
 8003ba2:	f7ff fee3 	bl	800396c <ST7920_SendCmd>
 8003ba6:	e776      	b.n	8003a96 <ST7920_DrawBitmap+0x2a>
	for(y=Ystart;y<Yend;y++)
 8003ba8:	3601      	adds	r6, #1
 8003baa:	b2f6      	uxtb	r6, r6
 8003bac:	4546      	cmp	r6, r8
 8003bae:	da01      	bge.n	8003bb4 <ST7920_DrawBitmap+0x148>
		for(x=0;x<8;x++)
 8003bb0:	2500      	movs	r5, #0
 8003bb2:	e7eb      	b.n	8003b8c <ST7920_DrawBitmap+0x120>
		}

	}

}
 8003bb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003bb8 <GLCD_Buf_Clear>:

//Clear GLCD Buf
void GLCD_Buf_Clear(void)
{
	uint16_t i;
	for(i=0;i<1024;i++)GLCD_Buf[i]=0;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	e004      	b.n	8003bc6 <GLCD_Buf_Clear+0xe>
 8003bbc:	4a04      	ldr	r2, [pc, #16]	; (8003bd0 <GLCD_Buf_Clear+0x18>)
 8003bbe:	2100      	movs	r1, #0
 8003bc0:	54d1      	strb	r1, [r2, r3]
 8003bc2:	3301      	adds	r3, #1
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bca:	d3f7      	bcc.n	8003bbc <GLCD_Buf_Clear+0x4>
}
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	200003b0 	.word	0x200003b0

08003bd4 <ST7920_Update>:

#include <stdbool.h>
bool lastHalf;
// Update the display with the selected graphics
void ST7920_Update(void)
{
 8003bd4:	b508      	push	{r3, lr}

	ST7920_DrawBitmap(GLCD_Buf, lastHalf);
 8003bd6:	4b03      	ldr	r3, [pc, #12]	; (8003be4 <ST7920_Update+0x10>)
 8003bd8:	7819      	ldrb	r1, [r3, #0]
 8003bda:	4803      	ldr	r0, [pc, #12]	; (8003be8 <ST7920_Update+0x14>)
 8003bdc:	f7ff ff46 	bl	8003a6c <ST7920_DrawBitmap>
	//ST7920_Switch(lastHalf);
	//lastHalf = !lastHalf;

}
 8003be0:	bd08      	pop	{r3, pc}
 8003be2:	bf00      	nop
 8003be4:	200007b3 	.word	0x200007b3
 8003be8:	200003b0 	.word	0x200003b0

08003bec <ST7920_Clear>:
	ST7920_SendCmd(0x03);
	ST7920_SendCmd(0x40 + 32 * i);
}

void ST7920_Clear()
{
 8003bec:	b538      	push	{r3, r4, r5, lr}
	if (Graphic_Check == 1)  // if the graphic mode is set
 8003bee:	4b1a      	ldr	r3, [pc, #104]	; (8003c58 <ST7920_Clear+0x6c>)
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d129      	bne.n	8003c4a <ST7920_Clear+0x5e>
	{
		uint8_t x, y;
		for(y = 0; y < 64; y++)
 8003bf6:	2500      	movs	r5, #0
 8003bf8:	e017      	b.n	8003c2a <ST7920_Clear+0x3e>
				ST7920_SendCmd(0x80 | y);
				ST7920_SendCmd(0x80);
			}
			else
			{
				ST7920_SendCmd(0x80 | (y-32));
 8003bfa:	f1a5 0020 	sub.w	r0, r5, #32
 8003bfe:	b240      	sxtb	r0, r0
 8003c00:	f060 007f 	orn	r0, r0, #127	; 0x7f
 8003c04:	b2c0      	uxtb	r0, r0
 8003c06:	f7ff feb1 	bl	800396c <ST7920_SendCmd>
				ST7920_SendCmd(0x88);
 8003c0a:	2088      	movs	r0, #136	; 0x88
 8003c0c:	f7ff feae 	bl	800396c <ST7920_SendCmd>
 8003c10:	e016      	b.n	8003c40 <ST7920_Clear+0x54>
			}
			for(x = 0; x < 8; x++)
			{
				ST7920_SendData(0);
 8003c12:	2000      	movs	r0, #0
 8003c14:	f7ff fed6 	bl	80039c4 <ST7920_SendData>
				ST7920_SendData(0);
 8003c18:	2000      	movs	r0, #0
 8003c1a:	f7ff fed3 	bl	80039c4 <ST7920_SendData>
			for(x = 0; x < 8; x++)
 8003c1e:	3401      	adds	r4, #1
 8003c20:	b2e4      	uxtb	r4, r4
 8003c22:	2c07      	cmp	r4, #7
 8003c24:	d9f5      	bls.n	8003c12 <ST7920_Clear+0x26>
		for(y = 0; y < 64; y++)
 8003c26:	3501      	adds	r5, #1
 8003c28:	b2ed      	uxtb	r5, r5
 8003c2a:	2d3f      	cmp	r5, #63	; 0x3f
 8003c2c:	d80a      	bhi.n	8003c44 <ST7920_Clear+0x58>
			if(y < 32)
 8003c2e:	2d1f      	cmp	r5, #31
 8003c30:	d8e3      	bhi.n	8003bfa <ST7920_Clear+0xe>
				ST7920_SendCmd(0x80 | y);
 8003c32:	f045 0080 	orr.w	r0, r5, #128	; 0x80
 8003c36:	f7ff fe99 	bl	800396c <ST7920_SendCmd>
				ST7920_SendCmd(0x80);
 8003c3a:	2080      	movs	r0, #128	; 0x80
 8003c3c:	f7ff fe96 	bl	800396c <ST7920_SendCmd>
{
 8003c40:	2400      	movs	r4, #0
 8003c42:	e7ee      	b.n	8003c22 <ST7920_Clear+0x36>
			}
		}
		GLCD_Buf_Clear();
 8003c44:	f7ff ffb8 	bl	8003bb8 <GLCD_Buf_Clear>
	else
	{
		ST7920_SendCmd(0x01);   // clear the display using command
		HAL_Delay(2); // delay >1.6 ms
	}
}
 8003c48:	bd38      	pop	{r3, r4, r5, pc}
		ST7920_SendCmd(0x01);   // clear the display using command
 8003c4a:	2001      	movs	r0, #1
 8003c4c:	f7ff fe8e 	bl	800396c <ST7920_SendCmd>
		HAL_Delay(2); // delay >1.6 ms
 8003c50:	2002      	movs	r0, #2
 8003c52:	f7fd fe9d 	bl	8001990 <HAL_Delay>
}
 8003c56:	e7f7      	b.n	8003c48 <ST7920_Clear+0x5c>
 8003c58:	200007b0 	.word	0x200007b0

08003c5c <ST7920_Init>:
#define LCD_LINE1       0x90
#define LCD_LINE2       0x88
#define LCD_LINE3       0x98

void ST7920_Init (void)
{
 8003c5c:	b508      	push	{r3, lr}
	//HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);  // RESET=0
	//HAL_Delay(10);   // wait for 10ms
	//HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);  // RESET=1

	HAL_Delay(50);   //wait for >40 ms
 8003c5e:	2032      	movs	r0, #50	; 0x32
 8003c60:	f7fd fe96 	bl	8001990 <HAL_Delay>

	ST7920_SendCmd(LCD_BASIC);  // 8bit mode
 8003c64:	2030      	movs	r0, #48	; 0x30
 8003c66:	f7ff fe81 	bl	800396c <ST7920_SendCmd>
	HAL_Delay(1);
 8003c6a:	2001      	movs	r0, #1
 8003c6c:	f7fd fe90 	bl	8001990 <HAL_Delay>

	ST7920_SendCmd(LCD_BASIC);  // 8bit mode
 8003c70:	2030      	movs	r0, #48	; 0x30
 8003c72:	f7ff fe7b 	bl	800396c <ST7920_SendCmd>
	HAL_Delay(1);
 8003c76:	2001      	movs	r0, #1
 8003c78:	f7fd fe8a 	bl	8001990 <HAL_Delay>

	ST7920_SendCmd(LCD_CLS);  // D=0, C=0, B=0
 8003c7c:	2001      	movs	r0, #1
 8003c7e:	f7ff fe75 	bl	800396c <ST7920_SendCmd>
	HAL_Delay(1);
 8003c82:	2001      	movs	r0, #1
 8003c84:	f7fd fe84 	bl	8001990 <HAL_Delay>

	ST7920_SendCmd(LCD_ADDRINC);  // clear screen
 8003c88:	2006      	movs	r0, #6
 8003c8a:	f7ff fe6f 	bl	800396c <ST7920_SendCmd>
	HAL_Delay(1);
 8003c8e:	2001      	movs	r0, #1
 8003c90:	f7fd fe7e 	bl	8001990 <HAL_Delay>


	ST7920_SendCmd(LCD_DISPLAYON);  // cursor increment right no shift
 8003c94:	200c      	movs	r0, #12
 8003c96:	f7ff fe69 	bl	800396c <ST7920_SendCmd>
	//ST7920_SendCmd(0x07);
	HAL_Delay(1);  // 1ms delay
 8003c9a:	2001      	movs	r0, #1
 8003c9c:	f7fd fe78 	bl	8001990 <HAL_Delay>

	ST7920_SendCmd(LCD_EXTEND);  // D=1, C=0, B=0
 8003ca0:	2034      	movs	r0, #52	; 0x34
 8003ca2:	f7ff fe63 	bl	800396c <ST7920_SendCmd>
    HAL_Delay(1);  // 1ms delay
 8003ca6:	2001      	movs	r0, #1
 8003ca8:	f7fd fe72 	bl	8001990 <HAL_Delay>

    ST7920_SendCmd(LCD_GFXMODE);  // D=1, C=0, B=0
 8003cac:	2036      	movs	r0, #54	; 0x36
 8003cae:	f7ff fe5d 	bl	800396c <ST7920_SendCmd>
    HAL_Delay(1);  // 1ms delay
 8003cb2:	2001      	movs	r0, #1
 8003cb4:	f7fd fe6c 	bl	8001990 <HAL_Delay>


}
 8003cb8:	bd08      	pop	{r3, pc}
	...

08003cbc <SetPixel>:

// Set Pixel
void SetPixel(uint8_t x, uint8_t y)
{
  if (y < numRows && x < numCols)
 8003cbc:	4b19      	ldr	r3, [pc, #100]	; (8003d24 <SetPixel+0x68>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	428b      	cmp	r3, r1
 8003cc2:	d92d      	bls.n	8003d20 <SetPixel+0x64>
 8003cc4:	4b18      	ldr	r3, [pc, #96]	; (8003d28 <SetPixel+0x6c>)
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	4283      	cmp	r3, r0
 8003cca:	d929      	bls.n	8003d20 <SetPixel+0x64>
{
 8003ccc:	b410      	push	{r4}
  {
		GLCD_Buf[(x)+((y/8)*128)]|=0x01<<y%8;
 8003cce:	08cb      	lsrs	r3, r1, #3
 8003cd0:	eb00 13c3 	add.w	r3, r0, r3, lsl #7
 8003cd4:	f001 0c07 	and.w	ip, r1, #7
 8003cd8:	2201      	movs	r2, #1
 8003cda:	fa02 fc0c 	lsl.w	ip, r2, ip
 8003cde:	4c13      	ldr	r4, [pc, #76]	; (8003d2c <SetPixel+0x70>)
 8003ce0:	5ce2      	ldrb	r2, [r4, r3]
 8003ce2:	ea42 020c 	orr.w	r2, r2, ip
 8003ce6:	54e2      	strb	r2, [r4, r3]

    // Change the dirty rectangle to account for a pixel being dirty (we assume it was changed)
    if (startRow > y) { startRow = y; }
 8003ce8:	4b11      	ldr	r3, [pc, #68]	; (8003d30 <SetPixel+0x74>)
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	428b      	cmp	r3, r1
 8003cee:	d901      	bls.n	8003cf4 <SetPixel+0x38>
 8003cf0:	4b0f      	ldr	r3, [pc, #60]	; (8003d30 <SetPixel+0x74>)
 8003cf2:	7019      	strb	r1, [r3, #0]
    if (endRow <= y)  { endRow = y + 1; }
 8003cf4:	4b0f      	ldr	r3, [pc, #60]	; (8003d34 <SetPixel+0x78>)
 8003cf6:	781b      	ldrb	r3, [r3, #0]
 8003cf8:	428b      	cmp	r3, r1
 8003cfa:	d802      	bhi.n	8003d02 <SetPixel+0x46>
 8003cfc:	3101      	adds	r1, #1
 8003cfe:	4b0d      	ldr	r3, [pc, #52]	; (8003d34 <SetPixel+0x78>)
 8003d00:	7019      	strb	r1, [r3, #0]
    if (startCol > x) { startCol = x; }
 8003d02:	4b0d      	ldr	r3, [pc, #52]	; (8003d38 <SetPixel+0x7c>)
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	4283      	cmp	r3, r0
 8003d08:	d901      	bls.n	8003d0e <SetPixel+0x52>
 8003d0a:	4b0b      	ldr	r3, [pc, #44]	; (8003d38 <SetPixel+0x7c>)
 8003d0c:	7018      	strb	r0, [r3, #0]
    if (endCol <= x)  { endCol = x + 1; }
 8003d0e:	4b0b      	ldr	r3, [pc, #44]	; (8003d3c <SetPixel+0x80>)
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	4283      	cmp	r3, r0
 8003d14:	d802      	bhi.n	8003d1c <SetPixel+0x60>
 8003d16:	3001      	adds	r0, #1
 8003d18:	4b08      	ldr	r3, [pc, #32]	; (8003d3c <SetPixel+0x80>)
 8003d1a:	7018      	strb	r0, [r3, #0]
  }
}
 8003d1c:	bc10      	pop	{r4}
 8003d1e:	4770      	bx	lr
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop
 8003d24:	2000000d 	.word	0x2000000d
 8003d28:	2000000c 	.word	0x2000000c
 8003d2c:	200003b0 	.word	0x200003b0
 8003d30:	200007b5 	.word	0x200007b5
 8003d34:	200007b2 	.word	0x200007b2
 8003d38:	200007b4 	.word	0x200007b4
 8003d3c:	200007b1 	.word	0x200007b1

08003d40 <GLCD_Font_Print>:
}


//Print Fonted String x=0-15 y=0-7
void GLCD_Font_Print(uint8_t x,uint8_t y,char * String)
{
 8003d40:	b510      	push	{r4, lr}
 8003d42:	460c      	mov	r4, r1
 8003d44:	4611      	mov	r1, r2
	int shiftX = 0;
	int shiftY = 1;

	int i;
	while(*String)
 8003d46:	e015      	b.n	8003d74 <GLCD_Font_Print+0x34>
	{
		for(i=0;i<8;i++)
			GLCD_Buf[i+(x*8)+(y*128)+shiftX/*+shiftY*32*/]=Font[(*String)*8+i-33*8];
 8003d48:	780b      	ldrb	r3, [r1, #0]
 8003d4a:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
 8003d4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003d52:	eb0c 0ec0 	add.w	lr, ip, r0, lsl #3
 8003d56:	eb0e 1ec4 	add.w	lr, lr, r4, lsl #7
 8003d5a:	4a09      	ldr	r2, [pc, #36]	; (8003d80 <GLCD_Font_Print+0x40>)
 8003d5c:	5cd2      	ldrb	r2, [r2, r3]
 8003d5e:	4b09      	ldr	r3, [pc, #36]	; (8003d84 <GLCD_Font_Print+0x44>)
 8003d60:	f803 200e 	strb.w	r2, [r3, lr]
		for(i=0;i<8;i++)
 8003d64:	f10c 0c01 	add.w	ip, ip, #1
 8003d68:	f1bc 0f07 	cmp.w	ip, #7
 8003d6c:	ddec      	ble.n	8003d48 <GLCD_Font_Print+0x8>
		String++;
 8003d6e:	3101      	adds	r1, #1
		x++;
 8003d70:	3001      	adds	r0, #1
 8003d72:	b2c0      	uxtb	r0, r0
	while(*String)
 8003d74:	780b      	ldrb	r3, [r1, #0]
 8003d76:	b113      	cbz	r3, 8003d7e <GLCD_Font_Print+0x3e>
		for(i=0;i<8;i++)
 8003d78:	f04f 0c00 	mov.w	ip, #0
 8003d7c:	e7f4      	b.n	8003d68 <GLCD_Font_Print+0x28>
			x=0;
			y++;
		}
		*/
	}
}
 8003d7e:	bd10      	pop	{r4, pc}
 8003d80:	08007c60 	.word	0x08007c60
 8003d84:	200003b0 	.word	0x200003b0

08003d88 <agcPrasolovFloat>:
float Falpha = 0.02f;
float FR = 0.7f;
float FAn = 0;


void agcPrasolovFloat(q31_t* source, q31_t* destination, uint16_t blockSize){
 8003d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	4683      	mov	fp, r0
 8003d90:	460f      	mov	r7, r1
 8003d92:	4692      	mov	sl, r2
	for (uint16_t i=0; i<blockSize; i++){
 8003d94:	2400      	movs	r4, #0
 8003d96:	e04d      	b.n	8003e34 <agcPrasolovFloat+0xac>
		float input = Q31toF(source[i]);
 8003d98:	f85b 0024 	ldr.w	r0, [fp, r4, lsl #2]
 8003d9c:	f7fc ffde 	bl	8000d5c <__aeabi_i2f>
 8003da0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
 8003da4:	f7fd f82e 	bl	8000e04 <__aeabi_fmul>
 8003da8:	4601      	mov	r1, r0
		input = input * FAn;
 8003daa:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8003e40 <agcPrasolovFloat+0xb8>
 8003dae:	f8d8 6000 	ldr.w	r6, [r8]
 8003db2:	4630      	mov	r0, r6
 8003db4:	f7fd f826 	bl	8000e04 <__aeabi_fmul>
 8003db8:	4605      	mov	r5, r0

		//float Anew =;
		FAn =  FAn * (1 - Falpha * fabs(input)) + Falpha * FR;
 8003dba:	4b22      	ldr	r3, [pc, #136]	; (8003e44 <agcPrasolovFloat+0xbc>)
 8003dbc:	f8d3 9000 	ldr.w	r9, [r3]
 8003dc0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8003dc4:	f7fc fb90 	bl	80004e8 <__aeabi_f2d>
 8003dc8:	e9cd 0100 	strd	r0, r1, [sp]
 8003dcc:	4648      	mov	r0, r9
 8003dce:	f7fc fb8b 	bl	80004e8 <__aeabi_f2d>
 8003dd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003dd6:	f7fc fbdf 	bl	8000598 <__aeabi_dmul>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	2000      	movs	r0, #0
 8003de0:	4919      	ldr	r1, [pc, #100]	; (8003e48 <agcPrasolovFloat+0xc0>)
 8003de2:	f7fc fa21 	bl	8000228 <__aeabi_dsub>
 8003de6:	e9cd 0100 	strd	r0, r1, [sp]
 8003dea:	4630      	mov	r0, r6
 8003dec:	f7fc fb7c 	bl	80004e8 <__aeabi_f2d>
 8003df0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003df4:	f7fc fbd0 	bl	8000598 <__aeabi_dmul>
 8003df8:	e9cd 0100 	strd	r0, r1, [sp]
 8003dfc:	4b13      	ldr	r3, [pc, #76]	; (8003e4c <agcPrasolovFloat+0xc4>)
 8003dfe:	6819      	ldr	r1, [r3, #0]
 8003e00:	4648      	mov	r0, r9
 8003e02:	f7fc ffff 	bl	8000e04 <__aeabi_fmul>
 8003e06:	f7fc fb6f 	bl	80004e8 <__aeabi_f2d>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e12:	f7fc fa0b 	bl	800022c <__adddf3>
 8003e16:	f7fc fe97 	bl	8000b48 <__aeabi_d2f>
 8003e1a:	f8c8 0000 	str.w	r0, [r8]
		destination[i] = FtoQ31(input);
 8003e1e:	f04f 419e 	mov.w	r1, #1325400064	; 0x4f000000
 8003e22:	4628      	mov	r0, r5
 8003e24:	f7fc ffee 	bl	8000e04 <__aeabi_fmul>
 8003e28:	f7fd f93c 	bl	80010a4 <__aeabi_f2iz>
 8003e2c:	f847 0024 	str.w	r0, [r7, r4, lsl #2]
	for (uint16_t i=0; i<blockSize; i++){
 8003e30:	3401      	adds	r4, #1
 8003e32:	b2a4      	uxth	r4, r4
 8003e34:	4554      	cmp	r4, sl
 8003e36:	d3af      	bcc.n	8003d98 <agcPrasolovFloat+0x10>
	}
}
 8003e38:	b003      	add	sp, #12
 8003e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e3e:	bf00      	nop
 8003e40:	200007b8 	.word	0x200007b8
 8003e44:	20000014 	.word	0x20000014
 8003e48:	3ff00000 	.word	0x3ff00000
 8003e4c:	20000010 	.word	0x20000010

08003e50 <dspInit>:
	//arm_rfft_fast_init_f32(&fftR, FFT_LEN);
}
*/

int outStarted = 0;
void dspInit(void){
 8003e50:	b500      	push	{lr}
 8003e52:	b083      	sub	sp, #12
	outStarted = 0;
 8003e54:	4b07      	ldr	r3, [pc, #28]	; (8003e74 <dspInit+0x24>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	601a      	str	r2, [r3, #0]
	//arm_fir_init_q31(&S1, NUM_TAPS, firCoeffs32, firState1, DSP_BLOCK_SIZE);
	//arm_fir_init_q31(&S2, NUM_TAPS, firCoeffs32, firState2, DSP_BLOCK_SIZE);

	arm_fir_decimate_init_q31(&S1, NUM_TAPS, 2, firCoeffs32, firState1, DSP_BLOCK_SIZE);
 8003e5a:	2380      	movs	r3, #128	; 0x80
 8003e5c:	9301      	str	r3, [sp, #4]
 8003e5e:	4b06      	ldr	r3, [pc, #24]	; (8003e78 <dspInit+0x28>)
 8003e60:	9300      	str	r3, [sp, #0]
 8003e62:	4b06      	ldr	r3, [pc, #24]	; (8003e7c <dspInit+0x2c>)
 8003e64:	2202      	movs	r2, #2
 8003e66:	2120      	movs	r1, #32
 8003e68:	4805      	ldr	r0, [pc, #20]	; (8003e80 <dspInit+0x30>)
 8003e6a:	f000 ffad 	bl	8004dc8 <arm_fir_decimate_init_q31>
	//arm_fir_decimate_init_q31(&S1, NUM_TAPS, 2, firCoeffs32, firState1, DSP_BLOCK_SIZE);

}
 8003e6e:	b003      	add	sp, #12
 8003e70:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e74:	20001650 	.word	0x20001650
 8003e78:	20000dd0 	.word	0x20000dd0
 8003e7c:	08008358 	.word	0x08008358
 8003e80:	200007bc 	.word	0x200007bc

08003e84 <dspStart>:

void dspStart(void){
 8003e84:	b510      	push	{r4, lr}
	HAL_TIM_Base_Start(&htim1);
 8003e86:	4c0b      	ldr	r4, [pc, #44]	; (8003eb4 <dspStart+0x30>)
 8003e88:	4620      	mov	r0, r4
 8003e8a:	f7ff f8a9 	bl	8002fe0 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003e8e:	2104      	movs	r1, #4
 8003e90:	4620      	mov	r0, r4
 8003e92:	f7ff fb7f 	bl	8003594 <HAL_TIM_PWM_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)inBuf, ADC_BUFFER_LEN);
 8003e96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e9a:	4907      	ldr	r1, [pc, #28]	; (8003eb8 <dspStart+0x34>)
 8003e9c:	4807      	ldr	r0, [pc, #28]	; (8003ebc <dspStart+0x38>)
 8003e9e:	f7fd fead 	bl	8001bfc <HAL_ADC_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_3, (uint32_t*)outBuf, ADC_BUFFER_LEN/2);
 8003ea2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ea6:	4a06      	ldr	r2, [pc, #24]	; (8003ec0 <dspStart+0x3c>)
 8003ea8:	2108      	movs	r1, #8
 8003eaa:	4620      	mov	r0, r4
 8003eac:	f7ff fbe0 	bl	8003670 <HAL_TIM_PWM_Start_DMA>
}
 8003eb0:	bd10      	pop	{r4, pc}
 8003eb2:	bf00      	nop
 8003eb4:	20000318 	.word	0x20000318
 8003eb8:	20001050 	.word	0x20001050
 8003ebc:	20000208 	.word	0x20000208
 8003ec0:	20001450 	.word	0x20001450

08003ec4 <dspPrepareInput>:

//int32_t debugInput[ADC_BUFFER_LEN] = {0xff};
//float debugInputF[ADC_BUFFER_LEN] = {555.0f};


void dspPrepareInput(void){
 8003ec4:	b430      	push	{r4, r5}
	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4,dspRingHalf);
	adcBuffStart = ADC_BUFFER_LEN/2 * (dspRingHalf == HALF_LOWER);
 8003ec6:	4b11      	ldr	r3, [pc, #68]	; (8003f0c <dspPrepareInput+0x48>)
 8003ec8:	781d      	ldrb	r5, [r3, #0]
 8003eca:	f085 0501 	eor.w	r5, r5, #1
 8003ece:	022d      	lsls	r5, r5, #8
 8003ed0:	4b0f      	ldr	r3, [pc, #60]	; (8003f10 <dspPrepareInput+0x4c>)
 8003ed2:	601d      	str	r5, [r3, #0]

	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	e014      	b.n	8003f02 <dspPrepareInput+0x3e>
		//debugInput[i] = adcToQ31(inBuf[i * 2 + adcBuffStart]);
		//debugInputF[i] = Q31float(adcToQ31(inBuf[i * 2 + adcBuffStart]));
		dspInI[i] = adcToQ31(inBuf[i * 2 + adcBuffStart]);
 8003ed8:	eb05 0143 	add.w	r1, r5, r3, lsl #1
 8003edc:	480d      	ldr	r0, [pc, #52]	; (8003f14 <dspPrepareInput+0x50>)
 8003ede:	f930 2011 	ldrsh.w	r2, [r0, r1, lsl #1]
	return ((input - ADC_HALF) << 20);
 8003ee2:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8003ee6:	0512      	lsls	r2, r2, #20
		dspInI[i] = adcToQ31(inBuf[i * 2 + adcBuffStart]);
 8003ee8:	4c0b      	ldr	r4, [pc, #44]	; (8003f18 <dspPrepareInput+0x54>)
 8003eea:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
		dspInQ[i] = adcToQ31(inBuf[i * 2 + adcBuffStart + 1]);
 8003eee:	3101      	adds	r1, #1
 8003ef0:	f930 2011 	ldrsh.w	r2, [r0, r1, lsl #1]
	return ((input - ADC_HALF) << 20);
 8003ef4:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 8003ef8:	0512      	lsls	r2, r2, #20
		dspInQ[i] = adcToQ31(inBuf[i * 2 + adcBuffStart + 1]);
 8003efa:	4908      	ldr	r1, [pc, #32]	; (8003f1c <dspPrepareInput+0x58>)
 8003efc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i=0; i < DSP_BLOCK_SIZE; i++){
 8003f00:	3301      	adds	r3, #1
 8003f02:	2b7f      	cmp	r3, #127	; 0x7f
 8003f04:	dde8      	ble.n	8003ed8 <dspPrepareInput+0x14>
	}

	//done = 1;
}
 8003f06:	bc30      	pop	{r4, r5}
 8003f08:	4770      	bx	lr
 8003f0a:	bf00      	nop
 8003f0c:	20000dcd 	.word	0x20000dcd
 8003f10:	200007c8 	.word	0x200007c8
 8003f14:	20001050 	.word	0x20001050
 8003f18:	200007cc 	.word	0x200007cc
 8003f1c:	200009cc 	.word	0x200009cc

08003f20 <dspPrepareOutput>:

void dspPrepareOutput(void){
 8003f20:	b410      	push	{r4}
	adcBuffStart = ADC_BUFFER_LEN/4 * (dspRingHalf == HALF_LOWER);
 8003f22:	4b0e      	ldr	r3, [pc, #56]	; (8003f5c <dspPrepareOutput+0x3c>)
 8003f24:	781c      	ldrb	r4, [r3, #0]
 8003f26:	f084 0401 	eor.w	r4, r4, #1
 8003f2a:	01e4      	lsls	r4, r4, #7
 8003f2c:	4b0c      	ldr	r3, [pc, #48]	; (8003f60 <dspPrepareOutput+0x40>)
 8003f2e:	601c      	str	r4, [r3, #0]
	//   /2,   

	for (int k=0; k < DSP_BLOCK_SIZE; k++){
 8003f30:	2200      	movs	r2, #0
 8003f32:	e00f      	b.n	8003f54 <dspPrepareOutput+0x34>
		//    outBuf[adcBuffStart + k] = 		q31toPwm(dspOut[k]);
		outBuf[adcBuffStart + k * 2] = 		q31toPwm(dspOut[k]);
 8003f34:	4b0b      	ldr	r3, [pc, #44]	; (8003f64 <dspPrepareOutput+0x44>)
 8003f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f3a:	eb04 0142 	add.w	r1, r4, r2, lsl #1
	return ((input >> 21) + PWM_HALF);
 8003f3e:	155b      	asrs	r3, r3, #21
 8003f40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f44:	b29b      	uxth	r3, r3
		outBuf[adcBuffStart + k * 2] = 		q31toPwm(dspOut[k]);
 8003f46:	4808      	ldr	r0, [pc, #32]	; (8003f68 <dspPrepareOutput+0x48>)
 8003f48:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
		outBuf[adcBuffStart + k * 2 + 1] = 	q31toPwm(dspOut[k]);
 8003f4c:	3101      	adds	r1, #1
 8003f4e:	f820 3011 	strh.w	r3, [r0, r1, lsl #1]
	for (int k=0; k < DSP_BLOCK_SIZE; k++){
 8003f52:	3201      	adds	r2, #1
 8003f54:	2a7f      	cmp	r2, #127	; 0x7f
 8003f56:	dded      	ble.n	8003f34 <dspPrepareOutput+0x14>
	}



}
 8003f58:	bc10      	pop	{r4}
 8003f5a:	4770      	bx	lr
 8003f5c:	20000dcd 	.word	0x20000dcd
 8003f60:	200007c8 	.word	0x200007c8
 8003f64:	20000bcc 	.word	0x20000bcc
 8003f68:	20001450 	.word	0x20001450

08003f6c <dspProc>:
	}
	*/
}

q31_t sinX = 0;
void dspProc(void){
 8003f6c:	b538      	push	{r3, r4, r5, lr}

	if (!dspProcDone){
 8003f6e:	4b13      	ldr	r3, [pc, #76]	; (8003fbc <dspProc+0x50>)
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	b103      	cbz	r3, 8003f76 <dspProc+0xa>
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);

		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
	}
}
 8003f74:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
 8003f76:	4d12      	ldr	r5, [pc, #72]	; (8003fc0 <dspProc+0x54>)
 8003f78:	2201      	movs	r2, #1
 8003f7a:	2110      	movs	r1, #16
 8003f7c:	4628      	mov	r0, r5
 8003f7e:	f7fe fa2b 	bl	80023d8 <HAL_GPIO_WritePin>
		dspPrepareInput();
 8003f82:	f7ff ff9f 	bl	8003ec4 <dspPrepareInput>
			fftProcess(dspOut);
 8003f86:	4c0f      	ldr	r4, [pc, #60]	; (8003fc4 <dspProc+0x58>)
 8003f88:	4620      	mov	r0, r4
 8003f8a:	f000 f853 	bl	8004034 <fftProcess>
			arm_fir_decimate_q31(&S1, dspInI, dspOut, DSP_BLOCK_SIZE);
 8003f8e:	2380      	movs	r3, #128	; 0x80
 8003f90:	4622      	mov	r2, r4
 8003f92:	490d      	ldr	r1, [pc, #52]	; (8003fc8 <dspProc+0x5c>)
 8003f94:	480d      	ldr	r0, [pc, #52]	; (8003fcc <dspProc+0x60>)
 8003f96:	f000 fe5b 	bl	8004c50 <arm_fir_decimate_q31>
				agcPrasolovFloat(dspOut, dspOut, DSP_BLOCK_SIZE);
 8003f9a:	2280      	movs	r2, #128	; 0x80
 8003f9c:	4621      	mov	r1, r4
 8003f9e:	4620      	mov	r0, r4
 8003fa0:	f7ff fef2 	bl	8003d88 <agcPrasolovFloat>
		dspPrepareOutput();
 8003fa4:	f7ff ffbc 	bl	8003f20 <dspPrepareOutput>
		dspProcDone = 1;
 8003fa8:	4b04      	ldr	r3, [pc, #16]	; (8003fbc <dspProc+0x50>)
 8003faa:	2201      	movs	r2, #1
 8003fac:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
 8003fae:	2200      	movs	r2, #0
 8003fb0:	2110      	movs	r1, #16
 8003fb2:	4628      	mov	r0, r5
 8003fb4:	f7fe fa10 	bl	80023d8 <HAL_GPIO_WritePin>
}
 8003fb8:	e7dc      	b.n	8003f74 <dspProc+0x8>
 8003fba:	bf00      	nop
 8003fbc:	20000dcc 	.word	0x20000dcc
 8003fc0:	40010c00 	.word	0x40010c00
 8003fc4:	20000bcc 	.word	0x20000bcc
 8003fc8:	200007cc 	.word	0x200007cc
 8003fcc:	200007bc 	.word	0x200007bc

08003fd0 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc1){

}
 8003fd0:	4770      	bx	lr

08003fd2 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1){



}
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim1){
 8003fd4:	b510      	push	{r4, lr}
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);


	dspRingHalf = HALF_UPPER;
 8003fd6:	4b07      	ldr	r3, [pc, #28]	; (8003ff4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x20>)
 8003fd8:	2201      	movs	r2, #1
 8003fda:	701a      	strb	r2, [r3, #0]
	dspProcDone = 0;
 8003fdc:	2400      	movs	r4, #0
 8003fde:	4a06      	ldr	r2, [pc, #24]	; (8003ff8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x24>)
 8003fe0:	7014      	strb	r4, [r2, #0]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,dspRingHalf);
 8003fe2:	781a      	ldrb	r2, [r3, #0]
 8003fe4:	2108      	movs	r1, #8
 8003fe6:	4805      	ldr	r0, [pc, #20]	; (8003ffc <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x28>)
 8003fe8:	f7fe f9f6 	bl	80023d8 <HAL_GPIO_WritePin>
	elseDone = 0;
 8003fec:	4b04      	ldr	r3, [pc, #16]	; (8004000 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x2c>)
 8003fee:	701c      	strb	r4, [r3, #0]
	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, dspRingHalf);
	//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);

};
 8003ff0:	bd10      	pop	{r4, pc}
 8003ff2:	bf00      	nop
 8003ff4:	20000dcd 	.word	0x20000dcd
 8003ff8:	20000dcc 	.word	0x20000dcc
 8003ffc:	40010c00 	.word	0x40010c00
 8004000:	20000204 	.word	0x20000204

08004004 <HAL_TIM_PWM_PulseFinishedCallback>:


void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim1){
 8004004:	b510      	push	{r4, lr}


	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, dspRingHalf);
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);

		dspRingHalf = HALF_LOWER;
 8004006:	4b06      	ldr	r3, [pc, #24]	; (8004020 <HAL_TIM_PWM_PulseFinishedCallback+0x1c>)
 8004008:	2400      	movs	r4, #0
 800400a:	701c      	strb	r4, [r3, #0]
		dspProcDone = 0;
 800400c:	4a05      	ldr	r2, [pc, #20]	; (8004024 <HAL_TIM_PWM_PulseFinishedCallback+0x20>)
 800400e:	7014      	strb	r4, [r2, #0]
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3,dspRingHalf);
 8004010:	781a      	ldrb	r2, [r3, #0]
 8004012:	2108      	movs	r1, #8
 8004014:	4804      	ldr	r0, [pc, #16]	; (8004028 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8004016:	f7fe f9df 	bl	80023d8 <HAL_GPIO_WritePin>
		elseDone = 0;
 800401a:	4b04      	ldr	r3, [pc, #16]	; (800402c <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 800401c:	701c      	strb	r4, [r3, #0]
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, dspRingHalf);
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);

}
 800401e:	bd10      	pop	{r4, pc}
 8004020:	20000dcd 	.word	0x20000dcd
 8004024:	20000dcc 	.word	0x20000dcc
 8004028:	40010c00 	.word	0x40010c00
 800402c:	20000204 	.word	0x20000204

08004030 <fftInit>:

arm_cfft_instance_q31 fftS;

void fftInit(void) {
	//arm_cfft_radix4_init_q31(&fftS, FFT_LEN, 0, 1);
}
 8004030:	4770      	bx	lr
	...

08004034 <fftProcess>:

q31_t fftBuf[FFT_LEN*2];
q31_t magnitudes[FFT_LEN/2];

void fftProcess(q31_t *inputF32) {
 8004034:	b530      	push	{r4, r5, lr}
 8004036:	b083      	sub	sp, #12
	//arm_cfft_radix4_q31(&fftS, inputF32);

	arm_copy_q31(inputF32, fftBuf, FFT_LEN);
 8004038:	4d0d      	ldr	r5, [pc, #52]	; (8004070 <fftProcess+0x3c>)
 800403a:	2280      	movs	r2, #128	; 0x80
 800403c:	4629      	mov	r1, r5
 800403e:	f000 f81f 	bl	8004080 <arm_copy_q31>
	arm_cfft_q31(&fftS, fftBuf, 0, 1);
 8004042:	2301      	movs	r3, #1
 8004044:	2200      	movs	r2, #0
 8004046:	4629      	mov	r1, r5
 8004048:	480a      	ldr	r0, [pc, #40]	; (8004074 <fftProcess+0x40>)
 800404a:	f000 f993 	bl	8004374 <arm_cfft_q31>
	arm_cmplx_mag_q31(fftBuf, magnitudes, FFT_LEN);
 800404e:	4c0a      	ldr	r4, [pc, #40]	; (8004078 <fftProcess+0x44>)
 8004050:	2280      	movs	r2, #128	; 0x80
 8004052:	4621      	mov	r1, r4
 8004054:	4628      	mov	r0, r5
 8004056:	f000 fed3 	bl	8004e00 <arm_cmplx_mag_q31>

	arm_scale_q31(magnitudes, 2126008812, -24, magnitudes, FFT_LEN/2);
 800405a:	2340      	movs	r3, #64	; 0x40
 800405c:	9300      	str	r3, [sp, #0]
 800405e:	4623      	mov	r3, r4
 8004060:	f06f 0217 	mvn.w	r2, #23
 8004064:	4905      	ldr	r1, [pc, #20]	; (800407c <fftProcess+0x48>)
 8004066:	4620      	mov	r0, r4
 8004068:	f000 ffc0 	bl	8004fec <arm_scale_q31>



	//arm_max_f32(fftMagnitudesdB, FFT_LEN, &maxValue, &maxIndex);
}
 800406c:	b003      	add	sp, #12
 800406e:	bd30      	pop	{r4, r5, pc}
 8004070:	20001654 	.word	0x20001654
 8004074:	20001a54 	.word	0x20001a54
 8004078:	20001a64 	.word	0x20001a64
 800407c:	7eb851ec 	.word	0x7eb851ec

08004080 <arm_copy_q31>:
 8004080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004084:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8004088:	4696      	mov	lr, r2
 800408a:	468c      	mov	ip, r1
 800408c:	d01e      	beq.n	80040cc <arm_copy_q31+0x4c>
 800408e:	4645      	mov	r5, r8
 8004090:	f100 0410 	add.w	r4, r0, #16
 8004094:	f101 0310 	add.w	r3, r1, #16
 8004098:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 800409c:	f854 7c08 	ldr.w	r7, [r4, #-8]
 80040a0:	f854 6c04 	ldr.w	r6, [r4, #-4]
 80040a4:	f854 1c10 	ldr.w	r1, [r4, #-16]
 80040a8:	3d01      	subs	r5, #1
 80040aa:	f843 1c10 	str.w	r1, [r3, #-16]
 80040ae:	f843 2c0c 	str.w	r2, [r3, #-12]
 80040b2:	f843 7c08 	str.w	r7, [r3, #-8]
 80040b6:	f843 6c04 	str.w	r6, [r3, #-4]
 80040ba:	f104 0410 	add.w	r4, r4, #16
 80040be:	f103 0310 	add.w	r3, r3, #16
 80040c2:	d1e9      	bne.n	8004098 <arm_copy_q31+0x18>
 80040c4:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80040c8:	4440      	add	r0, r8
 80040ca:	44c4      	add	ip, r8
 80040cc:	f01e 0203 	ands.w	r2, lr, #3
 80040d0:	d007      	beq.n	80040e2 <arm_copy_q31+0x62>
 80040d2:	f1ac 0104 	sub.w	r1, ip, #4
 80040d6:	f850 3b04 	ldr.w	r3, [r0], #4
 80040da:	3a01      	subs	r2, #1
 80040dc:	f841 3f04 	str.w	r3, [r1, #4]!
 80040e0:	d1f9      	bne.n	80040d6 <arm_copy_q31+0x56>
 80040e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040e6:	bf00      	nop

080040e8 <arm_cfft_radix4by2_q31>:
 80040e8:	460b      	mov	r3, r1
 80040ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040ee:	085b      	lsrs	r3, r3, #1
 80040f0:	b08b      	sub	sp, #44	; 0x2c
 80040f2:	9107      	str	r1, [sp, #28]
 80040f4:	4682      	mov	sl, r0
 80040f6:	9205      	str	r2, [sp, #20]
 80040f8:	9306      	str	r3, [sp, #24]
 80040fa:	f000 8084 	beq.w	8004206 <arm_cfft_radix4by2_q31+0x11e>
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	eb00 0b03 	add.w	fp, r0, r3
 8004104:	46de      	mov	lr, fp
 8004106:	46d4      	mov	ip, sl
 8004108:	4691      	mov	r9, r2
 800410a:	9308      	str	r3, [sp, #32]
 800410c:	2500      	movs	r5, #0
 800410e:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8004112:	f85b 3035 	ldr.w	r3, [fp, r5, lsl #3]
 8004116:	f85a 2035 	ldr.w	r2, [sl, r5, lsl #3]
 800411a:	109e      	asrs	r6, r3, #2
 800411c:	9b05      	ldr	r3, [sp, #20]
 800411e:	1092      	asrs	r2, r2, #2
 8004120:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
 8004124:	1991      	adds	r1, r2, r6
 8004126:	2700      	movs	r7, #0
 8004128:	1b92      	subs	r2, r2, r6
 800412a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800412e:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8004132:	fbc3 6702 	smlal	r6, r7, r3, r2
 8004136:	f84a 1035 	str.w	r1, [sl, r5, lsl #3]
 800413a:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800413e:	f8de 1004 	ldr.w	r1, [lr, #4]
 8004142:	1080      	asrs	r0, r0, #2
 8004144:	1089      	asrs	r1, r1, #2
 8004146:	ebc1 0800 	rsb	r8, r1, r0
 800414a:	9701      	str	r7, [sp, #4]
 800414c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8004150:	2700      	movs	r7, #0
 8004152:	fbc8 6703 	smlal	r6, r7, r8, r3
 8004156:	2300      	movs	r3, #0
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	9302      	str	r3, [sp, #8]
 800415c:	fb82 2304 	smull	r2, r3, r2, r4
 8004160:	9703      	str	r7, [sp, #12]
 8004162:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004166:	1ab6      	subs	r6, r6, r2
 8004168:	eb67 0703 	sbc.w	r7, r7, r3
 800416c:	4632      	mov	r2, r6
 800416e:	463b      	mov	r3, r7
 8004170:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004174:	fbc4 6708 	smlal	r6, r7, r4, r8
 8004178:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 800417c:	f147 0700 	adc.w	r7, r7, #0
 8004180:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 8004184:	f143 0300 	adc.w	r3, r3, #0
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	4401      	add	r1, r0
 800418c:	007a      	lsls	r2, r7, #1
 800418e:	f8cc 1004 	str.w	r1, [ip, #4]
 8004192:	f84b 2035 	str.w	r2, [fp, r5, lsl #3]
 8004196:	f8ce 3004 	str.w	r3, [lr, #4]
 800419a:	9b06      	ldr	r3, [sp, #24]
 800419c:	3501      	adds	r5, #1
 800419e:	429d      	cmp	r5, r3
 80041a0:	f109 0908 	add.w	r9, r9, #8
 80041a4:	f10c 0c08 	add.w	ip, ip, #8
 80041a8:	f10e 0e08 	add.w	lr, lr, #8
 80041ac:	d1b1      	bne.n	8004112 <arm_cfft_radix4by2_q31+0x2a>
 80041ae:	9e05      	ldr	r6, [sp, #20]
 80041b0:	4650      	mov	r0, sl
 80041b2:	4629      	mov	r1, r5
 80041b4:	4632      	mov	r2, r6
 80041b6:	2302      	movs	r3, #2
 80041b8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80041ba:	f000 f939 	bl	8004430 <arm_radix4_butterfly_q31>
 80041be:	9b07      	ldr	r3, [sp, #28]
 80041c0:	4629      	mov	r1, r5
 80041c2:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 80041c6:	4632      	mov	r2, r6
 80041c8:	2302      	movs	r3, #2
 80041ca:	f000 f931 	bl	8004430 <arm_radix4_butterfly_q31>
 80041ce:	9b08      	ldr	r3, [sp, #32]
 80041d0:	f10a 0a04 	add.w	sl, sl, #4
 80041d4:	449b      	add	fp, r3
 80041d6:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80041da:	1d21      	adds	r1, r4, #4
 80041dc:	c90e      	ldmia	r1, {r1, r2, r3}
 80041de:	0040      	lsls	r0, r0, #1
 80041e0:	0049      	lsls	r1, r1, #1
 80041e2:	0052      	lsls	r2, r2, #1
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	f84a 0c04 	str.w	r0, [sl, #-4]
 80041ea:	3410      	adds	r4, #16
 80041ec:	f844 1c0c 	str.w	r1, [r4, #-12]
 80041f0:	f844 2c08 	str.w	r2, [r4, #-8]
 80041f4:	f844 3c04 	str.w	r3, [r4, #-4]
 80041f8:	455c      	cmp	r4, fp
 80041fa:	f10a 0a10 	add.w	sl, sl, #16
 80041fe:	d1ea      	bne.n	80041d6 <arm_cfft_radix4by2_q31+0xee>
 8004200:	b00b      	add	sp, #44	; 0x2c
 8004202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004206:	461c      	mov	r4, r3
 8004208:	4619      	mov	r1, r3
 800420a:	2302      	movs	r3, #2
 800420c:	f000 f910 	bl	8004430 <arm_radix4_butterfly_q31>
 8004210:	4621      	mov	r1, r4
 8004212:	9b07      	ldr	r3, [sp, #28]
 8004214:	9a05      	ldr	r2, [sp, #20]
 8004216:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 800421a:	2302      	movs	r3, #2
 800421c:	b00b      	add	sp, #44	; 0x2c
 800421e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004222:	f000 b905 	b.w	8004430 <arm_radix4_butterfly_q31>
 8004226:	bf00      	nop

08004228 <arm_cfft_radix4by2_inverse_q31>:
 8004228:	460b      	mov	r3, r1
 800422a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800422e:	085b      	lsrs	r3, r3, #1
 8004230:	b08b      	sub	sp, #44	; 0x2c
 8004232:	9107      	str	r1, [sp, #28]
 8004234:	4682      	mov	sl, r0
 8004236:	4611      	mov	r1, r2
 8004238:	9205      	str	r2, [sp, #20]
 800423a:	9306      	str	r3, [sp, #24]
 800423c:	f000 8089 	beq.w	8004352 <arm_cfft_radix4by2_inverse_q31+0x12a>
 8004240:	00db      	lsls	r3, r3, #3
 8004242:	eb00 0b03 	add.w	fp, r0, r3
 8004246:	46de      	mov	lr, fp
 8004248:	4684      	mov	ip, r0
 800424a:	9308      	str	r3, [sp, #32]
 800424c:	2500      	movs	r5, #0
 800424e:	9009      	str	r0, [sp, #36]	; 0x24
 8004250:	f85b 2035 	ldr.w	r2, [fp, r5, lsl #3]
 8004254:	f85a 3035 	ldr.w	r3, [sl, r5, lsl #3]
 8004258:	9805      	ldr	r0, [sp, #20]
 800425a:	1096      	asrs	r6, r2, #2
 800425c:	f850 4035 	ldr.w	r4, [r0, r5, lsl #3]
 8004260:	109b      	asrs	r3, r3, #2
 8004262:	199a      	adds	r2, r3, r6
 8004264:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8004268:	1b9b      	subs	r3, r3, r6
 800426a:	f04f 0900 	mov.w	r9, #0
 800426e:	6848      	ldr	r0, [r1, #4]
 8004270:	fbc4 8903 	smlal	r8, r9, r4, r3
 8004274:	f84a 2035 	str.w	r2, [sl, r5, lsl #3]
 8004278:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800427c:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004280:	10be      	asrs	r6, r7, #2
 8004282:	1092      	asrs	r2, r2, #2
 8004284:	9604      	str	r6, [sp, #16]
 8004286:	f8cd 9004 	str.w	r9, [sp, #4]
 800428a:	1ab6      	subs	r6, r6, r2
 800428c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8004290:	f04f 0900 	mov.w	r9, #0
 8004294:	fbc6 8904 	smlal	r8, r9, r6, r4
 8004298:	fb86 6700 	smull	r6, r7, r6, r0
 800429c:	2400      	movs	r4, #0
 800429e:	9400      	str	r4, [sp, #0]
 80042a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80042a4:	e9dd 8900 	ldrd	r8, r9, [sp]
 80042a8:	f8cd 8008 	str.w	r8, [sp, #8]
 80042ac:	ebb8 0806 	subs.w	r8, r8, r6
 80042b0:	eb69 0907 	sbc.w	r9, r9, r7
 80042b4:	4646      	mov	r6, r8
 80042b6:	464f      	mov	r7, r9
 80042b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80042bc:	fbc0 8903 	smlal	r8, r9, r0, r3
 80042c0:	f116 4600 	adds.w	r6, r6, #2147483648	; 0x80000000
 80042c4:	9b04      	ldr	r3, [sp, #16]
 80042c6:	f147 0700 	adc.w	r7, r7, #0
 80042ca:	441a      	add	r2, r3
 80042cc:	007b      	lsls	r3, r7, #1
 80042ce:	f8cc 2004 	str.w	r2, [ip, #4]
 80042d2:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 80042d6:	f84b 3035 	str.w	r3, [fp, r5, lsl #3]
 80042da:	9b06      	ldr	r3, [sp, #24]
 80042dc:	f149 0900 	adc.w	r9, r9, #0
 80042e0:	3501      	adds	r5, #1
 80042e2:	ea4f 0249 	mov.w	r2, r9, lsl #1
 80042e6:	429d      	cmp	r5, r3
 80042e8:	f8ce 2004 	str.w	r2, [lr, #4]
 80042ec:	f101 0108 	add.w	r1, r1, #8
 80042f0:	f10c 0c08 	add.w	ip, ip, #8
 80042f4:	f10e 0e08 	add.w	lr, lr, #8
 80042f8:	d1aa      	bne.n	8004250 <arm_cfft_radix4by2_inverse_q31+0x28>
 80042fa:	9e05      	ldr	r6, [sp, #20]
 80042fc:	4650      	mov	r0, sl
 80042fe:	4629      	mov	r1, r5
 8004300:	4632      	mov	r2, r6
 8004302:	2302      	movs	r3, #2
 8004304:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004306:	f000 faa1 	bl	800484c <arm_radix4_butterfly_inverse_q31>
 800430a:	9b07      	ldr	r3, [sp, #28]
 800430c:	4629      	mov	r1, r5
 800430e:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 8004312:	4632      	mov	r2, r6
 8004314:	2302      	movs	r3, #2
 8004316:	f000 fa99 	bl	800484c <arm_radix4_butterfly_inverse_q31>
 800431a:	9b08      	ldr	r3, [sp, #32]
 800431c:	f10a 0a04 	add.w	sl, sl, #4
 8004320:	449b      	add	fp, r3
 8004322:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8004326:	1d21      	adds	r1, r4, #4
 8004328:	c90e      	ldmia	r1, {r1, r2, r3}
 800432a:	0040      	lsls	r0, r0, #1
 800432c:	0049      	lsls	r1, r1, #1
 800432e:	0052      	lsls	r2, r2, #1
 8004330:	005b      	lsls	r3, r3, #1
 8004332:	f84a 0c04 	str.w	r0, [sl, #-4]
 8004336:	3410      	adds	r4, #16
 8004338:	f844 1c0c 	str.w	r1, [r4, #-12]
 800433c:	f844 2c08 	str.w	r2, [r4, #-8]
 8004340:	f844 3c04 	str.w	r3, [r4, #-4]
 8004344:	455c      	cmp	r4, fp
 8004346:	f10a 0a10 	add.w	sl, sl, #16
 800434a:	d1ea      	bne.n	8004322 <arm_cfft_radix4by2_inverse_q31+0xfa>
 800434c:	b00b      	add	sp, #44	; 0x2c
 800434e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004352:	461c      	mov	r4, r3
 8004354:	4619      	mov	r1, r3
 8004356:	2302      	movs	r3, #2
 8004358:	f000 fa78 	bl	800484c <arm_radix4_butterfly_inverse_q31>
 800435c:	4621      	mov	r1, r4
 800435e:	9b07      	ldr	r3, [sp, #28]
 8004360:	9a05      	ldr	r2, [sp, #20]
 8004362:	eb0a 0083 	add.w	r0, sl, r3, lsl #2
 8004366:	2302      	movs	r3, #2
 8004368:	b00b      	add	sp, #44	; 0x2c
 800436a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436e:	f000 ba6d 	b.w	800484c <arm_radix4_butterfly_inverse_q31>
 8004372:	bf00      	nop

08004374 <arm_cfft_q31>:
 8004374:	b570      	push	{r4, r5, r6, lr}
 8004376:	2a01      	cmp	r2, #1
 8004378:	460d      	mov	r5, r1
 800437a:	4604      	mov	r4, r0
 800437c:	461e      	mov	r6, r3
 800437e:	8801      	ldrh	r1, [r0, #0]
 8004380:	d024      	beq.n	80043cc <arm_cfft_q31+0x58>
 8004382:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8004386:	d013      	beq.n	80043b0 <arm_cfft_q31+0x3c>
 8004388:	d808      	bhi.n	800439c <arm_cfft_q31+0x28>
 800438a:	2920      	cmp	r1, #32
 800438c:	d031      	beq.n	80043f2 <arm_cfft_q31+0x7e>
 800438e:	d945      	bls.n	800441c <arm_cfft_q31+0xa8>
 8004390:	2940      	cmp	r1, #64	; 0x40
 8004392:	d00d      	beq.n	80043b0 <arm_cfft_q31+0x3c>
 8004394:	2980      	cmp	r1, #128	; 0x80
 8004396:	d02c      	beq.n	80043f2 <arm_cfft_q31+0x7e>
 8004398:	b98e      	cbnz	r6, 80043be <arm_cfft_q31+0x4a>
 800439a:	bd70      	pop	{r4, r5, r6, pc}
 800439c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80043a0:	d006      	beq.n	80043b0 <arm_cfft_q31+0x3c>
 80043a2:	d923      	bls.n	80043ec <arm_cfft_q31+0x78>
 80043a4:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80043a8:	d023      	beq.n	80043f2 <arm_cfft_q31+0x7e>
 80043aa:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80043ae:	d1f3      	bne.n	8004398 <arm_cfft_q31+0x24>
 80043b0:	4628      	mov	r0, r5
 80043b2:	6862      	ldr	r2, [r4, #4]
 80043b4:	2301      	movs	r3, #1
 80043b6:	f000 f83b 	bl	8004430 <arm_radix4_butterfly_q31>
 80043ba:	2e00      	cmp	r6, #0
 80043bc:	d0ed      	beq.n	800439a <arm_cfft_q31+0x26>
 80043be:	4628      	mov	r0, r5
 80043c0:	89a1      	ldrh	r1, [r4, #12]
 80043c2:	68a2      	ldr	r2, [r4, #8]
 80043c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80043c8:	f7fb bec2 	b.w	8000150 <arm_bitreversal_32>
 80043cc:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80043d0:	d01e      	beq.n	8004410 <arm_cfft_q31+0x9c>
 80043d2:	d813      	bhi.n	80043fc <arm_cfft_q31+0x88>
 80043d4:	2920      	cmp	r1, #32
 80043d6:	d004      	beq.n	80043e2 <arm_cfft_q31+0x6e>
 80043d8:	d927      	bls.n	800442a <arm_cfft_q31+0xb6>
 80043da:	2940      	cmp	r1, #64	; 0x40
 80043dc:	d018      	beq.n	8004410 <arm_cfft_q31+0x9c>
 80043de:	2980      	cmp	r1, #128	; 0x80
 80043e0:	d1da      	bne.n	8004398 <arm_cfft_q31+0x24>
 80043e2:	4628      	mov	r0, r5
 80043e4:	6862      	ldr	r2, [r4, #4]
 80043e6:	f7ff ff1f 	bl	8004228 <arm_cfft_radix4by2_inverse_q31>
 80043ea:	e7d5      	b.n	8004398 <arm_cfft_q31+0x24>
 80043ec:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80043f0:	d1d2      	bne.n	8004398 <arm_cfft_q31+0x24>
 80043f2:	4628      	mov	r0, r5
 80043f4:	6862      	ldr	r2, [r4, #4]
 80043f6:	f7ff fe77 	bl	80040e8 <arm_cfft_radix4by2_q31>
 80043fa:	e7cd      	b.n	8004398 <arm_cfft_q31+0x24>
 80043fc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004400:	d006      	beq.n	8004410 <arm_cfft_q31+0x9c>
 8004402:	d90e      	bls.n	8004422 <arm_cfft_q31+0xae>
 8004404:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8004408:	d0eb      	beq.n	80043e2 <arm_cfft_q31+0x6e>
 800440a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800440e:	d1c3      	bne.n	8004398 <arm_cfft_q31+0x24>
 8004410:	4628      	mov	r0, r5
 8004412:	6862      	ldr	r2, [r4, #4]
 8004414:	2301      	movs	r3, #1
 8004416:	f000 fa19 	bl	800484c <arm_radix4_butterfly_inverse_q31>
 800441a:	e7bd      	b.n	8004398 <arm_cfft_q31+0x24>
 800441c:	2910      	cmp	r1, #16
 800441e:	d1bb      	bne.n	8004398 <arm_cfft_q31+0x24>
 8004420:	e7c6      	b.n	80043b0 <arm_cfft_q31+0x3c>
 8004422:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004426:	d0dc      	beq.n	80043e2 <arm_cfft_q31+0x6e>
 8004428:	e7b6      	b.n	8004398 <arm_cfft_q31+0x24>
 800442a:	2910      	cmp	r1, #16
 800442c:	d1b4      	bne.n	8004398 <arm_cfft_q31+0x24>
 800442e:	e7ef      	b.n	8004410 <arm_cfft_q31+0x9c>

08004430 <arm_radix4_butterfly_q31>:
 8004430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004434:	461e      	mov	r6, r3
 8004436:	b0a1      	sub	sp, #132	; 0x84
 8004438:	910f      	str	r1, [sp, #60]	; 0x3c
 800443a:	0889      	lsrs	r1, r1, #2
 800443c:	930d      	str	r3, [sp, #52]	; 0x34
 800443e:	00cb      	lsls	r3, r1, #3
 8004440:	4605      	mov	r5, r0
 8004442:	901e      	str	r0, [sp, #120]	; 0x78
 8004444:	4418      	add	r0, r3
 8004446:	4690      	mov	r8, r2
 8004448:	9217      	str	r2, [sp, #92]	; 0x5c
 800444a:	911f      	str	r1, [sp, #124]	; 0x7c
 800444c:	9106      	str	r1, [sp, #24]
 800444e:	9202      	str	r2, [sp, #8]
 8004450:	9200      	str	r2, [sp, #0]
 8004452:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8004456:	18c2      	adds	r2, r0, r3
 8004458:	3308      	adds	r3, #8
 800445a:	eb02 0c03 	add.w	ip, r2, r3
 800445e:	00cb      	lsls	r3, r1, #3
 8004460:	930a      	str	r3, [sp, #40]	; 0x28
 8004462:	0133      	lsls	r3, r6, #4
 8004464:	f102 0b08 	add.w	fp, r2, #8
 8004468:	9308      	str	r3, [sp, #32]
 800446a:	00f3      	lsls	r3, r6, #3
 800446c:	930c      	str	r3, [sp, #48]	; 0x30
 800446e:	465b      	mov	r3, fp
 8004470:	f105 0a08 	add.w	sl, r5, #8
 8004474:	46d3      	mov	fp, sl
 8004476:	469a      	mov	sl, r3
 8004478:	f100 0908 	add.w	r9, r0, #8
 800447c:	f8cd 8004 	str.w	r8, [sp, #4]
 8004480:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 8004484:	f85a 2c08 	ldr.w	r2, [sl, #-8]
 8004488:	f85c 3c08 	ldr.w	r3, [ip, #-8]
 800448c:	f859 1c08 	ldr.w	r1, [r9, #-8]
 8004490:	ea4f 1820 	mov.w	r8, r0, asr #4
 8004494:	1112      	asrs	r2, r2, #4
 8004496:	111b      	asrs	r3, r3, #4
 8004498:	eb08 0402 	add.w	r4, r8, r2
 800449c:	eb03 1521 	add.w	r5, r3, r1, asr #4
 80044a0:	1963      	adds	r3, r4, r5
 80044a2:	9204      	str	r2, [sp, #16]
 80044a4:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 80044a8:	f84b 3c08 	str.w	r3, [fp, #-8]
 80044ac:	f85b 0c04 	ldr.w	r0, [fp, #-4]
 80044b0:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 80044b4:	f859 1c04 	ldr.w	r1, [r9, #-4]
 80044b8:	ea4f 1e22 	mov.w	lr, r2, asr #4
 80044bc:	1106      	asrs	r6, r0, #4
 80044be:	111b      	asrs	r3, r3, #4
 80044c0:	9607      	str	r6, [sp, #28]
 80044c2:	eb03 1121 	add.w	r1, r3, r1, asr #4
 80044c6:	4476      	add	r6, lr
 80044c8:	1873      	adds	r3, r6, r1
 80044ca:	f84b 3c04 	str.w	r3, [fp, #-4]
 80044ce:	9b01      	ldr	r3, [sp, #4]
 80044d0:	1a71      	subs	r1, r6, r1
 80044d2:	685a      	ldr	r2, [r3, #4]
 80044d4:	6818      	ldr	r0, [r3, #0]
 80044d6:	fb81 6702 	smull	r6, r7, r1, r2
 80044da:	463e      	mov	r6, r7
 80044dc:	1b63      	subs	r3, r4, r5
 80044de:	fb83 4500 	smull	r4, r5, r3, r0
 80044e2:	fb80 0101 	smull	r0, r1, r0, r1
 80044e6:	fb83 2302 	smull	r2, r3, r3, r2
 80044ea:	442e      	add	r6, r5
 80044ec:	1acd      	subs	r5, r1, r3
 80044ee:	e91c 0006 	ldmdb	ip, {r1, r2}
 80044f2:	1110      	asrs	r0, r2, #4
 80044f4:	9a04      	ldr	r2, [sp, #16]
 80044f6:	e919 0018 	ldmdb	r9, {r3, r4}
 80044fa:	ebc2 0208 	rsb	r2, r2, r8
 80044fe:	0076      	lsls	r6, r6, #1
 8004500:	ebc0 1824 	rsb	r8, r0, r4, asr #4
 8004504:	006d      	lsls	r5, r5, #1
 8004506:	9800      	ldr	r0, [sp, #0]
 8004508:	f849 6c08 	str.w	r6, [r9, #-8]
 800450c:	f849 5c04 	str.w	r5, [r9, #-4]
 8004510:	6805      	ldr	r5, [r0, #0]
 8004512:	9e07      	ldr	r6, [sp, #28]
 8004514:	1109      	asrs	r1, r1, #4
 8004516:	ebc1 1323 	rsb	r3, r1, r3, asr #4
 800451a:	6841      	ldr	r1, [r0, #4]
 800451c:	eb02 0008 	add.w	r0, r2, r8
 8004520:	ebce 0e06 	rsb	lr, lr, r6
 8004524:	fb80 6705 	smull	r6, r7, r0, r5
 8004528:	ebc3 040e 	rsb	r4, r3, lr
 800452c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004530:	fb84 6701 	smull	r6, r7, r4, r1
 8004534:	463e      	mov	r6, r7
 8004536:	fb85 4504 	smull	r4, r5, r5, r4
 800453a:	fb80 0101 	smull	r0, r1, r0, r1
 800453e:	9f05      	ldr	r7, [sp, #20]
 8004540:	1a69      	subs	r1, r5, r1
 8004542:	443e      	add	r6, r7
 8004544:	0070      	lsls	r0, r6, #1
 8004546:	0049      	lsls	r1, r1, #1
 8004548:	e90a 0003 	stmdb	sl, {r0, r1}
 800454c:	9f02      	ldr	r7, [sp, #8]
 800454e:	ebc8 0202 	rsb	r2, r8, r2
 8004552:	6839      	ldr	r1, [r7, #0]
 8004554:	687e      	ldr	r6, [r7, #4]
 8004556:	fb82 4501 	smull	r4, r5, r2, r1
 800455a:	4473      	add	r3, lr
 800455c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004560:	fb81 0103 	smull	r0, r1, r1, r3
 8004564:	fb83 4506 	smull	r4, r5, r3, r6
 8004568:	fb82 2306 	smull	r2, r3, r2, r6
 800456c:	9e08      	ldr	r6, [sp, #32]
 800456e:	1acb      	subs	r3, r1, r3
 8004570:	9901      	ldr	r1, [sp, #4]
 8004572:	9c03      	ldr	r4, [sp, #12]
 8004574:	4431      	add	r1, r6
 8004576:	9800      	ldr	r0, [sp, #0]
 8004578:	9101      	str	r1, [sp, #4]
 800457a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800457c:	442c      	add	r4, r5
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	1841      	adds	r1, r0, r1
 8004582:	0062      	lsls	r2, r4, #1
 8004584:	e90c 000c 	stmdb	ip, {r2, r3}
 8004588:	9100      	str	r1, [sp, #0]
 800458a:	9b06      	ldr	r3, [sp, #24]
 800458c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800458e:	3b01      	subs	r3, #1
 8004590:	4439      	add	r1, r7
 8004592:	f10b 0b08 	add.w	fp, fp, #8
 8004596:	f109 0908 	add.w	r9, r9, #8
 800459a:	f10a 0a08 	add.w	sl, sl, #8
 800459e:	9102      	str	r1, [sp, #8]
 80045a0:	f10c 0c08 	add.w	ip, ip, #8
 80045a4:	9306      	str	r3, [sp, #24]
 80045a6:	f47f af6b 	bne.w	8004480 <arm_radix4_butterfly_q31+0x50>
 80045aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	9316      	str	r3, [sp, #88]	; 0x58
 80045b0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80045b2:	2b04      	cmp	r3, #4
 80045b4:	f240 80f9 	bls.w	80047aa <arm_radix4_butterfly_q31+0x37a>
 80045b8:	931c      	str	r3, [sp, #112]	; 0x70
 80045ba:	930e      	str	r3, [sp, #56]	; 0x38
 80045bc:	2300      	movs	r3, #0
 80045be:	9312      	str	r3, [sp, #72]	; 0x48
 80045c0:	9315      	str	r3, [sp, #84]	; 0x54
 80045c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80045c4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80045c6:	9314      	str	r3, [sp, #80]	; 0x50
 80045c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80045ca:	ea4f 08c0 	mov.w	r8, r0, lsl #3
 80045ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80045d0:	0883      	lsrs	r3, r0, #2
 80045d2:	4619      	mov	r1, r3
 80045d4:	931d      	str	r3, [sp, #116]	; 0x74
 80045d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80045d8:	1e4a      	subs	r2, r1, #1
 80045da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80045de:	9218      	str	r2, [sp, #96]	; 0x60
 80045e0:	00db      	lsls	r3, r3, #3
 80045e2:	00ca      	lsls	r2, r1, #3
 80045e4:	9219      	str	r2, [sp, #100]	; 0x64
 80045e6:	931a      	str	r3, [sp, #104]	; 0x68
 80045e8:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
 80045ec:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80045ee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80045f0:	4622      	mov	r2, r4
 80045f2:	4618      	mov	r0, r3
 80045f4:	00d9      	lsls	r1, r3, #3
 80045f6:	440a      	add	r2, r1
 80045f8:	011b      	lsls	r3, r3, #4
 80045fa:	4411      	add	r1, r2
 80045fc:	58e3      	ldr	r3, [r4, r3]
 80045fe:	6849      	ldr	r1, [r1, #4]
 8004600:	6852      	ldr	r2, [r2, #4]
 8004602:	9310      	str	r3, [sp, #64]	; 0x40
 8004604:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004606:	9104      	str	r1, [sp, #16]
 8004608:	9202      	str	r2, [sp, #8]
 800460a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800460c:	f854 2030 	ldr.w	r2, [r4, r0, lsl #3]
 8004610:	18c3      	adds	r3, r0, r3
 8004612:	9206      	str	r2, [sp, #24]
 8004614:	9315      	str	r3, [sp, #84]	; 0x54
 8004616:	680a      	ldr	r2, [r1, #0]
 8004618:	684b      	ldr	r3, [r1, #4]
 800461a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800461c:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800461e:	9207      	str	r2, [sp, #28]
 8004620:	9311      	str	r3, [sp, #68]	; 0x44
 8004622:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004624:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004626:	eb07 0a05 	add.w	sl, r7, r5
 800462a:	eb0a 0b05 	add.w	fp, sl, r5
 800462e:	4293      	cmp	r3, r2
 8004630:	eb0b 0e05 	add.w	lr, fp, r5
 8004634:	f240 80a0 	bls.w	8004778 <arm_radix4_butterfly_q31+0x348>
 8004638:	4613      	mov	r3, r2
 800463a:	46d8      	mov	r8, fp
 800463c:	46d3      	mov	fp, sl
 800463e:	46ba      	mov	sl, r7
 8004640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004642:	f8dd 906c 	ldr.w	r9, [sp, #108]	; 0x6c
 8004646:	4413      	add	r3, r2
 8004648:	9300      	str	r3, [sp, #0]
 800464a:	9b00      	ldr	r3, [sp, #0]
 800464c:	f8da c000 	ldr.w	ip, [sl]
 8004650:	f8d8 5000 	ldr.w	r5, [r8]
 8004654:	f8db 2000 	ldr.w	r2, [fp]
 8004658:	930c      	str	r3, [sp, #48]	; 0x30
 800465a:	f8de 3000 	ldr.w	r3, [lr]
 800465e:	eb0c 0705 	add.w	r7, ip, r5
 8004662:	441a      	add	r2, r3
 8004664:	18b9      	adds	r1, r7, r2
 8004666:	1089      	asrs	r1, r1, #2
 8004668:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800466c:	f8ca 1000 	str.w	r1, [sl]
 8004670:	f8db 4004 	ldr.w	r4, [fp, #4]
 8004674:	f8da 1004 	ldr.w	r1, [sl, #4]
 8004678:	f8de 0004 	ldr.w	r0, [lr, #4]
 800467c:	18ce      	adds	r6, r1, r3
 800467e:	4420      	add	r0, r4
 8004680:	1834      	adds	r4, r6, r0
 8004682:	10a4      	asrs	r4, r4, #2
 8004684:	f8ca 4004 	str.w	r4, [sl, #4]
 8004688:	1ac9      	subs	r1, r1, r3
 800468a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800468e:	ebc5 050c 	rsb	r5, r5, ip
 8004692:	469c      	mov	ip, r3
 8004694:	f8de 3004 	ldr.w	r3, [lr, #4]
 8004698:	f8de 4000 	ldr.w	r4, [lr]
 800469c:	ebc3 0c0c 	rsb	ip, r3, ip
 80046a0:	f8db 3000 	ldr.w	r3, [fp]
 80046a4:	1aba      	subs	r2, r7, r2
 80046a6:	1b1b      	subs	r3, r3, r4
 80046a8:	eb05 040c 	add.w	r4, r5, ip
 80046ac:	ebcc 0c05 	rsb	ip, ip, r5
 80046b0:	1acd      	subs	r5, r1, r3
 80046b2:	440b      	add	r3, r1
 80046b4:	9906      	ldr	r1, [sp, #24]
 80046b6:	1a30      	subs	r0, r6, r0
 80046b8:	fb84 6701 	smull	r6, r7, r4, r1
 80046bc:	9902      	ldr	r1, [sp, #8]
 80046be:	9001      	str	r0, [sp, #4]
 80046c0:	fb85 0101 	smull	r0, r1, r5, r1
 80046c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80046c8:	9801      	ldr	r0, [sp, #4]
 80046ca:	9904      	ldr	r1, [sp, #16]
 80046cc:	44ca      	add	sl, r9
 80046ce:	fb80 0101 	smull	r0, r1, r0, r1
 80046d2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80046d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046d8:	19cf      	adds	r7, r1, r7
 80046da:	9910      	ldr	r1, [sp, #64]	; 0x40
 80046dc:	970d      	str	r7, [sp, #52]	; 0x34
 80046de:	4608      	mov	r0, r1
 80046e0:	fb82 6701 	smull	r6, r7, r2, r1
 80046e4:	9901      	ldr	r1, [sp, #4]
 80046e6:	fb81 0100 	smull	r0, r1, r1, r0
 80046ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80046ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 80046f0:	19c6      	adds	r6, r0, r7
 80046f2:	9601      	str	r6, [sp, #4]
 80046f4:	9e04      	ldr	r6, [sp, #16]
 80046f6:	4630      	mov	r0, r6
 80046f8:	fb82 6700 	smull	r6, r7, r2, r0
 80046fc:	9a06      	ldr	r2, [sp, #24]
 80046fe:	fb85 0102 	smull	r0, r1, r5, r2
 8004702:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004706:	9d02      	ldr	r5, [sp, #8]
 8004708:	9907      	ldr	r1, [sp, #28]
 800470a:	fb84 4505 	smull	r4, r5, r4, r5
 800470e:	fb8c 0101 	smull	r0, r1, ip, r1
 8004712:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004714:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004718:	9809      	ldr	r0, [sp, #36]	; 0x24
 800471a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800471c:	9c07      	ldr	r4, [sp, #28]
 800471e:	1b40      	subs	r0, r0, r5
 8004720:	1bd2      	subs	r2, r2, r7
 8004722:	fb83 4504 	smull	r4, r5, r3, r4
 8004726:	fb83 6701 	smull	r6, r7, r3, r1
 800472a:	9008      	str	r0, [sp, #32]
 800472c:	fb8c 0101 	smull	r0, r1, ip, r1
 8004730:	9e01      	ldr	r6, [sp, #4]
 8004732:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004734:	1a69      	subs	r1, r5, r1
 8004736:	1052      	asrs	r2, r2, #1
 8004738:	1075      	asrs	r5, r6, #1
 800473a:	f8cb 5000 	str.w	r5, [fp]
 800473e:	f8cb 2004 	str.w	r2, [fp, #4]
 8004742:	443b      	add	r3, r7
 8004744:	9a00      	ldr	r2, [sp, #0]
 8004746:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8004748:	9808      	ldr	r0, [sp, #32]
 800474a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800474c:	105b      	asrs	r3, r3, #1
 800474e:	442a      	add	r2, r5
 8004750:	107c      	asrs	r4, r7, #1
 8004752:	1040      	asrs	r0, r0, #1
 8004754:	f8c8 4000 	str.w	r4, [r8]
 8004758:	f8c8 0004 	str.w	r0, [r8, #4]
 800475c:	9200      	str	r2, [sp, #0]
 800475e:	f8ce 3000 	str.w	r3, [lr]
 8004762:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004764:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004766:	1049      	asrs	r1, r1, #1
 8004768:	429a      	cmp	r2, r3
 800476a:	f8ce 1004 	str.w	r1, [lr, #4]
 800476e:	44cb      	add	fp, r9
 8004770:	44c8      	add	r8, r9
 8004772:	44ce      	add	lr, r9
 8004774:	f63f af69 	bhi.w	800464a <arm_radix4_butterfly_q31+0x21a>
 8004778:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800477a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800477c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800477e:	440a      	add	r2, r1
 8004780:	9213      	str	r2, [sp, #76]	; 0x4c
 8004782:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004784:	3301      	adds	r3, #1
 8004786:	3208      	adds	r2, #8
 8004788:	9214      	str	r2, [sp, #80]	; 0x50
 800478a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800478c:	9312      	str	r3, [sp, #72]	; 0x48
 800478e:	4293      	cmp	r3, r2
 8004790:	f67f af2c 	bls.w	80045ec <arm_radix4_butterfly_q31+0x1bc>
 8004794:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004796:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004798:	0092      	lsls	r2, r2, #2
 800479a:	089b      	lsrs	r3, r3, #2
 800479c:	9216      	str	r2, [sp, #88]	; 0x58
 800479e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80047a0:	2b04      	cmp	r3, #4
 80047a2:	931c      	str	r3, [sp, #112]	; 0x70
 80047a4:	920e      	str	r2, [sp, #56]	; 0x38
 80047a6:	f63f af09 	bhi.w	80045bc <arm_radix4_butterfly_q31+0x18c>
 80047aa:	981e      	ldr	r0, [sp, #120]	; 0x78
 80047ac:	f8dd 907c 	ldr.w	r9, [sp, #124]	; 0x7c
 80047b0:	3020      	adds	r0, #32
 80047b2:	f850 2c20 	ldr.w	r2, [r0, #-32]
 80047b6:	f850 3c18 	ldr.w	r3, [r0, #-24]
 80047ba:	f850 1c14 	ldr.w	r1, [r0, #-20]
 80047be:	f850 8c1c 	ldr.w	r8, [r0, #-28]
 80047c2:	f850 ac10 	ldr.w	sl, [r0, #-16]
 80047c6:	f850 cc0c 	ldr.w	ip, [r0, #-12]
 80047ca:	18d7      	adds	r7, r2, r3
 80047cc:	1ad6      	subs	r6, r2, r3
 80047ce:	1855      	adds	r5, r2, r1
 80047d0:	1a52      	subs	r2, r2, r1
 80047d2:	f850 ec08 	ldr.w	lr, [r0, #-8]
 80047d6:	f850 bc04 	ldr.w	fp, [r0, #-4]
 80047da:	eb08 0401 	add.w	r4, r8, r1
 80047de:	4457      	add	r7, sl
 80047e0:	ebc1 0108 	rsb	r1, r1, r8
 80047e4:	4456      	add	r6, sl
 80047e6:	ebca 0505 	rsb	r5, sl, r5
 80047ea:	ebca 0202 	rsb	r2, sl, r2
 80047ee:	ebc3 0a08 	rsb	sl, r3, r8
 80047f2:	4443      	add	r3, r8
 80047f4:	4461      	add	r1, ip
 80047f6:	4464      	add	r4, ip
 80047f8:	ebcc 080a 	rsb	r8, ip, sl
 80047fc:	ebcc 0303 	rsb	r3, ip, r3
 8004800:	ebcb 0505 	rsb	r5, fp, r5
 8004804:	445a      	add	r2, fp
 8004806:	445c      	add	r4, fp
 8004808:	4477      	add	r7, lr
 800480a:	ebcb 0b01 	rsb	fp, fp, r1
 800480e:	ebce 0606 	rsb	r6, lr, r6
 8004812:	eb08 010e 	add.w	r1, r8, lr
 8004816:	ebce 0303 	rsb	r3, lr, r3
 800481a:	f1b9 0901 	subs.w	r9, r9, #1
 800481e:	f840 7c20 	str.w	r7, [r0, #-32]
 8004822:	f840 6c18 	str.w	r6, [r0, #-24]
 8004826:	f840 5c10 	str.w	r5, [r0, #-16]
 800482a:	f840 2c08 	str.w	r2, [r0, #-8]
 800482e:	f840 4c1c 	str.w	r4, [r0, #-28]
 8004832:	f840 bc14 	str.w	fp, [r0, #-20]
 8004836:	f840 1c0c 	str.w	r1, [r0, #-12]
 800483a:	f840 3c04 	str.w	r3, [r0, #-4]
 800483e:	f100 0020 	add.w	r0, r0, #32
 8004842:	d1b6      	bne.n	80047b2 <arm_radix4_butterfly_q31+0x382>
 8004844:	b021      	add	sp, #132	; 0x84
 8004846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800484a:	bf00      	nop

0800484c <arm_radix4_butterfly_inverse_q31>:
 800484c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004850:	4605      	mov	r5, r0
 8004852:	4617      	mov	r7, r2
 8004854:	b0a1      	sub	sp, #132	; 0x84
 8004856:	461e      	mov	r6, r3
 8004858:	9111      	str	r1, [sp, #68]	; 0x44
 800485a:	0889      	lsrs	r1, r1, #2
 800485c:	930c      	str	r3, [sp, #48]	; 0x30
 800485e:	00cb      	lsls	r3, r1, #3
 8004860:	901e      	str	r0, [sp, #120]	; 0x78
 8004862:	4418      	add	r0, r3
 8004864:	9218      	str	r2, [sp, #96]	; 0x60
 8004866:	4694      	mov	ip, r2
 8004868:	18c2      	adds	r2, r0, r3
 800486a:	3308      	adds	r3, #8
 800486c:	eb02 0b03 	add.w	fp, r2, r3
 8004870:	f102 0908 	add.w	r9, r2, #8
 8004874:	f105 0a08 	add.w	sl, r5, #8
 8004878:	46de      	mov	lr, fp
 800487a:	46d3      	mov	fp, sl
 800487c:	46ca      	mov	sl, r9
 800487e:	46b9      	mov	r9, r7
 8004880:	911f      	str	r1, [sp, #124]	; 0x7c
 8004882:	9102      	str	r1, [sp, #8]
 8004884:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 8004888:	00cb      	lsls	r3, r1, #3
 800488a:	930b      	str	r3, [sp, #44]	; 0x2c
 800488c:	0133      	lsls	r3, r6, #4
 800488e:	930a      	str	r3, [sp, #40]	; 0x28
 8004890:	00f3      	lsls	r3, r6, #3
 8004892:	f100 0808 	add.w	r8, r0, #8
 8004896:	9309      	str	r3, [sp, #36]	; 0x24
 8004898:	9701      	str	r7, [sp, #4]
 800489a:	f85a 1c08 	ldr.w	r1, [sl, #-8]
 800489e:	f85e 3c08 	ldr.w	r3, [lr, #-8]
 80048a2:	f85b 0c08 	ldr.w	r0, [fp, #-8]
 80048a6:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80048aa:	1100      	asrs	r0, r0, #4
 80048ac:	1109      	asrs	r1, r1, #4
 80048ae:	111b      	asrs	r3, r3, #4
 80048b0:	1846      	adds	r6, r0, r1
 80048b2:	eb03 1722 	add.w	r7, r3, r2, asr #4
 80048b6:	19f3      	adds	r3, r6, r7
 80048b8:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 80048bc:	f84b 3c08 	str.w	r3, [fp, #-8]
 80048c0:	9108      	str	r1, [sp, #32]
 80048c2:	f85b 3c04 	ldr.w	r3, [fp, #-4]
 80048c6:	f85e 1c04 	ldr.w	r1, [lr, #-4]
 80048ca:	f858 4c04 	ldr.w	r4, [r8, #-4]
 80048ce:	111b      	asrs	r3, r3, #4
 80048d0:	1112      	asrs	r2, r2, #4
 80048d2:	1109      	asrs	r1, r1, #4
 80048d4:	9003      	str	r0, [sp, #12]
 80048d6:	eb01 1424 	add.w	r4, r1, r4, asr #4
 80048da:	1898      	adds	r0, r3, r2
 80048dc:	9304      	str	r3, [sp, #16]
 80048de:	1901      	adds	r1, r0, r4
 80048e0:	9b01      	ldr	r3, [sp, #4]
 80048e2:	f84b 1c04 	str.w	r1, [fp, #-4]
 80048e6:	6859      	ldr	r1, [r3, #4]
 80048e8:	681d      	ldr	r5, [r3, #0]
 80048ea:	460b      	mov	r3, r1
 80048ec:	1bf1      	subs	r1, r6, r7
 80048ee:	fb81 6705 	smull	r6, r7, r1, r5
 80048f2:	1b04      	subs	r4, r0, r4
 80048f4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80048f8:	fb81 0103 	smull	r0, r1, r1, r3
 80048fc:	fb84 6703 	smull	r6, r7, r4, r3
 8004900:	fb85 4504 	smull	r4, r5, r5, r4
 8004904:	9b07      	ldr	r3, [sp, #28]
 8004906:	194e      	adds	r6, r1, r5
 8004908:	1bdf      	subs	r7, r3, r7
 800490a:	007f      	lsls	r7, r7, #1
 800490c:	0076      	lsls	r6, r6, #1
 800490e:	e91e 0003 	ldmdb	lr, {r0, r1}
 8004912:	f858 5c08 	ldr.w	r5, [r8, #-8]
 8004916:	f858 4c04 	ldr.w	r4, [r8, #-4]
 800491a:	f848 7c08 	str.w	r7, [r8, #-8]
 800491e:	f848 6c04 	str.w	r6, [r8, #-4]
 8004922:	9b04      	ldr	r3, [sp, #16]
 8004924:	9e03      	ldr	r6, [sp, #12]
 8004926:	9f08      	ldr	r7, [sp, #32]
 8004928:	1109      	asrs	r1, r1, #4
 800492a:	1bf7      	subs	r7, r6, r7
 800492c:	1a9a      	subs	r2, r3, r2
 800492e:	1100      	asrs	r0, r0, #4
 8004930:	ebc1 1324 	rsb	r3, r1, r4, asr #4
 8004934:	ebc0 1625 	rsb	r6, r0, r5, asr #4
 8004938:	1afd      	subs	r5, r7, r3
 800493a:	e899 0011 	ldmia.w	r9, {r0, r4}
 800493e:	1991      	adds	r1, r2, r6
 8004940:	9308      	str	r3, [sp, #32]
 8004942:	9203      	str	r2, [sp, #12]
 8004944:	fb85 2300 	smull	r2, r3, r5, r0
 8004948:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800494c:	fb81 2304 	smull	r2, r3, r1, r4
 8004950:	fb85 4504 	smull	r4, r5, r5, r4
 8004954:	fb80 0101 	smull	r0, r1, r0, r1
 8004958:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800495c:	9c05      	ldr	r4, [sp, #20]
 800495e:	f10b 0b08 	add.w	fp, fp, #8
 8004962:	1ae2      	subs	r2, r4, r3
 8004964:	9c07      	ldr	r4, [sp, #28]
 8004966:	0050      	lsls	r0, r2, #1
 8004968:	4421      	add	r1, r4
 800496a:	0049      	lsls	r1, r1, #1
 800496c:	e90a 0003 	stmdb	sl, {r0, r1}
 8004970:	9b08      	ldr	r3, [sp, #32]
 8004972:	9a03      	ldr	r2, [sp, #12]
 8004974:	f8dc 1000 	ldr.w	r1, [ip]
 8004978:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800497c:	1b92      	subs	r2, r2, r6
 800497e:	443b      	add	r3, r7
 8004980:	fb83 6701 	smull	r6, r7, r3, r1
 8004984:	fb82 4500 	smull	r4, r5, r2, r0
 8004988:	fb81 0102 	smull	r0, r1, r1, r2
 800498c:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8004990:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004992:	fb83 2302 	smull	r2, r3, r3, r2
 8004996:	440b      	add	r3, r1
 8004998:	9901      	ldr	r1, [sp, #4]
 800499a:	1b7c      	subs	r4, r7, r5
 800499c:	4401      	add	r1, r0
 800499e:	005b      	lsls	r3, r3, #1
 80049a0:	0062      	lsls	r2, r4, #1
 80049a2:	9101      	str	r1, [sp, #4]
 80049a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049a6:	e90e 000c 	stmdb	lr, {r2, r3}
 80049aa:	9b02      	ldr	r3, [sp, #8]
 80049ac:	4489      	add	r9, r1
 80049ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80049b0:	3b01      	subs	r3, #1
 80049b2:	f108 0808 	add.w	r8, r8, #8
 80049b6:	f10a 0a08 	add.w	sl, sl, #8
 80049ba:	448c      	add	ip, r1
 80049bc:	f10e 0e08 	add.w	lr, lr, #8
 80049c0:	9302      	str	r3, [sp, #8]
 80049c2:	f47f af6a 	bne.w	800489a <arm_radix4_butterfly_inverse_q31+0x4e>
 80049c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	9317      	str	r3, [sp, #92]	; 0x5c
 80049cc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80049ce:	2b04      	cmp	r3, #4
 80049d0:	f240 80ed 	bls.w	8004bae <arm_radix4_butterfly_inverse_q31+0x362>
 80049d4:	931c      	str	r3, [sp, #112]	; 0x70
 80049d6:	9310      	str	r3, [sp, #64]	; 0x40
 80049d8:	2300      	movs	r3, #0
 80049da:	9313      	str	r3, [sp, #76]	; 0x4c
 80049dc:	9316      	str	r3, [sp, #88]	; 0x58
 80049de:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80049e0:	9810      	ldr	r0, [sp, #64]	; 0x40
 80049e2:	9315      	str	r3, [sp, #84]	; 0x54
 80049e4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80049e6:	ea4f 08c0 	mov.w	r8, r0, lsl #3
 80049ea:	9314      	str	r3, [sp, #80]	; 0x50
 80049ec:	0883      	lsrs	r3, r0, #2
 80049ee:	4619      	mov	r1, r3
 80049f0:	931d      	str	r3, [sp, #116]	; 0x74
 80049f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80049f4:	1e4a      	subs	r2, r1, #1
 80049f6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80049fa:	9219      	str	r2, [sp, #100]	; 0x64
 80049fc:	00db      	lsls	r3, r3, #3
 80049fe:	00ca      	lsls	r2, r1, #3
 8004a00:	921a      	str	r2, [sp, #104]	; 0x68
 8004a02:	931b      	str	r3, [sp, #108]	; 0x6c
 8004a04:	f8cd 8048 	str.w	r8, [sp, #72]	; 0x48
 8004a08:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8004a0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a0c:	4622      	mov	r2, r4
 8004a0e:	4618      	mov	r0, r3
 8004a10:	00d9      	lsls	r1, r3, #3
 8004a12:	440a      	add	r2, r1
 8004a14:	011b      	lsls	r3, r3, #4
 8004a16:	4411      	add	r1, r2
 8004a18:	58e3      	ldr	r3, [r4, r3]
 8004a1a:	6849      	ldr	r1, [r1, #4]
 8004a1c:	6852      	ldr	r2, [r2, #4]
 8004a1e:	9304      	str	r3, [sp, #16]
 8004a20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004a22:	9106      	str	r1, [sp, #24]
 8004a24:	9208      	str	r2, [sp, #32]
 8004a26:	9914      	ldr	r1, [sp, #80]	; 0x50
 8004a28:	f854 2030 	ldr.w	r2, [r4, r0, lsl #3]
 8004a2c:	18c3      	adds	r3, r0, r3
 8004a2e:	9203      	str	r2, [sp, #12]
 8004a30:	9316      	str	r3, [sp, #88]	; 0x58
 8004a32:	680a      	ldr	r2, [r1, #0]
 8004a34:	684b      	ldr	r3, [r1, #4]
 8004a36:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8004a38:	9f15      	ldr	r7, [sp, #84]	; 0x54
 8004a3a:	9209      	str	r2, [sp, #36]	; 0x24
 8004a3c:	930a      	str	r3, [sp, #40]	; 0x28
 8004a3e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004a40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004a42:	eb07 0a05 	add.w	sl, r7, r5
 8004a46:	eb0a 0b05 	add.w	fp, sl, r5
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	eb0b 0e05 	add.w	lr, fp, r5
 8004a50:	f240 8094 	bls.w	8004b7c <arm_radix4_butterfly_inverse_q31+0x330>
 8004a54:	4613      	mov	r3, r2
 8004a56:	f8cd b004 	str.w	fp, [sp, #4]
 8004a5a:	46d3      	mov	fp, sl
 8004a5c:	46ba      	mov	sl, r7
 8004a5e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004a60:	9801      	ldr	r0, [sp, #4]
 8004a62:	4413      	add	r3, r2
 8004a64:	9302      	str	r3, [sp, #8]
 8004a66:	9b02      	ldr	r3, [sp, #8]
 8004a68:	f8da c000 	ldr.w	ip, [sl]
 8004a6c:	6804      	ldr	r4, [r0, #0]
 8004a6e:	f8db 2000 	ldr.w	r2, [fp]
 8004a72:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a74:	f8de 3000 	ldr.w	r3, [lr]
 8004a78:	eb0c 0704 	add.w	r7, ip, r4
 8004a7c:	441a      	add	r2, r3
 8004a7e:	18b9      	adds	r1, r7, r2
 8004a80:	1089      	asrs	r1, r1, #2
 8004a82:	6843      	ldr	r3, [r0, #4]
 8004a84:	f8ca 1000 	str.w	r1, [sl]
 8004a88:	f8db 5004 	ldr.w	r5, [fp, #4]
 8004a8c:	f8da 1004 	ldr.w	r1, [sl, #4]
 8004a90:	f8de 0004 	ldr.w	r0, [lr, #4]
 8004a94:	18ce      	adds	r6, r1, r3
 8004a96:	4428      	add	r0, r5
 8004a98:	1835      	adds	r5, r6, r0
 8004a9a:	10ad      	asrs	r5, r5, #2
 8004a9c:	f8ca 5004 	str.w	r5, [sl, #4]
 8004aa0:	1ac9      	subs	r1, r1, r3
 8004aa2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8004aa6:	ebc4 040c 	rsb	r4, r4, ip
 8004aaa:	469c      	mov	ip, r3
 8004aac:	f8de 3004 	ldr.w	r3, [lr, #4]
 8004ab0:	f8de 5000 	ldr.w	r5, [lr]
 8004ab4:	ebc3 0c0c 	rsb	ip, r3, ip
 8004ab8:	f8db 3000 	ldr.w	r3, [fp]
 8004abc:	1aba      	subs	r2, r7, r2
 8004abe:	1b5b      	subs	r3, r3, r5
 8004ac0:	ebcc 0504 	rsb	r5, ip, r4
 8004ac4:	44a4      	add	ip, r4
 8004ac6:	18cc      	adds	r4, r1, r3
 8004ac8:	1acb      	subs	r3, r1, r3
 8004aca:	9903      	ldr	r1, [sp, #12]
 8004acc:	1a30      	subs	r0, r6, r0
 8004ace:	fb85 6701 	smull	r6, r7, r5, r1
 8004ad2:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
 8004ad6:	9e08      	ldr	r6, [sp, #32]
 8004ad8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004ada:	fb84 8906 	smull	r8, r9, r4, r6
 8004ade:	ebc9 0101 	rsb	r1, r9, r1
 8004ae2:	910e      	str	r1, [sp, #56]	; 0x38
 8004ae4:	9904      	ldr	r1, [sp, #16]
 8004ae6:	9f06      	ldr	r7, [sp, #24]
 8004ae8:	4688      	mov	r8, r1
 8004aea:	fb80 6707 	smull	r6, r7, r0, r7
 8004aee:	fb82 8908 	smull	r8, r9, r2, r8
 8004af2:	ebc7 0609 	rsb	r6, r7, r9
 8004af6:	9f06      	ldr	r7, [sp, #24]
 8004af8:	960c      	str	r6, [sp, #48]	; 0x30
 8004afa:	fb82 6707 	smull	r6, r7, r2, r7
 8004afe:	9a03      	ldr	r2, [sp, #12]
 8004b00:	fb80 0101 	smull	r0, r1, r0, r1
 8004b04:	fb84 8902 	smull	r8, r9, r4, r2
 8004b08:	9c08      	ldr	r4, [sp, #32]
 8004b0a:	187a      	adds	r2, r7, r1
 8004b0c:	fb85 4504 	smull	r4, r5, r5, r4
 8004b10:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b12:	eb05 0409 	add.w	r4, r5, r9
 8004b16:	fb8c 6701 	smull	r6, r7, ip, r1
 8004b1a:	940f      	str	r4, [sp, #60]	; 0x3c
 8004b1c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004b1e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004b20:	fb83 0101 	smull	r0, r1, r3, r1
 8004b24:	fb83 4504 	smull	r4, r5, r3, r4
 8004b28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b2a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8004b2c:	4698      	mov	r8, r3
 8004b2e:	fb8c 8908 	smull	r8, r9, ip, r8
 8004b32:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8004b34:	1052      	asrs	r2, r2, #1
 8004b36:	f8cb 2004 	str.w	r2, [fp, #4]
 8004b3a:	1a7b      	subs	r3, r7, r1
 8004b3c:	9a02      	ldr	r2, [sp, #8]
 8004b3e:	eb09 0105 	add.w	r1, r9, r5
 8004b42:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004b44:	1075      	asrs	r5, r6, #1
 8004b46:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8004b48:	f8cb 5000 	str.w	r5, [fp]
 8004b4c:	9d01      	ldr	r5, [sp, #4]
 8004b4e:	1040      	asrs	r0, r0, #1
 8004b50:	105b      	asrs	r3, r3, #1
 8004b52:	4432      	add	r2, r6
 8004b54:	1064      	asrs	r4, r4, #1
 8004b56:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8004b58:	6068      	str	r0, [r5, #4]
 8004b5a:	602c      	str	r4, [r5, #0]
 8004b5c:	9202      	str	r2, [sp, #8]
 8004b5e:	f8ce 3000 	str.w	r3, [lr]
 8004b62:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004b64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b66:	1049      	asrs	r1, r1, #1
 8004b68:	19e8      	adds	r0, r5, r7
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	f8ce 1004 	str.w	r1, [lr, #4]
 8004b70:	44ba      	add	sl, r7
 8004b72:	44bb      	add	fp, r7
 8004b74:	9001      	str	r0, [sp, #4]
 8004b76:	44be      	add	lr, r7
 8004b78:	f63f af75 	bhi.w	8004a66 <arm_radix4_butterfly_inverse_q31+0x21a>
 8004b7c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004b7e:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8004b80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b82:	440a      	add	r2, r1
 8004b84:	9214      	str	r2, [sp, #80]	; 0x50
 8004b86:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004b88:	3301      	adds	r3, #1
 8004b8a:	3208      	adds	r2, #8
 8004b8c:	9215      	str	r2, [sp, #84]	; 0x54
 8004b8e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004b90:	9313      	str	r3, [sp, #76]	; 0x4c
 8004b92:	4293      	cmp	r3, r2
 8004b94:	f67f af38 	bls.w	8004a08 <arm_radix4_butterfly_inverse_q31+0x1bc>
 8004b98:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004b9a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8004b9c:	0092      	lsls	r2, r2, #2
 8004b9e:	089b      	lsrs	r3, r3, #2
 8004ba0:	9217      	str	r2, [sp, #92]	; 0x5c
 8004ba2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	931c      	str	r3, [sp, #112]	; 0x70
 8004ba8:	9210      	str	r2, [sp, #64]	; 0x40
 8004baa:	f63f af15 	bhi.w	80049d8 <arm_radix4_butterfly_inverse_q31+0x18c>
 8004bae:	981e      	ldr	r0, [sp, #120]	; 0x78
 8004bb0:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 8004bb4:	3020      	adds	r0, #32
 8004bb6:	f850 2c20 	ldr.w	r2, [r0, #-32]
 8004bba:	f850 1c18 	ldr.w	r1, [r0, #-24]
 8004bbe:	f850 3c14 	ldr.w	r3, [r0, #-20]
 8004bc2:	f850 9c1c 	ldr.w	r9, [r0, #-28]
 8004bc6:	f850 ac10 	ldr.w	sl, [r0, #-16]
 8004bca:	f850 cc0c 	ldr.w	ip, [r0, #-12]
 8004bce:	eb02 0e01 	add.w	lr, r2, r1
 8004bd2:	1a57      	subs	r7, r2, r1
 8004bd4:	1ad6      	subs	r6, r2, r3
 8004bd6:	441a      	add	r2, r3
 8004bd8:	f850 4c08 	ldr.w	r4, [r0, #-8]
 8004bdc:	f850 bc04 	ldr.w	fp, [r0, #-4]
 8004be0:	eb09 0503 	add.w	r5, r9, r3
 8004be4:	44d6      	add	lr, sl
 8004be6:	4457      	add	r7, sl
 8004be8:	ebca 0606 	rsb	r6, sl, r6
 8004bec:	ebc3 0309 	rsb	r3, r3, r9
 8004bf0:	ebca 0a02 	rsb	sl, sl, r2
 8004bf4:	eb09 0201 	add.w	r2, r9, r1
 8004bf8:	ebc1 0109 	rsb	r1, r1, r9
 8004bfc:	4463      	add	r3, ip
 8004bfe:	4465      	add	r5, ip
 8004c00:	ebcc 0202 	rsb	r2, ip, r2
 8004c04:	ebcc 0c01 	rsb	ip, ip, r1
 8004c08:	445e      	add	r6, fp
 8004c0a:	ebcb 0a0a 	rsb	sl, fp, sl
 8004c0e:	445d      	add	r5, fp
 8004c10:	eb0e 0104 	add.w	r1, lr, r4
 8004c14:	ebcb 0b03 	rsb	fp, fp, r3
 8004c18:	1b3f      	subs	r7, r7, r4
 8004c1a:	1b12      	subs	r2, r2, r4
 8004c1c:	eb0c 0304 	add.w	r3, ip, r4
 8004c20:	f1b8 0801 	subs.w	r8, r8, #1
 8004c24:	f840 1c20 	str.w	r1, [r0, #-32]
 8004c28:	f840 7c18 	str.w	r7, [r0, #-24]
 8004c2c:	f840 6c10 	str.w	r6, [r0, #-16]
 8004c30:	f840 ac08 	str.w	sl, [r0, #-8]
 8004c34:	f840 5c1c 	str.w	r5, [r0, #-28]
 8004c38:	f840 bc14 	str.w	fp, [r0, #-20]
 8004c3c:	f840 2c0c 	str.w	r2, [r0, #-12]
 8004c40:	f840 3c04 	str.w	r3, [r0, #-4]
 8004c44:	f100 0020 	add.w	r0, r0, #32
 8004c48:	d1b5      	bne.n	8004bb6 <arm_radix4_butterfly_inverse_q31+0x36a>
 8004c4a:	b021      	add	sp, #132	; 0x84
 8004c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004c50 <arm_fir_decimate_q31>:
 8004c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c54:	4680      	mov	r8, r0
 8004c56:	7805      	ldrb	r5, [r0, #0]
 8004c58:	8840      	ldrh	r0, [r0, #2]
 8004c5a:	fbb3 f9f5 	udiv	r9, r3, r5
 8004c5e:	f100 4c80 	add.w	ip, r0, #1073741824	; 0x40000000
 8004c62:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8004c66:	f8d8 e008 	ldr.w	lr, [r8, #8]
 8004c6a:	b087      	sub	sp, #28
 8004c6c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004c70:	9005      	str	r0, [sp, #20]
 8004c72:	eb0e 0c8c 	add.w	ip, lr, ip, lsl #2
 8004c76:	461c      	mov	r4, r3
 8004c78:	9302      	str	r3, [sp, #8]
 8004c7a:	f1b9 0f00 	cmp.w	r9, #0
 8004c7e:	f000 80a0 	beq.w	8004dc2 <arm_fir_decimate_q31+0x172>
 8004c82:	ea4f 0b90 	mov.w	fp, r0, lsr #2
 8004c86:	4692      	mov	sl, r2
 8004c88:	ea4f 120b 	mov.w	r2, fp, lsl #4
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	9203      	str	r2, [sp, #12]
 8004c90:	4610      	mov	r0, r2
 8004c92:	4622      	mov	r2, r4
 8004c94:	f003 0303 	and.w	r3, r3, #3
 8004c98:	4402      	add	r2, r0
 8004c9a:	9204      	str	r2, [sp, #16]
 8004c9c:	9301      	str	r3, [sp, #4]
 8004c9e:	462b      	mov	r3, r5
 8004ca0:	4608      	mov	r0, r1
 8004ca2:	f1ac 0204 	sub.w	r2, ip, #4
 8004ca6:	f850 4b04 	ldr.w	r4, [r0], #4
 8004caa:	3b01      	subs	r3, #1
 8004cac:	f842 4f04 	str.w	r4, [r2, #4]!
 8004cb0:	d1f9      	bne.n	8004ca6 <arm_fir_decimate_q31+0x56>
 8004cb2:	00ad      	lsls	r5, r5, #2
 8004cb4:	44ac      	add	ip, r5
 8004cb6:	4429      	add	r1, r5
 8004cb8:	f1bb 0f00 	cmp.w	fp, #0
 8004cbc:	d04b      	beq.n	8004d56 <arm_fir_decimate_q31+0x106>
 8004cbe:	9b02      	ldr	r3, [sp, #8]
 8004cc0:	2600      	movs	r6, #0
 8004cc2:	2700      	movs	r7, #0
 8004cc4:	f103 0410 	add.w	r4, r3, #16
 8004cc8:	465d      	mov	r5, fp
 8004cca:	4632      	mov	r2, r6
 8004ccc:	463b      	mov	r3, r7
 8004cce:	f10e 0010 	add.w	r0, lr, #16
 8004cd2:	9100      	str	r1, [sp, #0]
 8004cd4:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8004cd8:	f850 7c10 	ldr.w	r7, [r0, #-16]
 8004cdc:	3d01      	subs	r5, #1
 8004cde:	fbc6 2307 	smlal	r2, r3, r6, r7
 8004ce2:	f850 6c0c 	ldr.w	r6, [r0, #-12]
 8004ce6:	f854 7c0c 	ldr.w	r7, [r4, #-12]
 8004cea:	f100 0010 	add.w	r0, r0, #16
 8004cee:	fbc7 2306 	smlal	r2, r3, r7, r6
 8004cf2:	e914 0082 	ldmdb	r4, {r1, r7}
 8004cf6:	f850 6c18 	ldr.w	r6, [r0, #-24]
 8004cfa:	f104 0410 	add.w	r4, r4, #16
 8004cfe:	fbc1 2306 	smlal	r2, r3, r1, r6
 8004d02:	f850 6c14 	ldr.w	r6, [r0, #-20]
 8004d06:	fbc7 2306 	smlal	r2, r3, r7, r6
 8004d0a:	d1e3      	bne.n	8004cd4 <arm_fir_decimate_q31+0x84>
 8004d0c:	4616      	mov	r6, r2
 8004d0e:	461f      	mov	r7, r3
 8004d10:	9b03      	ldr	r3, [sp, #12]
 8004d12:	9900      	ldr	r1, [sp, #0]
 8004d14:	9c04      	ldr	r4, [sp, #16]
 8004d16:	eb0e 0503 	add.w	r5, lr, r3
 8004d1a:	9b01      	ldr	r3, [sp, #4]
 8004d1c:	b163      	cbz	r3, 8004d38 <arm_fir_decimate_q31+0xe8>
 8004d1e:	4618      	mov	r0, r3
 8004d20:	4632      	mov	r2, r6
 8004d22:	463b      	mov	r3, r7
 8004d24:	f854 6b04 	ldr.w	r6, [r4], #4
 8004d28:	f855 7b04 	ldr.w	r7, [r5], #4
 8004d2c:	3801      	subs	r0, #1
 8004d2e:	fbc6 2307 	smlal	r2, r3, r6, r7
 8004d32:	d1f7      	bne.n	8004d24 <arm_fir_decimate_q31+0xd4>
 8004d34:	4616      	mov	r6, r2
 8004d36:	461f      	mov	r7, r3
 8004d38:	f898 0000 	ldrb.w	r0, [r8]
 8004d3c:	0ff2      	lsrs	r2, r6, #31
 8004d3e:	ea42 0247 	orr.w	r2, r2, r7, lsl #1
 8004d42:	f1b9 0901 	subs.w	r9, r9, #1
 8004d46:	f84a 2b04 	str.w	r2, [sl], #4
 8004d4a:	eb0e 0e80 	add.w	lr, lr, r0, lsl #2
 8004d4e:	d007      	beq.n	8004d60 <arm_fir_decimate_q31+0x110>
 8004d50:	f898 5000 	ldrb.w	r5, [r8]
 8004d54:	e7a3      	b.n	8004c9e <arm_fir_decimate_q31+0x4e>
 8004d56:	9c02      	ldr	r4, [sp, #8]
 8004d58:	4675      	mov	r5, lr
 8004d5a:	2600      	movs	r6, #0
 8004d5c:	2700      	movs	r7, #0
 8004d5e:	e7dc      	b.n	8004d1a <arm_fir_decimate_q31+0xca>
 8004d60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004d64:	9b05      	ldr	r3, [sp, #20]
 8004d66:	1e59      	subs	r1, r3, #1
 8004d68:	088e      	lsrs	r6, r1, #2
 8004d6a:	d01d      	beq.n	8004da8 <arm_fir_decimate_q31+0x158>
 8004d6c:	4630      	mov	r0, r6
 8004d6e:	f104 0210 	add.w	r2, r4, #16
 8004d72:	f10e 0310 	add.w	r3, lr, #16
 8004d76:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8004d7a:	3801      	subs	r0, #1
 8004d7c:	f842 5c10 	str.w	r5, [r2, #-16]
 8004d80:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 8004d84:	f102 0210 	add.w	r2, r2, #16
 8004d88:	f842 5c1c 	str.w	r5, [r2, #-28]
 8004d8c:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8004d90:	f103 0310 	add.w	r3, r3, #16
 8004d94:	f842 5c18 	str.w	r5, [r2, #-24]
 8004d98:	f853 5c14 	ldr.w	r5, [r3, #-20]
 8004d9c:	f842 5c14 	str.w	r5, [r2, #-20]
 8004da0:	d1e9      	bne.n	8004d76 <arm_fir_decimate_q31+0x126>
 8004da2:	0133      	lsls	r3, r6, #4
 8004da4:	441c      	add	r4, r3
 8004da6:	449e      	add	lr, r3
 8004da8:	f011 0303 	ands.w	r3, r1, #3
 8004dac:	d006      	beq.n	8004dbc <arm_fir_decimate_q31+0x16c>
 8004dae:	1f22      	subs	r2, r4, #4
 8004db0:	f85e 1b04 	ldr.w	r1, [lr], #4
 8004db4:	3b01      	subs	r3, #1
 8004db6:	f842 1f04 	str.w	r1, [r2, #4]!
 8004dba:	d1f9      	bne.n	8004db0 <arm_fir_decimate_q31+0x160>
 8004dbc:	b007      	add	sp, #28
 8004dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dc2:	4674      	mov	r4, lr
 8004dc4:	e7ce      	b.n	8004d64 <arm_fir_decimate_q31+0x114>
 8004dc6:	bf00      	nop

08004dc8 <arm_fir_decimate_init_q31>:
 8004dc8:	b570      	push	{r4, r5, r6, lr}
 8004dca:	4616      	mov	r6, r2
 8004dcc:	9a05      	ldr	r2, [sp, #20]
 8004dce:	fbb2 f4f6 	udiv	r4, r2, r6
 8004dd2:	fb06 2414 	mls	r4, r6, r4, r2
 8004dd6:	b98c      	cbnz	r4, 8004dfc <arm_fir_decimate_init_q31+0x34>
 8004dd8:	4605      	mov	r5, r0
 8004dda:	f101 4080 	add.w	r0, r1, #1073741824	; 0x40000000
 8004dde:	3801      	subs	r0, #1
 8004de0:	4402      	add	r2, r0
 8004de2:	8069      	strh	r1, [r5, #2]
 8004de4:	606b      	str	r3, [r5, #4]
 8004de6:	0092      	lsls	r2, r2, #2
 8004de8:	9804      	ldr	r0, [sp, #16]
 8004dea:	4621      	mov	r1, r4
 8004dec:	f000 f9fe 	bl	80051ec <memset>
 8004df0:	4620      	mov	r0, r4
 8004df2:	9b04      	ldr	r3, [sp, #16]
 8004df4:	702e      	strb	r6, [r5, #0]
 8004df6:	60ab      	str	r3, [r5, #8]
 8004df8:	b240      	sxtb	r0, r0
 8004dfa:	bd70      	pop	{r4, r5, r6, pc}
 8004dfc:	20fe      	movs	r0, #254	; 0xfe
 8004dfe:	e7fb      	b.n	8004df8 <arm_fir_decimate_init_q31+0x30>

08004e00 <arm_cmplx_mag_q31>:
 8004e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e04:	0893      	lsrs	r3, r2, #2
 8004e06:	b085      	sub	sp, #20
 8004e08:	e88d 0005 	stmia.w	sp, {r0, r2}
 8004e0c:	460e      	mov	r6, r1
 8004e0e:	9302      	str	r3, [sp, #8]
 8004e10:	d053      	beq.n	8004eba <arm_cmplx_mag_q31+0xba>
 8004e12:	461f      	mov	r7, r3
 8004e14:	460d      	mov	r5, r1
 8004e16:	46ba      	mov	sl, r7
 8004e18:	f100 0420 	add.w	r4, r0, #32
 8004e1c:	9103      	str	r1, [sp, #12]
 8004e1e:	f854 3c14 	ldr.w	r3, [r4, #-20]
 8004e22:	f854 0c1c 	ldr.w	r0, [r4, #-28]
 8004e26:	f854 6c20 	ldr.w	r6, [r4, #-32]
 8004e2a:	f854 2c18 	ldr.w	r2, [r4, #-24]
 8004e2e:	fb83 8903 	smull	r8, r9, r3, r3
 8004e32:	fb80 0100 	smull	r0, r1, r0, r0
 8004e36:	fb82 2302 	smull	r2, r3, r2, r2
 8004e3a:	fb86 6706 	smull	r6, r7, r6, r6
 8004e3e:	ea4f 0269 	mov.w	r2, r9, asr #1
 8004e42:	1048      	asrs	r0, r1, #1
 8004e44:	f854 9c04 	ldr.w	r9, [r4, #-4]
 8004e48:	f854 8c0c 	ldr.w	r8, [r4, #-12]
 8004e4c:	4629      	mov	r1, r5
 8004e4e:	eb00 0067 	add.w	r0, r0, r7, asr #1
 8004e52:	eb02 0763 	add.w	r7, r2, r3, asr #1
 8004e56:	f854 bc10 	ldr.w	fp, [r4, #-16]
 8004e5a:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8004e5e:	f000 f849 	bl	8004ef4 <arm_sqrt_q31>
 8004e62:	1d29      	adds	r1, r5, #4
 8004e64:	4638      	mov	r0, r7
 8004e66:	f000 f845 	bl	8004ef4 <arm_sqrt_q31>
 8004e6a:	fb89 0109 	smull	r0, r1, r9, r9
 8004e6e:	fb88 8908 	smull	r8, r9, r8, r8
 8004e72:	fb8b 230b 	smull	r2, r3, fp, fp
 8004e76:	fb86 6706 	smull	r6, r7, r6, r6
 8004e7a:	ea4f 0069 	mov.w	r0, r9, asr #1
 8004e7e:	104e      	asrs	r6, r1, #1
 8004e80:	eb00 0063 	add.w	r0, r0, r3, asr #1
 8004e84:	f105 0108 	add.w	r1, r5, #8
 8004e88:	eb06 0667 	add.w	r6, r6, r7, asr #1
 8004e8c:	f000 f832 	bl	8004ef4 <arm_sqrt_q31>
 8004e90:	f105 010c 	add.w	r1, r5, #12
 8004e94:	4630      	mov	r0, r6
 8004e96:	f000 f82d 	bl	8004ef4 <arm_sqrt_q31>
 8004e9a:	f1ba 0a01 	subs.w	sl, sl, #1
 8004e9e:	f104 0420 	add.w	r4, r4, #32
 8004ea2:	f105 0510 	add.w	r5, r5, #16
 8004ea6:	d1ba      	bne.n	8004e1e <arm_cmplx_mag_q31+0x1e>
 8004ea8:	9b00      	ldr	r3, [sp, #0]
 8004eaa:	9a02      	ldr	r2, [sp, #8]
 8004eac:	4619      	mov	r1, r3
 8004eae:	9e03      	ldr	r6, [sp, #12]
 8004eb0:	eb01 1342 	add.w	r3, r1, r2, lsl #5
 8004eb4:	9300      	str	r3, [sp, #0]
 8004eb6:	eb06 1602 	add.w	r6, r6, r2, lsl #4
 8004eba:	9b01      	ldr	r3, [sp, #4]
 8004ebc:	f013 0503 	ands.w	r5, r3, #3
 8004ec0:	d015      	beq.n	8004eee <arm_cmplx_mag_q31+0xee>
 8004ec2:	9c00      	ldr	r4, [sp, #0]
 8004ec4:	3408      	adds	r4, #8
 8004ec6:	f854 0c04 	ldr.w	r0, [r4, #-4]
 8004eca:	f854 2c08 	ldr.w	r2, [r4, #-8]
 8004ece:	fb80 0100 	smull	r0, r1, r0, r0
 8004ed2:	fb82 2302 	smull	r2, r3, r2, r2
 8004ed6:	1048      	asrs	r0, r1, #1
 8004ed8:	eb00 0063 	add.w	r0, r0, r3, asr #1
 8004edc:	4631      	mov	r1, r6
 8004ede:	f000 f809 	bl	8004ef4 <arm_sqrt_q31>
 8004ee2:	3d01      	subs	r5, #1
 8004ee4:	f106 0604 	add.w	r6, r6, #4
 8004ee8:	f104 0408 	add.w	r4, r4, #8
 8004eec:	d1eb      	bne.n	8004ec6 <arm_cmplx_mag_q31+0xc6>
 8004eee:	b005      	add	sp, #20
 8004ef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004ef4 <arm_sqrt_q31>:
 8004ef4:	2800      	cmp	r0, #0
 8004ef6:	dd71      	ble.n	8004fdc <arm_sqrt_q31+0xe8>
 8004ef8:	e92d 4df0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, fp, lr}
 8004efc:	fab0 f580 	clz	r5, r0
 8004f00:	1e6e      	subs	r6, r5, #1
 8004f02:	f016 0701 	ands.w	r7, r6, #1
 8004f06:	bf1a      	itte	ne
 8004f08:	1eab      	subne	r3, r5, #2
 8004f0a:	fa00 f403 	lslne.w	r4, r0, r3
 8004f0e:	fa00 f406 	lsleq.w	r4, r0, r6
 8004f12:	4620      	mov	r0, r4
 8004f14:	4688      	mov	r8, r1
 8004f16:	f7fb ff21 	bl	8000d5c <__aeabi_i2f>
 8004f1a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
 8004f1e:	f7fb ff71 	bl	8000e04 <__aeabi_fmul>
 8004f22:	1043      	asrs	r3, r0, #1
 8004f24:	4830      	ldr	r0, [pc, #192]	; (8004fe8 <arm_sqrt_q31+0xf4>)
 8004f26:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004f2a:	1ac0      	subs	r0, r0, r3
 8004f2c:	f7fb ff6a 	bl	8000e04 <__aeabi_fmul>
 8004f30:	f7fc f8b8 	bl	80010a4 <__aeabi_f2iz>
 8004f34:	fb80 ab00 	smull	sl, fp, r0, r0
 8004f38:	ea4f 72da 	mov.w	r2, sl, lsr #31
 8004f3c:	ea4f 0e64 	mov.w	lr, r4, asr #1
 8004f40:	ea42 024b 	orr.w	r2, r2, fp, lsl #1
 8004f44:	fb82 230e 	smull	r2, r3, r2, lr
 8004f48:	0fd2      	lsrs	r2, r2, #31
 8004f4a:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
 8004f4e:	f1c2 5240 	rsb	r2, r2, #805306368	; 0x30000000
 8004f52:	fb80 0102 	smull	r0, r1, r0, r2
 8004f56:	0fc2      	lsrs	r2, r0, #31
 8004f58:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8004f5c:	0093      	lsls	r3, r2, #2
 8004f5e:	fb83 ab03 	smull	sl, fp, r3, r3
 8004f62:	ea4f 70da 	mov.w	r0, sl, lsr #31
 8004f66:	ea40 004b 	orr.w	r0, r0, fp, lsl #1
 8004f6a:	fb8e 0100 	smull	r0, r1, lr, r0
 8004f6e:	0fc2      	lsrs	r2, r0, #31
 8004f70:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8004f74:	f1c2 5240 	rsb	r2, r2, #805306368	; 0x30000000
 8004f78:	fb83 2302 	smull	r2, r3, r3, r2
 8004f7c:	0fd2      	lsrs	r2, r2, #31
 8004f7e:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
 8004f82:	0093      	lsls	r3, r2, #2
 8004f84:	fb83 0103 	smull	r0, r1, r3, r3
 8004f88:	0fc0      	lsrs	r0, r0, #31
 8004f8a:	ea40 0041 	orr.w	r0, r0, r1, lsl #1
 8004f8e:	fb8e 0100 	smull	r0, r1, lr, r0
 8004f92:	0fc2      	lsrs	r2, r0, #31
 8004f94:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8004f98:	f1c2 5240 	rsb	r2, r2, #805306368	; 0x30000000
 8004f9c:	fb83 2302 	smull	r2, r3, r3, r2
 8004fa0:	0fd0      	lsrs	r0, r2, #31
 8004fa2:	ea40 0043 	orr.w	r0, r0, r3, lsl #1
 8004fa6:	0080      	lsls	r0, r0, #2
 8004fa8:	fb84 0100 	smull	r0, r1, r4, r0
 8004fac:	0fc3      	lsrs	r3, r0, #31
 8004fae:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8004fb2:	005b      	lsls	r3, r3, #1
 8004fb4:	b157      	cbz	r7, 8004fcc <arm_sqrt_q31+0xd8>
 8004fb6:	3d02      	subs	r5, #2
 8004fb8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fbc:	106d      	asrs	r5, r5, #1
 8004fbe:	412b      	asrs	r3, r5
 8004fc0:	f8c8 3000 	str.w	r3, [r8]
 8004fc4:	2000      	movs	r0, #0
 8004fc6:	b240      	sxtb	r0, r0
 8004fc8:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8004fcc:	1076      	asrs	r6, r6, #1
 8004fce:	4133      	asrs	r3, r6
 8004fd0:	f8c8 3000 	str.w	r3, [r8]
 8004fd4:	2000      	movs	r0, #0
 8004fd6:	b240      	sxtb	r0, r0
 8004fd8:	e8bd 8df0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, fp, pc}
 8004fdc:	2300      	movs	r3, #0
 8004fde:	20ff      	movs	r0, #255	; 0xff
 8004fe0:	600b      	str	r3, [r1, #0]
 8004fe2:	b240      	sxtb	r0, r0
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop
 8004fe8:	5f3759df 	.word	0x5f3759df

08004fec <arm_scale_q31>:
 8004fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ff0:	b089      	sub	sp, #36	; 0x24
 8004ff2:	3201      	adds	r2, #1
 8004ff4:	9305      	str	r3, [sp, #20]
 8004ff6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004ff8:	fa4f fc82 	sxtb.w	ip, r2
 8004ffc:	089b      	lsrs	r3, r3, #2
 8004ffe:	f1bc 0f00 	cmp.w	ip, #0
 8005002:	4683      	mov	fp, r0
 8005004:	468a      	mov	sl, r1
 8005006:	9306      	str	r3, [sp, #24]
 8005008:	da48      	bge.n	800509c <arm_scale_q31+0xb0>
 800500a:	b39b      	cbz	r3, 8005074 <arm_scale_q31+0x88>
 800500c:	9b05      	ldr	r3, [sp, #20]
 800500e:	f8dd e018 	ldr.w	lr, [sp, #24]
 8005012:	f1cc 0100 	rsb	r1, ip, #0
 8005016:	f100 0210 	add.w	r2, r0, #16
 800501a:	3310      	adds	r3, #16
 800501c:	f852 6c10 	ldr.w	r6, [r2, #-16]
 8005020:	f852 5c0c 	ldr.w	r5, [r2, #-12]
 8005024:	fb86 670a 	smull	r6, r7, r6, sl
 8005028:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800502c:	f852 4c08 	ldr.w	r4, [r2, #-8]
 8005030:	fb85 890a 	smull	r8, r9, r5, sl
 8005034:	fb84 450a 	smull	r4, r5, r4, sl
 8005038:	fa47 f401 	asr.w	r4, r7, r1
 800503c:	fb80 670a 	smull	r6, r7, r0, sl
 8005040:	410d      	asrs	r5, r1
 8005042:	fa49 f601 	asr.w	r6, r9, r1
 8005046:	fa47 f001 	asr.w	r0, r7, r1
 800504a:	f1be 0e01 	subs.w	lr, lr, #1
 800504e:	f843 4c10 	str.w	r4, [r3, #-16]
 8005052:	f843 6c0c 	str.w	r6, [r3, #-12]
 8005056:	f843 5c08 	str.w	r5, [r3, #-8]
 800505a:	f843 0c04 	str.w	r0, [r3, #-4]
 800505e:	f102 0210 	add.w	r2, r2, #16
 8005062:	f103 0310 	add.w	r3, r3, #16
 8005066:	d1d9      	bne.n	800501c <arm_scale_q31+0x30>
 8005068:	9b06      	ldr	r3, [sp, #24]
 800506a:	9a05      	ldr	r2, [sp, #20]
 800506c:	011b      	lsls	r3, r3, #4
 800506e:	441a      	add	r2, r3
 8005070:	449b      	add	fp, r3
 8005072:	9205      	str	r2, [sp, #20]
 8005074:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005076:	f013 0103 	ands.w	r1, r3, #3
 800507a:	d00c      	beq.n	8005096 <arm_scale_q31+0xaa>
 800507c:	9805      	ldr	r0, [sp, #20]
 800507e:	f1cc 0c00 	rsb	ip, ip, #0
 8005082:	f85b 2b04 	ldr.w	r2, [fp], #4
 8005086:	3901      	subs	r1, #1
 8005088:	fb82 230a 	smull	r2, r3, r2, sl
 800508c:	fa43 f30c 	asr.w	r3, r3, ip
 8005090:	f840 3b04 	str.w	r3, [r0], #4
 8005094:	d1f5      	bne.n	8005082 <arm_scale_q31+0x96>
 8005096:	b009      	add	sp, #36	; 0x24
 8005098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800509c:	2b00      	cmp	r3, #0
 800509e:	d060      	beq.n	8005162 <arm_scale_q31+0x176>
 80050a0:	9304      	str	r3, [sp, #16]
 80050a2:	9b05      	ldr	r3, [sp, #20]
 80050a4:	f100 0210 	add.w	r2, r0, #16
 80050a8:	f103 0910 	add.w	r9, r3, #16
 80050ac:	9201      	str	r2, [sp, #4]
 80050ae:	9007      	str	r0, [sp, #28]
 80050b0:	9b01      	ldr	r3, [sp, #4]
 80050b2:	f853 6c10 	ldr.w	r6, [r3, #-16]
 80050b6:	f853 4c0c 	ldr.w	r4, [r3, #-12]
 80050ba:	fb86 670a 	smull	r6, r7, r6, sl
 80050be:	f853 0c08 	ldr.w	r0, [r3, #-8]
 80050c2:	fb84 450a 	smull	r4, r5, r4, sl
 80050c6:	f853 3c04 	ldr.w	r3, [r3, #-4]
 80050ca:	fb80 010a 	smull	r0, r1, r0, sl
 80050ce:	17fe      	asrs	r6, r7, #31
 80050d0:	fb83 230a 	smull	r2, r3, r3, sl
 80050d4:	f086 4e00 	eor.w	lr, r6, #2147483648	; 0x80000000
 80050d8:	ea6f 0e0e 	mvn.w	lr, lr
 80050dc:	17ec      	asrs	r4, r5, #31
 80050de:	17c8      	asrs	r0, r1, #31
 80050e0:	f084 4400 	eor.w	r4, r4, #2147483648	; 0x80000000
 80050e4:	43e4      	mvns	r4, r4
 80050e6:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80050ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050ee:	43c0      	mvns	r0, r0
 80050f0:	17db      	asrs	r3, r3, #31
 80050f2:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80050f6:	43db      	mvns	r3, r3
 80050f8:	fa07 f60c 	lsl.w	r6, r7, ip
 80050fc:	fa46 f80c 	asr.w	r8, r6, ip
 8005100:	45b8      	cmp	r8, r7
 8005102:	bf18      	it	ne
 8005104:	4676      	movne	r6, lr
 8005106:	fa05 f80c 	lsl.w	r8, r5, ip
 800510a:	fa01 fe0c 	lsl.w	lr, r1, ip
 800510e:	9f03      	ldr	r7, [sp, #12]
 8005110:	fa48 fb0c 	asr.w	fp, r8, ip
 8005114:	45ab      	cmp	fp, r5
 8005116:	bf08      	it	eq
 8005118:	4644      	moveq	r4, r8
 800511a:	fa4e f50c 	asr.w	r5, lr, ip
 800511e:	428d      	cmp	r5, r1
 8005120:	bf08      	it	eq
 8005122:	4670      	moveq	r0, lr
 8005124:	fa07 f70c 	lsl.w	r7, r7, ip
 8005128:	9d03      	ldr	r5, [sp, #12]
 800512a:	fa47 f10c 	asr.w	r1, r7, ip
 800512e:	42a9      	cmp	r1, r5
 8005130:	bf08      	it	eq
 8005132:	463b      	moveq	r3, r7
 8005134:	9a01      	ldr	r2, [sp, #4]
 8005136:	e909 0009 	stmdb	r9, {r0, r3}
 800513a:	9b04      	ldr	r3, [sp, #16]
 800513c:	3210      	adds	r2, #16
 800513e:	3b01      	subs	r3, #1
 8005140:	f849 6c10 	str.w	r6, [r9, #-16]
 8005144:	f849 4c0c 	str.w	r4, [r9, #-12]
 8005148:	9201      	str	r2, [sp, #4]
 800514a:	f109 0910 	add.w	r9, r9, #16
 800514e:	9304      	str	r3, [sp, #16]
 8005150:	d1ae      	bne.n	80050b0 <arm_scale_q31+0xc4>
 8005152:	9b06      	ldr	r3, [sp, #24]
 8005154:	9a05      	ldr	r2, [sp, #20]
 8005156:	011b      	lsls	r3, r3, #4
 8005158:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800515c:	441a      	add	r2, r3
 800515e:	449b      	add	fp, r3
 8005160:	9205      	str	r2, [sp, #20]
 8005162:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005164:	f013 0003 	ands.w	r0, r3, #3
 8005168:	d095      	beq.n	8005096 <arm_scale_q31+0xaa>
 800516a:	9905      	ldr	r1, [sp, #20]
 800516c:	f85b 4b04 	ldr.w	r4, [fp], #4
 8005170:	fb84 450a 	smull	r4, r5, r4, sl
 8005174:	17eb      	asrs	r3, r5, #31
 8005176:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800517a:	43db      	mvns	r3, r3
 800517c:	fa05 f20c 	lsl.w	r2, r5, ip
 8005180:	fa42 f40c 	asr.w	r4, r2, ip
 8005184:	42ac      	cmp	r4, r5
 8005186:	bf08      	it	eq
 8005188:	4613      	moveq	r3, r2
 800518a:	3801      	subs	r0, #1
 800518c:	f841 3b04 	str.w	r3, [r1], #4
 8005190:	d1ec      	bne.n	800516c <arm_scale_q31+0x180>
 8005192:	b009      	add	sp, #36	; 0x24
 8005194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005198 <__errno>:
 8005198:	4b01      	ldr	r3, [pc, #4]	; (80051a0 <__errno+0x8>)
 800519a:	6818      	ldr	r0, [r3, #0]
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	20000018 	.word	0x20000018

080051a4 <__libc_init_array>:
 80051a4:	b570      	push	{r4, r5, r6, lr}
 80051a6:	2600      	movs	r6, #0
 80051a8:	4d0c      	ldr	r5, [pc, #48]	; (80051dc <__libc_init_array+0x38>)
 80051aa:	4c0d      	ldr	r4, [pc, #52]	; (80051e0 <__libc_init_array+0x3c>)
 80051ac:	1b64      	subs	r4, r4, r5
 80051ae:	10a4      	asrs	r4, r4, #2
 80051b0:	42a6      	cmp	r6, r4
 80051b2:	d109      	bne.n	80051c8 <__libc_init_array+0x24>
 80051b4:	f002 fd30 	bl	8007c18 <_init>
 80051b8:	2600      	movs	r6, #0
 80051ba:	4d0a      	ldr	r5, [pc, #40]	; (80051e4 <__libc_init_array+0x40>)
 80051bc:	4c0a      	ldr	r4, [pc, #40]	; (80051e8 <__libc_init_array+0x44>)
 80051be:	1b64      	subs	r4, r4, r5
 80051c0:	10a4      	asrs	r4, r4, #2
 80051c2:	42a6      	cmp	r6, r4
 80051c4:	d105      	bne.n	80051d2 <__libc_init_array+0x2e>
 80051c6:	bd70      	pop	{r4, r5, r6, pc}
 80051c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051cc:	4798      	blx	r3
 80051ce:	3601      	adds	r6, #1
 80051d0:	e7ee      	b.n	80051b0 <__libc_init_array+0xc>
 80051d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80051d6:	4798      	blx	r3
 80051d8:	3601      	adds	r6, #1
 80051da:	e7f2      	b.n	80051c2 <__libc_init_array+0x1e>
 80051dc:	080087b4 	.word	0x080087b4
 80051e0:	080087b4 	.word	0x080087b4
 80051e4:	080087b4 	.word	0x080087b4
 80051e8:	080087b8 	.word	0x080087b8

080051ec <memset>:
 80051ec:	4603      	mov	r3, r0
 80051ee:	4402      	add	r2, r0
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d100      	bne.n	80051f6 <memset+0xa>
 80051f4:	4770      	bx	lr
 80051f6:	f803 1b01 	strb.w	r1, [r3], #1
 80051fa:	e7f9      	b.n	80051f0 <memset+0x4>

080051fc <__cvt>:
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005202:	461f      	mov	r7, r3
 8005204:	bfbb      	ittet	lt
 8005206:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800520a:	461f      	movlt	r7, r3
 800520c:	2300      	movge	r3, #0
 800520e:	232d      	movlt	r3, #45	; 0x2d
 8005210:	b088      	sub	sp, #32
 8005212:	4614      	mov	r4, r2
 8005214:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005216:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005218:	7013      	strb	r3, [r2, #0]
 800521a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800521c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005220:	f023 0820 	bic.w	r8, r3, #32
 8005224:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005228:	d005      	beq.n	8005236 <__cvt+0x3a>
 800522a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800522e:	d100      	bne.n	8005232 <__cvt+0x36>
 8005230:	3501      	adds	r5, #1
 8005232:	2302      	movs	r3, #2
 8005234:	e000      	b.n	8005238 <__cvt+0x3c>
 8005236:	2303      	movs	r3, #3
 8005238:	aa07      	add	r2, sp, #28
 800523a:	9204      	str	r2, [sp, #16]
 800523c:	aa06      	add	r2, sp, #24
 800523e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005242:	e9cd 3500 	strd	r3, r5, [sp]
 8005246:	4622      	mov	r2, r4
 8005248:	463b      	mov	r3, r7
 800524a:	f000 fcc5 	bl	8005bd8 <_dtoa_r>
 800524e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005252:	4606      	mov	r6, r0
 8005254:	d102      	bne.n	800525c <__cvt+0x60>
 8005256:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005258:	07db      	lsls	r3, r3, #31
 800525a:	d522      	bpl.n	80052a2 <__cvt+0xa6>
 800525c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005260:	eb06 0905 	add.w	r9, r6, r5
 8005264:	d110      	bne.n	8005288 <__cvt+0x8c>
 8005266:	7833      	ldrb	r3, [r6, #0]
 8005268:	2b30      	cmp	r3, #48	; 0x30
 800526a:	d10a      	bne.n	8005282 <__cvt+0x86>
 800526c:	2200      	movs	r2, #0
 800526e:	2300      	movs	r3, #0
 8005270:	4620      	mov	r0, r4
 8005272:	4639      	mov	r1, r7
 8005274:	f7fb fbf8 	bl	8000a68 <__aeabi_dcmpeq>
 8005278:	b918      	cbnz	r0, 8005282 <__cvt+0x86>
 800527a:	f1c5 0501 	rsb	r5, r5, #1
 800527e:	f8ca 5000 	str.w	r5, [sl]
 8005282:	f8da 3000 	ldr.w	r3, [sl]
 8005286:	4499      	add	r9, r3
 8005288:	2200      	movs	r2, #0
 800528a:	2300      	movs	r3, #0
 800528c:	4620      	mov	r0, r4
 800528e:	4639      	mov	r1, r7
 8005290:	f7fb fbea 	bl	8000a68 <__aeabi_dcmpeq>
 8005294:	b108      	cbz	r0, 800529a <__cvt+0x9e>
 8005296:	f8cd 901c 	str.w	r9, [sp, #28]
 800529a:	2230      	movs	r2, #48	; 0x30
 800529c:	9b07      	ldr	r3, [sp, #28]
 800529e:	454b      	cmp	r3, r9
 80052a0:	d307      	bcc.n	80052b2 <__cvt+0xb6>
 80052a2:	4630      	mov	r0, r6
 80052a4:	9b07      	ldr	r3, [sp, #28]
 80052a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80052a8:	1b9b      	subs	r3, r3, r6
 80052aa:	6013      	str	r3, [r2, #0]
 80052ac:	b008      	add	sp, #32
 80052ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052b2:	1c59      	adds	r1, r3, #1
 80052b4:	9107      	str	r1, [sp, #28]
 80052b6:	701a      	strb	r2, [r3, #0]
 80052b8:	e7f0      	b.n	800529c <__cvt+0xa0>

080052ba <__exponent>:
 80052ba:	4603      	mov	r3, r0
 80052bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052be:	2900      	cmp	r1, #0
 80052c0:	f803 2b02 	strb.w	r2, [r3], #2
 80052c4:	bfb6      	itet	lt
 80052c6:	222d      	movlt	r2, #45	; 0x2d
 80052c8:	222b      	movge	r2, #43	; 0x2b
 80052ca:	4249      	neglt	r1, r1
 80052cc:	2909      	cmp	r1, #9
 80052ce:	7042      	strb	r2, [r0, #1]
 80052d0:	dd2b      	ble.n	800532a <__exponent+0x70>
 80052d2:	f10d 0407 	add.w	r4, sp, #7
 80052d6:	46a4      	mov	ip, r4
 80052d8:	270a      	movs	r7, #10
 80052da:	fb91 f6f7 	sdiv	r6, r1, r7
 80052de:	460a      	mov	r2, r1
 80052e0:	46a6      	mov	lr, r4
 80052e2:	fb07 1516 	mls	r5, r7, r6, r1
 80052e6:	2a63      	cmp	r2, #99	; 0x63
 80052e8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80052ec:	4631      	mov	r1, r6
 80052ee:	f104 34ff 	add.w	r4, r4, #4294967295
 80052f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80052f6:	dcf0      	bgt.n	80052da <__exponent+0x20>
 80052f8:	3130      	adds	r1, #48	; 0x30
 80052fa:	f1ae 0502 	sub.w	r5, lr, #2
 80052fe:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005302:	4629      	mov	r1, r5
 8005304:	1c44      	adds	r4, r0, #1
 8005306:	4561      	cmp	r1, ip
 8005308:	d30a      	bcc.n	8005320 <__exponent+0x66>
 800530a:	f10d 0209 	add.w	r2, sp, #9
 800530e:	eba2 020e 	sub.w	r2, r2, lr
 8005312:	4565      	cmp	r5, ip
 8005314:	bf88      	it	hi
 8005316:	2200      	movhi	r2, #0
 8005318:	4413      	add	r3, r2
 800531a:	1a18      	subs	r0, r3, r0
 800531c:	b003      	add	sp, #12
 800531e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005320:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005324:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005328:	e7ed      	b.n	8005306 <__exponent+0x4c>
 800532a:	2330      	movs	r3, #48	; 0x30
 800532c:	3130      	adds	r1, #48	; 0x30
 800532e:	7083      	strb	r3, [r0, #2]
 8005330:	70c1      	strb	r1, [r0, #3]
 8005332:	1d03      	adds	r3, r0, #4
 8005334:	e7f1      	b.n	800531a <__exponent+0x60>
	...

08005338 <_printf_float>:
 8005338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800533c:	b091      	sub	sp, #68	; 0x44
 800533e:	460c      	mov	r4, r1
 8005340:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005344:	4616      	mov	r6, r2
 8005346:	461f      	mov	r7, r3
 8005348:	4605      	mov	r5, r0
 800534a:	f001 fa33 	bl	80067b4 <_localeconv_r>
 800534e:	6803      	ldr	r3, [r0, #0]
 8005350:	4618      	mov	r0, r3
 8005352:	9309      	str	r3, [sp, #36]	; 0x24
 8005354:	f7fa ff5c 	bl	8000210 <strlen>
 8005358:	2300      	movs	r3, #0
 800535a:	930e      	str	r3, [sp, #56]	; 0x38
 800535c:	f8d8 3000 	ldr.w	r3, [r8]
 8005360:	900a      	str	r0, [sp, #40]	; 0x28
 8005362:	3307      	adds	r3, #7
 8005364:	f023 0307 	bic.w	r3, r3, #7
 8005368:	f103 0208 	add.w	r2, r3, #8
 800536c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005370:	f8d4 b000 	ldr.w	fp, [r4]
 8005374:	f8c8 2000 	str.w	r2, [r8]
 8005378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005380:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005384:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005388:	930b      	str	r3, [sp, #44]	; 0x2c
 800538a:	f04f 32ff 	mov.w	r2, #4294967295
 800538e:	4640      	mov	r0, r8
 8005390:	4b9c      	ldr	r3, [pc, #624]	; (8005604 <_printf_float+0x2cc>)
 8005392:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005394:	f7fb fb9a 	bl	8000acc <__aeabi_dcmpun>
 8005398:	bb70      	cbnz	r0, 80053f8 <_printf_float+0xc0>
 800539a:	f04f 32ff 	mov.w	r2, #4294967295
 800539e:	4640      	mov	r0, r8
 80053a0:	4b98      	ldr	r3, [pc, #608]	; (8005604 <_printf_float+0x2cc>)
 80053a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80053a4:	f7fb fb74 	bl	8000a90 <__aeabi_dcmple>
 80053a8:	bb30      	cbnz	r0, 80053f8 <_printf_float+0xc0>
 80053aa:	2200      	movs	r2, #0
 80053ac:	2300      	movs	r3, #0
 80053ae:	4640      	mov	r0, r8
 80053b0:	4651      	mov	r1, sl
 80053b2:	f7fb fb63 	bl	8000a7c <__aeabi_dcmplt>
 80053b6:	b110      	cbz	r0, 80053be <_printf_float+0x86>
 80053b8:	232d      	movs	r3, #45	; 0x2d
 80053ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053be:	4b92      	ldr	r3, [pc, #584]	; (8005608 <_printf_float+0x2d0>)
 80053c0:	4892      	ldr	r0, [pc, #584]	; (800560c <_printf_float+0x2d4>)
 80053c2:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80053c6:	bf94      	ite	ls
 80053c8:	4698      	movls	r8, r3
 80053ca:	4680      	movhi	r8, r0
 80053cc:	2303      	movs	r3, #3
 80053ce:	f04f 0a00 	mov.w	sl, #0
 80053d2:	6123      	str	r3, [r4, #16]
 80053d4:	f02b 0304 	bic.w	r3, fp, #4
 80053d8:	6023      	str	r3, [r4, #0]
 80053da:	4633      	mov	r3, r6
 80053dc:	4621      	mov	r1, r4
 80053de:	4628      	mov	r0, r5
 80053e0:	9700      	str	r7, [sp, #0]
 80053e2:	aa0f      	add	r2, sp, #60	; 0x3c
 80053e4:	f000 f9d4 	bl	8005790 <_printf_common>
 80053e8:	3001      	adds	r0, #1
 80053ea:	f040 8090 	bne.w	800550e <_printf_float+0x1d6>
 80053ee:	f04f 30ff 	mov.w	r0, #4294967295
 80053f2:	b011      	add	sp, #68	; 0x44
 80053f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053f8:	4642      	mov	r2, r8
 80053fa:	4653      	mov	r3, sl
 80053fc:	4640      	mov	r0, r8
 80053fe:	4651      	mov	r1, sl
 8005400:	f7fb fb64 	bl	8000acc <__aeabi_dcmpun>
 8005404:	b148      	cbz	r0, 800541a <_printf_float+0xe2>
 8005406:	f1ba 0f00 	cmp.w	sl, #0
 800540a:	bfb8      	it	lt
 800540c:	232d      	movlt	r3, #45	; 0x2d
 800540e:	4880      	ldr	r0, [pc, #512]	; (8005610 <_printf_float+0x2d8>)
 8005410:	bfb8      	it	lt
 8005412:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005416:	4b7f      	ldr	r3, [pc, #508]	; (8005614 <_printf_float+0x2dc>)
 8005418:	e7d3      	b.n	80053c2 <_printf_float+0x8a>
 800541a:	6863      	ldr	r3, [r4, #4]
 800541c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	d142      	bne.n	80054aa <_printf_float+0x172>
 8005424:	2306      	movs	r3, #6
 8005426:	6063      	str	r3, [r4, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	9206      	str	r2, [sp, #24]
 800542c:	aa0e      	add	r2, sp, #56	; 0x38
 800542e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005432:	aa0d      	add	r2, sp, #52	; 0x34
 8005434:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005438:	9203      	str	r2, [sp, #12]
 800543a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800543e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	6863      	ldr	r3, [r4, #4]
 8005446:	4642      	mov	r2, r8
 8005448:	9300      	str	r3, [sp, #0]
 800544a:	4628      	mov	r0, r5
 800544c:	4653      	mov	r3, sl
 800544e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005450:	f7ff fed4 	bl	80051fc <__cvt>
 8005454:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005456:	4680      	mov	r8, r0
 8005458:	2947      	cmp	r1, #71	; 0x47
 800545a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800545c:	d108      	bne.n	8005470 <_printf_float+0x138>
 800545e:	1cc8      	adds	r0, r1, #3
 8005460:	db02      	blt.n	8005468 <_printf_float+0x130>
 8005462:	6863      	ldr	r3, [r4, #4]
 8005464:	4299      	cmp	r1, r3
 8005466:	dd40      	ble.n	80054ea <_printf_float+0x1b2>
 8005468:	f1a9 0902 	sub.w	r9, r9, #2
 800546c:	fa5f f989 	uxtb.w	r9, r9
 8005470:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005474:	d81f      	bhi.n	80054b6 <_printf_float+0x17e>
 8005476:	464a      	mov	r2, r9
 8005478:	3901      	subs	r1, #1
 800547a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800547e:	910d      	str	r1, [sp, #52]	; 0x34
 8005480:	f7ff ff1b 	bl	80052ba <__exponent>
 8005484:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005486:	4682      	mov	sl, r0
 8005488:	1813      	adds	r3, r2, r0
 800548a:	2a01      	cmp	r2, #1
 800548c:	6123      	str	r3, [r4, #16]
 800548e:	dc02      	bgt.n	8005496 <_printf_float+0x15e>
 8005490:	6822      	ldr	r2, [r4, #0]
 8005492:	07d2      	lsls	r2, r2, #31
 8005494:	d501      	bpl.n	800549a <_printf_float+0x162>
 8005496:	3301      	adds	r3, #1
 8005498:	6123      	str	r3, [r4, #16]
 800549a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d09b      	beq.n	80053da <_printf_float+0xa2>
 80054a2:	232d      	movs	r3, #45	; 0x2d
 80054a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054a8:	e797      	b.n	80053da <_printf_float+0xa2>
 80054aa:	2947      	cmp	r1, #71	; 0x47
 80054ac:	d1bc      	bne.n	8005428 <_printf_float+0xf0>
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1ba      	bne.n	8005428 <_printf_float+0xf0>
 80054b2:	2301      	movs	r3, #1
 80054b4:	e7b7      	b.n	8005426 <_printf_float+0xee>
 80054b6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80054ba:	d118      	bne.n	80054ee <_printf_float+0x1b6>
 80054bc:	2900      	cmp	r1, #0
 80054be:	6863      	ldr	r3, [r4, #4]
 80054c0:	dd0b      	ble.n	80054da <_printf_float+0x1a2>
 80054c2:	6121      	str	r1, [r4, #16]
 80054c4:	b913      	cbnz	r3, 80054cc <_printf_float+0x194>
 80054c6:	6822      	ldr	r2, [r4, #0]
 80054c8:	07d0      	lsls	r0, r2, #31
 80054ca:	d502      	bpl.n	80054d2 <_printf_float+0x19a>
 80054cc:	3301      	adds	r3, #1
 80054ce:	440b      	add	r3, r1
 80054d0:	6123      	str	r3, [r4, #16]
 80054d2:	f04f 0a00 	mov.w	sl, #0
 80054d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80054d8:	e7df      	b.n	800549a <_printf_float+0x162>
 80054da:	b913      	cbnz	r3, 80054e2 <_printf_float+0x1aa>
 80054dc:	6822      	ldr	r2, [r4, #0]
 80054de:	07d2      	lsls	r2, r2, #31
 80054e0:	d501      	bpl.n	80054e6 <_printf_float+0x1ae>
 80054e2:	3302      	adds	r3, #2
 80054e4:	e7f4      	b.n	80054d0 <_printf_float+0x198>
 80054e6:	2301      	movs	r3, #1
 80054e8:	e7f2      	b.n	80054d0 <_printf_float+0x198>
 80054ea:	f04f 0967 	mov.w	r9, #103	; 0x67
 80054ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054f0:	4299      	cmp	r1, r3
 80054f2:	db05      	blt.n	8005500 <_printf_float+0x1c8>
 80054f4:	6823      	ldr	r3, [r4, #0]
 80054f6:	6121      	str	r1, [r4, #16]
 80054f8:	07d8      	lsls	r0, r3, #31
 80054fa:	d5ea      	bpl.n	80054d2 <_printf_float+0x19a>
 80054fc:	1c4b      	adds	r3, r1, #1
 80054fe:	e7e7      	b.n	80054d0 <_printf_float+0x198>
 8005500:	2900      	cmp	r1, #0
 8005502:	bfcc      	ite	gt
 8005504:	2201      	movgt	r2, #1
 8005506:	f1c1 0202 	rsble	r2, r1, #2
 800550a:	4413      	add	r3, r2
 800550c:	e7e0      	b.n	80054d0 <_printf_float+0x198>
 800550e:	6823      	ldr	r3, [r4, #0]
 8005510:	055a      	lsls	r2, r3, #21
 8005512:	d407      	bmi.n	8005524 <_printf_float+0x1ec>
 8005514:	6923      	ldr	r3, [r4, #16]
 8005516:	4642      	mov	r2, r8
 8005518:	4631      	mov	r1, r6
 800551a:	4628      	mov	r0, r5
 800551c:	47b8      	blx	r7
 800551e:	3001      	adds	r0, #1
 8005520:	d12b      	bne.n	800557a <_printf_float+0x242>
 8005522:	e764      	b.n	80053ee <_printf_float+0xb6>
 8005524:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005528:	f240 80dd 	bls.w	80056e6 <_printf_float+0x3ae>
 800552c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005530:	2200      	movs	r2, #0
 8005532:	2300      	movs	r3, #0
 8005534:	f7fb fa98 	bl	8000a68 <__aeabi_dcmpeq>
 8005538:	2800      	cmp	r0, #0
 800553a:	d033      	beq.n	80055a4 <_printf_float+0x26c>
 800553c:	2301      	movs	r3, #1
 800553e:	4631      	mov	r1, r6
 8005540:	4628      	mov	r0, r5
 8005542:	4a35      	ldr	r2, [pc, #212]	; (8005618 <_printf_float+0x2e0>)
 8005544:	47b8      	blx	r7
 8005546:	3001      	adds	r0, #1
 8005548:	f43f af51 	beq.w	80053ee <_printf_float+0xb6>
 800554c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005550:	429a      	cmp	r2, r3
 8005552:	db02      	blt.n	800555a <_printf_float+0x222>
 8005554:	6823      	ldr	r3, [r4, #0]
 8005556:	07d8      	lsls	r0, r3, #31
 8005558:	d50f      	bpl.n	800557a <_printf_float+0x242>
 800555a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800555e:	4631      	mov	r1, r6
 8005560:	4628      	mov	r0, r5
 8005562:	47b8      	blx	r7
 8005564:	3001      	adds	r0, #1
 8005566:	f43f af42 	beq.w	80053ee <_printf_float+0xb6>
 800556a:	f04f 0800 	mov.w	r8, #0
 800556e:	f104 091a 	add.w	r9, r4, #26
 8005572:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005574:	3b01      	subs	r3, #1
 8005576:	4543      	cmp	r3, r8
 8005578:	dc09      	bgt.n	800558e <_printf_float+0x256>
 800557a:	6823      	ldr	r3, [r4, #0]
 800557c:	079b      	lsls	r3, r3, #30
 800557e:	f100 8102 	bmi.w	8005786 <_printf_float+0x44e>
 8005582:	68e0      	ldr	r0, [r4, #12]
 8005584:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005586:	4298      	cmp	r0, r3
 8005588:	bfb8      	it	lt
 800558a:	4618      	movlt	r0, r3
 800558c:	e731      	b.n	80053f2 <_printf_float+0xba>
 800558e:	2301      	movs	r3, #1
 8005590:	464a      	mov	r2, r9
 8005592:	4631      	mov	r1, r6
 8005594:	4628      	mov	r0, r5
 8005596:	47b8      	blx	r7
 8005598:	3001      	adds	r0, #1
 800559a:	f43f af28 	beq.w	80053ee <_printf_float+0xb6>
 800559e:	f108 0801 	add.w	r8, r8, #1
 80055a2:	e7e6      	b.n	8005572 <_printf_float+0x23a>
 80055a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	dc38      	bgt.n	800561c <_printf_float+0x2e4>
 80055aa:	2301      	movs	r3, #1
 80055ac:	4631      	mov	r1, r6
 80055ae:	4628      	mov	r0, r5
 80055b0:	4a19      	ldr	r2, [pc, #100]	; (8005618 <_printf_float+0x2e0>)
 80055b2:	47b8      	blx	r7
 80055b4:	3001      	adds	r0, #1
 80055b6:	f43f af1a 	beq.w	80053ee <_printf_float+0xb6>
 80055ba:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80055be:	4313      	orrs	r3, r2
 80055c0:	d102      	bne.n	80055c8 <_printf_float+0x290>
 80055c2:	6823      	ldr	r3, [r4, #0]
 80055c4:	07d9      	lsls	r1, r3, #31
 80055c6:	d5d8      	bpl.n	800557a <_printf_float+0x242>
 80055c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055cc:	4631      	mov	r1, r6
 80055ce:	4628      	mov	r0, r5
 80055d0:	47b8      	blx	r7
 80055d2:	3001      	adds	r0, #1
 80055d4:	f43f af0b 	beq.w	80053ee <_printf_float+0xb6>
 80055d8:	f04f 0900 	mov.w	r9, #0
 80055dc:	f104 0a1a 	add.w	sl, r4, #26
 80055e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055e2:	425b      	negs	r3, r3
 80055e4:	454b      	cmp	r3, r9
 80055e6:	dc01      	bgt.n	80055ec <_printf_float+0x2b4>
 80055e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055ea:	e794      	b.n	8005516 <_printf_float+0x1de>
 80055ec:	2301      	movs	r3, #1
 80055ee:	4652      	mov	r2, sl
 80055f0:	4631      	mov	r1, r6
 80055f2:	4628      	mov	r0, r5
 80055f4:	47b8      	blx	r7
 80055f6:	3001      	adds	r0, #1
 80055f8:	f43f aef9 	beq.w	80053ee <_printf_float+0xb6>
 80055fc:	f109 0901 	add.w	r9, r9, #1
 8005600:	e7ee      	b.n	80055e0 <_printf_float+0x2a8>
 8005602:	bf00      	nop
 8005604:	7fefffff 	.word	0x7fefffff
 8005608:	080083dc 	.word	0x080083dc
 800560c:	080083e0 	.word	0x080083e0
 8005610:	080083e8 	.word	0x080083e8
 8005614:	080083e4 	.word	0x080083e4
 8005618:	080083ec 	.word	0x080083ec
 800561c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800561e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005620:	429a      	cmp	r2, r3
 8005622:	bfa8      	it	ge
 8005624:	461a      	movge	r2, r3
 8005626:	2a00      	cmp	r2, #0
 8005628:	4691      	mov	r9, r2
 800562a:	dc37      	bgt.n	800569c <_printf_float+0x364>
 800562c:	f04f 0b00 	mov.w	fp, #0
 8005630:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005634:	f104 021a 	add.w	r2, r4, #26
 8005638:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800563c:	ebaa 0309 	sub.w	r3, sl, r9
 8005640:	455b      	cmp	r3, fp
 8005642:	dc33      	bgt.n	80056ac <_printf_float+0x374>
 8005644:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005648:	429a      	cmp	r2, r3
 800564a:	db3b      	blt.n	80056c4 <_printf_float+0x38c>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	07da      	lsls	r2, r3, #31
 8005650:	d438      	bmi.n	80056c4 <_printf_float+0x38c>
 8005652:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005654:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005656:	eba3 020a 	sub.w	r2, r3, sl
 800565a:	eba3 0901 	sub.w	r9, r3, r1
 800565e:	4591      	cmp	r9, r2
 8005660:	bfa8      	it	ge
 8005662:	4691      	movge	r9, r2
 8005664:	f1b9 0f00 	cmp.w	r9, #0
 8005668:	dc34      	bgt.n	80056d4 <_printf_float+0x39c>
 800566a:	f04f 0800 	mov.w	r8, #0
 800566e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005672:	f104 0a1a 	add.w	sl, r4, #26
 8005676:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800567a:	1a9b      	subs	r3, r3, r2
 800567c:	eba3 0309 	sub.w	r3, r3, r9
 8005680:	4543      	cmp	r3, r8
 8005682:	f77f af7a 	ble.w	800557a <_printf_float+0x242>
 8005686:	2301      	movs	r3, #1
 8005688:	4652      	mov	r2, sl
 800568a:	4631      	mov	r1, r6
 800568c:	4628      	mov	r0, r5
 800568e:	47b8      	blx	r7
 8005690:	3001      	adds	r0, #1
 8005692:	f43f aeac 	beq.w	80053ee <_printf_float+0xb6>
 8005696:	f108 0801 	add.w	r8, r8, #1
 800569a:	e7ec      	b.n	8005676 <_printf_float+0x33e>
 800569c:	4613      	mov	r3, r2
 800569e:	4631      	mov	r1, r6
 80056a0:	4642      	mov	r2, r8
 80056a2:	4628      	mov	r0, r5
 80056a4:	47b8      	blx	r7
 80056a6:	3001      	adds	r0, #1
 80056a8:	d1c0      	bne.n	800562c <_printf_float+0x2f4>
 80056aa:	e6a0      	b.n	80053ee <_printf_float+0xb6>
 80056ac:	2301      	movs	r3, #1
 80056ae:	4631      	mov	r1, r6
 80056b0:	4628      	mov	r0, r5
 80056b2:	920b      	str	r2, [sp, #44]	; 0x2c
 80056b4:	47b8      	blx	r7
 80056b6:	3001      	adds	r0, #1
 80056b8:	f43f ae99 	beq.w	80053ee <_printf_float+0xb6>
 80056bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80056be:	f10b 0b01 	add.w	fp, fp, #1
 80056c2:	e7b9      	b.n	8005638 <_printf_float+0x300>
 80056c4:	4631      	mov	r1, r6
 80056c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80056ca:	4628      	mov	r0, r5
 80056cc:	47b8      	blx	r7
 80056ce:	3001      	adds	r0, #1
 80056d0:	d1bf      	bne.n	8005652 <_printf_float+0x31a>
 80056d2:	e68c      	b.n	80053ee <_printf_float+0xb6>
 80056d4:	464b      	mov	r3, r9
 80056d6:	4631      	mov	r1, r6
 80056d8:	4628      	mov	r0, r5
 80056da:	eb08 020a 	add.w	r2, r8, sl
 80056de:	47b8      	blx	r7
 80056e0:	3001      	adds	r0, #1
 80056e2:	d1c2      	bne.n	800566a <_printf_float+0x332>
 80056e4:	e683      	b.n	80053ee <_printf_float+0xb6>
 80056e6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056e8:	2a01      	cmp	r2, #1
 80056ea:	dc01      	bgt.n	80056f0 <_printf_float+0x3b8>
 80056ec:	07db      	lsls	r3, r3, #31
 80056ee:	d537      	bpl.n	8005760 <_printf_float+0x428>
 80056f0:	2301      	movs	r3, #1
 80056f2:	4642      	mov	r2, r8
 80056f4:	4631      	mov	r1, r6
 80056f6:	4628      	mov	r0, r5
 80056f8:	47b8      	blx	r7
 80056fa:	3001      	adds	r0, #1
 80056fc:	f43f ae77 	beq.w	80053ee <_printf_float+0xb6>
 8005700:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005704:	4631      	mov	r1, r6
 8005706:	4628      	mov	r0, r5
 8005708:	47b8      	blx	r7
 800570a:	3001      	adds	r0, #1
 800570c:	f43f ae6f 	beq.w	80053ee <_printf_float+0xb6>
 8005710:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005714:	2200      	movs	r2, #0
 8005716:	2300      	movs	r3, #0
 8005718:	f7fb f9a6 	bl	8000a68 <__aeabi_dcmpeq>
 800571c:	b9d8      	cbnz	r0, 8005756 <_printf_float+0x41e>
 800571e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005720:	f108 0201 	add.w	r2, r8, #1
 8005724:	3b01      	subs	r3, #1
 8005726:	4631      	mov	r1, r6
 8005728:	4628      	mov	r0, r5
 800572a:	47b8      	blx	r7
 800572c:	3001      	adds	r0, #1
 800572e:	d10e      	bne.n	800574e <_printf_float+0x416>
 8005730:	e65d      	b.n	80053ee <_printf_float+0xb6>
 8005732:	2301      	movs	r3, #1
 8005734:	464a      	mov	r2, r9
 8005736:	4631      	mov	r1, r6
 8005738:	4628      	mov	r0, r5
 800573a:	47b8      	blx	r7
 800573c:	3001      	adds	r0, #1
 800573e:	f43f ae56 	beq.w	80053ee <_printf_float+0xb6>
 8005742:	f108 0801 	add.w	r8, r8, #1
 8005746:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005748:	3b01      	subs	r3, #1
 800574a:	4543      	cmp	r3, r8
 800574c:	dcf1      	bgt.n	8005732 <_printf_float+0x3fa>
 800574e:	4653      	mov	r3, sl
 8005750:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005754:	e6e0      	b.n	8005518 <_printf_float+0x1e0>
 8005756:	f04f 0800 	mov.w	r8, #0
 800575a:	f104 091a 	add.w	r9, r4, #26
 800575e:	e7f2      	b.n	8005746 <_printf_float+0x40e>
 8005760:	2301      	movs	r3, #1
 8005762:	4642      	mov	r2, r8
 8005764:	e7df      	b.n	8005726 <_printf_float+0x3ee>
 8005766:	2301      	movs	r3, #1
 8005768:	464a      	mov	r2, r9
 800576a:	4631      	mov	r1, r6
 800576c:	4628      	mov	r0, r5
 800576e:	47b8      	blx	r7
 8005770:	3001      	adds	r0, #1
 8005772:	f43f ae3c 	beq.w	80053ee <_printf_float+0xb6>
 8005776:	f108 0801 	add.w	r8, r8, #1
 800577a:	68e3      	ldr	r3, [r4, #12]
 800577c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800577e:	1a5b      	subs	r3, r3, r1
 8005780:	4543      	cmp	r3, r8
 8005782:	dcf0      	bgt.n	8005766 <_printf_float+0x42e>
 8005784:	e6fd      	b.n	8005582 <_printf_float+0x24a>
 8005786:	f04f 0800 	mov.w	r8, #0
 800578a:	f104 0919 	add.w	r9, r4, #25
 800578e:	e7f4      	b.n	800577a <_printf_float+0x442>

08005790 <_printf_common>:
 8005790:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005794:	4616      	mov	r6, r2
 8005796:	4699      	mov	r9, r3
 8005798:	688a      	ldr	r2, [r1, #8]
 800579a:	690b      	ldr	r3, [r1, #16]
 800579c:	4607      	mov	r7, r0
 800579e:	4293      	cmp	r3, r2
 80057a0:	bfb8      	it	lt
 80057a2:	4613      	movlt	r3, r2
 80057a4:	6033      	str	r3, [r6, #0]
 80057a6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057aa:	460c      	mov	r4, r1
 80057ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057b0:	b10a      	cbz	r2, 80057b6 <_printf_common+0x26>
 80057b2:	3301      	adds	r3, #1
 80057b4:	6033      	str	r3, [r6, #0]
 80057b6:	6823      	ldr	r3, [r4, #0]
 80057b8:	0699      	lsls	r1, r3, #26
 80057ba:	bf42      	ittt	mi
 80057bc:	6833      	ldrmi	r3, [r6, #0]
 80057be:	3302      	addmi	r3, #2
 80057c0:	6033      	strmi	r3, [r6, #0]
 80057c2:	6825      	ldr	r5, [r4, #0]
 80057c4:	f015 0506 	ands.w	r5, r5, #6
 80057c8:	d106      	bne.n	80057d8 <_printf_common+0x48>
 80057ca:	f104 0a19 	add.w	sl, r4, #25
 80057ce:	68e3      	ldr	r3, [r4, #12]
 80057d0:	6832      	ldr	r2, [r6, #0]
 80057d2:	1a9b      	subs	r3, r3, r2
 80057d4:	42ab      	cmp	r3, r5
 80057d6:	dc28      	bgt.n	800582a <_printf_common+0x9a>
 80057d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057dc:	1e13      	subs	r3, r2, #0
 80057de:	6822      	ldr	r2, [r4, #0]
 80057e0:	bf18      	it	ne
 80057e2:	2301      	movne	r3, #1
 80057e4:	0692      	lsls	r2, r2, #26
 80057e6:	d42d      	bmi.n	8005844 <_printf_common+0xb4>
 80057e8:	4649      	mov	r1, r9
 80057ea:	4638      	mov	r0, r7
 80057ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057f0:	47c0      	blx	r8
 80057f2:	3001      	adds	r0, #1
 80057f4:	d020      	beq.n	8005838 <_printf_common+0xa8>
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	68e5      	ldr	r5, [r4, #12]
 80057fa:	f003 0306 	and.w	r3, r3, #6
 80057fe:	2b04      	cmp	r3, #4
 8005800:	bf18      	it	ne
 8005802:	2500      	movne	r5, #0
 8005804:	6832      	ldr	r2, [r6, #0]
 8005806:	f04f 0600 	mov.w	r6, #0
 800580a:	68a3      	ldr	r3, [r4, #8]
 800580c:	bf08      	it	eq
 800580e:	1aad      	subeq	r5, r5, r2
 8005810:	6922      	ldr	r2, [r4, #16]
 8005812:	bf08      	it	eq
 8005814:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005818:	4293      	cmp	r3, r2
 800581a:	bfc4      	itt	gt
 800581c:	1a9b      	subgt	r3, r3, r2
 800581e:	18ed      	addgt	r5, r5, r3
 8005820:	341a      	adds	r4, #26
 8005822:	42b5      	cmp	r5, r6
 8005824:	d11a      	bne.n	800585c <_printf_common+0xcc>
 8005826:	2000      	movs	r0, #0
 8005828:	e008      	b.n	800583c <_printf_common+0xac>
 800582a:	2301      	movs	r3, #1
 800582c:	4652      	mov	r2, sl
 800582e:	4649      	mov	r1, r9
 8005830:	4638      	mov	r0, r7
 8005832:	47c0      	blx	r8
 8005834:	3001      	adds	r0, #1
 8005836:	d103      	bne.n	8005840 <_printf_common+0xb0>
 8005838:	f04f 30ff 	mov.w	r0, #4294967295
 800583c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005840:	3501      	adds	r5, #1
 8005842:	e7c4      	b.n	80057ce <_printf_common+0x3e>
 8005844:	2030      	movs	r0, #48	; 0x30
 8005846:	18e1      	adds	r1, r4, r3
 8005848:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800584c:	1c5a      	adds	r2, r3, #1
 800584e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005852:	4422      	add	r2, r4
 8005854:	3302      	adds	r3, #2
 8005856:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800585a:	e7c5      	b.n	80057e8 <_printf_common+0x58>
 800585c:	2301      	movs	r3, #1
 800585e:	4622      	mov	r2, r4
 8005860:	4649      	mov	r1, r9
 8005862:	4638      	mov	r0, r7
 8005864:	47c0      	blx	r8
 8005866:	3001      	adds	r0, #1
 8005868:	d0e6      	beq.n	8005838 <_printf_common+0xa8>
 800586a:	3601      	adds	r6, #1
 800586c:	e7d9      	b.n	8005822 <_printf_common+0x92>
	...

08005870 <_printf_i>:
 8005870:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005874:	7e0f      	ldrb	r7, [r1, #24]
 8005876:	4691      	mov	r9, r2
 8005878:	2f78      	cmp	r7, #120	; 0x78
 800587a:	4680      	mov	r8, r0
 800587c:	460c      	mov	r4, r1
 800587e:	469a      	mov	sl, r3
 8005880:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005882:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005886:	d807      	bhi.n	8005898 <_printf_i+0x28>
 8005888:	2f62      	cmp	r7, #98	; 0x62
 800588a:	d80a      	bhi.n	80058a2 <_printf_i+0x32>
 800588c:	2f00      	cmp	r7, #0
 800588e:	f000 80d9 	beq.w	8005a44 <_printf_i+0x1d4>
 8005892:	2f58      	cmp	r7, #88	; 0x58
 8005894:	f000 80a4 	beq.w	80059e0 <_printf_i+0x170>
 8005898:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800589c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058a0:	e03a      	b.n	8005918 <_printf_i+0xa8>
 80058a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058a6:	2b15      	cmp	r3, #21
 80058a8:	d8f6      	bhi.n	8005898 <_printf_i+0x28>
 80058aa:	a101      	add	r1, pc, #4	; (adr r1, 80058b0 <_printf_i+0x40>)
 80058ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058b0:	08005909 	.word	0x08005909
 80058b4:	0800591d 	.word	0x0800591d
 80058b8:	08005899 	.word	0x08005899
 80058bc:	08005899 	.word	0x08005899
 80058c0:	08005899 	.word	0x08005899
 80058c4:	08005899 	.word	0x08005899
 80058c8:	0800591d 	.word	0x0800591d
 80058cc:	08005899 	.word	0x08005899
 80058d0:	08005899 	.word	0x08005899
 80058d4:	08005899 	.word	0x08005899
 80058d8:	08005899 	.word	0x08005899
 80058dc:	08005a2b 	.word	0x08005a2b
 80058e0:	0800594d 	.word	0x0800594d
 80058e4:	08005a0d 	.word	0x08005a0d
 80058e8:	08005899 	.word	0x08005899
 80058ec:	08005899 	.word	0x08005899
 80058f0:	08005a4d 	.word	0x08005a4d
 80058f4:	08005899 	.word	0x08005899
 80058f8:	0800594d 	.word	0x0800594d
 80058fc:	08005899 	.word	0x08005899
 8005900:	08005899 	.word	0x08005899
 8005904:	08005a15 	.word	0x08005a15
 8005908:	682b      	ldr	r3, [r5, #0]
 800590a:	1d1a      	adds	r2, r3, #4
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	602a      	str	r2, [r5, #0]
 8005910:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005914:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005918:	2301      	movs	r3, #1
 800591a:	e0a4      	b.n	8005a66 <_printf_i+0x1f6>
 800591c:	6820      	ldr	r0, [r4, #0]
 800591e:	6829      	ldr	r1, [r5, #0]
 8005920:	0606      	lsls	r6, r0, #24
 8005922:	f101 0304 	add.w	r3, r1, #4
 8005926:	d50a      	bpl.n	800593e <_printf_i+0xce>
 8005928:	680e      	ldr	r6, [r1, #0]
 800592a:	602b      	str	r3, [r5, #0]
 800592c:	2e00      	cmp	r6, #0
 800592e:	da03      	bge.n	8005938 <_printf_i+0xc8>
 8005930:	232d      	movs	r3, #45	; 0x2d
 8005932:	4276      	negs	r6, r6
 8005934:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005938:	230a      	movs	r3, #10
 800593a:	485e      	ldr	r0, [pc, #376]	; (8005ab4 <_printf_i+0x244>)
 800593c:	e019      	b.n	8005972 <_printf_i+0x102>
 800593e:	680e      	ldr	r6, [r1, #0]
 8005940:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005944:	602b      	str	r3, [r5, #0]
 8005946:	bf18      	it	ne
 8005948:	b236      	sxthne	r6, r6
 800594a:	e7ef      	b.n	800592c <_printf_i+0xbc>
 800594c:	682b      	ldr	r3, [r5, #0]
 800594e:	6820      	ldr	r0, [r4, #0]
 8005950:	1d19      	adds	r1, r3, #4
 8005952:	6029      	str	r1, [r5, #0]
 8005954:	0601      	lsls	r1, r0, #24
 8005956:	d501      	bpl.n	800595c <_printf_i+0xec>
 8005958:	681e      	ldr	r6, [r3, #0]
 800595a:	e002      	b.n	8005962 <_printf_i+0xf2>
 800595c:	0646      	lsls	r6, r0, #25
 800595e:	d5fb      	bpl.n	8005958 <_printf_i+0xe8>
 8005960:	881e      	ldrh	r6, [r3, #0]
 8005962:	2f6f      	cmp	r7, #111	; 0x6f
 8005964:	bf0c      	ite	eq
 8005966:	2308      	moveq	r3, #8
 8005968:	230a      	movne	r3, #10
 800596a:	4852      	ldr	r0, [pc, #328]	; (8005ab4 <_printf_i+0x244>)
 800596c:	2100      	movs	r1, #0
 800596e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005972:	6865      	ldr	r5, [r4, #4]
 8005974:	2d00      	cmp	r5, #0
 8005976:	bfa8      	it	ge
 8005978:	6821      	ldrge	r1, [r4, #0]
 800597a:	60a5      	str	r5, [r4, #8]
 800597c:	bfa4      	itt	ge
 800597e:	f021 0104 	bicge.w	r1, r1, #4
 8005982:	6021      	strge	r1, [r4, #0]
 8005984:	b90e      	cbnz	r6, 800598a <_printf_i+0x11a>
 8005986:	2d00      	cmp	r5, #0
 8005988:	d04d      	beq.n	8005a26 <_printf_i+0x1b6>
 800598a:	4615      	mov	r5, r2
 800598c:	fbb6 f1f3 	udiv	r1, r6, r3
 8005990:	fb03 6711 	mls	r7, r3, r1, r6
 8005994:	5dc7      	ldrb	r7, [r0, r7]
 8005996:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800599a:	4637      	mov	r7, r6
 800599c:	42bb      	cmp	r3, r7
 800599e:	460e      	mov	r6, r1
 80059a0:	d9f4      	bls.n	800598c <_printf_i+0x11c>
 80059a2:	2b08      	cmp	r3, #8
 80059a4:	d10b      	bne.n	80059be <_printf_i+0x14e>
 80059a6:	6823      	ldr	r3, [r4, #0]
 80059a8:	07de      	lsls	r6, r3, #31
 80059aa:	d508      	bpl.n	80059be <_printf_i+0x14e>
 80059ac:	6923      	ldr	r3, [r4, #16]
 80059ae:	6861      	ldr	r1, [r4, #4]
 80059b0:	4299      	cmp	r1, r3
 80059b2:	bfde      	ittt	le
 80059b4:	2330      	movle	r3, #48	; 0x30
 80059b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059ba:	f105 35ff 	addle.w	r5, r5, #4294967295
 80059be:	1b52      	subs	r2, r2, r5
 80059c0:	6122      	str	r2, [r4, #16]
 80059c2:	464b      	mov	r3, r9
 80059c4:	4621      	mov	r1, r4
 80059c6:	4640      	mov	r0, r8
 80059c8:	f8cd a000 	str.w	sl, [sp]
 80059cc:	aa03      	add	r2, sp, #12
 80059ce:	f7ff fedf 	bl	8005790 <_printf_common>
 80059d2:	3001      	adds	r0, #1
 80059d4:	d14c      	bne.n	8005a70 <_printf_i+0x200>
 80059d6:	f04f 30ff 	mov.w	r0, #4294967295
 80059da:	b004      	add	sp, #16
 80059dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e0:	4834      	ldr	r0, [pc, #208]	; (8005ab4 <_printf_i+0x244>)
 80059e2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80059e6:	6829      	ldr	r1, [r5, #0]
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	f851 6b04 	ldr.w	r6, [r1], #4
 80059ee:	6029      	str	r1, [r5, #0]
 80059f0:	061d      	lsls	r5, r3, #24
 80059f2:	d514      	bpl.n	8005a1e <_printf_i+0x1ae>
 80059f4:	07df      	lsls	r7, r3, #31
 80059f6:	bf44      	itt	mi
 80059f8:	f043 0320 	orrmi.w	r3, r3, #32
 80059fc:	6023      	strmi	r3, [r4, #0]
 80059fe:	b91e      	cbnz	r6, 8005a08 <_printf_i+0x198>
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	f023 0320 	bic.w	r3, r3, #32
 8005a06:	6023      	str	r3, [r4, #0]
 8005a08:	2310      	movs	r3, #16
 8005a0a:	e7af      	b.n	800596c <_printf_i+0xfc>
 8005a0c:	6823      	ldr	r3, [r4, #0]
 8005a0e:	f043 0320 	orr.w	r3, r3, #32
 8005a12:	6023      	str	r3, [r4, #0]
 8005a14:	2378      	movs	r3, #120	; 0x78
 8005a16:	4828      	ldr	r0, [pc, #160]	; (8005ab8 <_printf_i+0x248>)
 8005a18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a1c:	e7e3      	b.n	80059e6 <_printf_i+0x176>
 8005a1e:	0659      	lsls	r1, r3, #25
 8005a20:	bf48      	it	mi
 8005a22:	b2b6      	uxthmi	r6, r6
 8005a24:	e7e6      	b.n	80059f4 <_printf_i+0x184>
 8005a26:	4615      	mov	r5, r2
 8005a28:	e7bb      	b.n	80059a2 <_printf_i+0x132>
 8005a2a:	682b      	ldr	r3, [r5, #0]
 8005a2c:	6826      	ldr	r6, [r4, #0]
 8005a2e:	1d18      	adds	r0, r3, #4
 8005a30:	6961      	ldr	r1, [r4, #20]
 8005a32:	6028      	str	r0, [r5, #0]
 8005a34:	0635      	lsls	r5, r6, #24
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	d501      	bpl.n	8005a3e <_printf_i+0x1ce>
 8005a3a:	6019      	str	r1, [r3, #0]
 8005a3c:	e002      	b.n	8005a44 <_printf_i+0x1d4>
 8005a3e:	0670      	lsls	r0, r6, #25
 8005a40:	d5fb      	bpl.n	8005a3a <_printf_i+0x1ca>
 8005a42:	8019      	strh	r1, [r3, #0]
 8005a44:	2300      	movs	r3, #0
 8005a46:	4615      	mov	r5, r2
 8005a48:	6123      	str	r3, [r4, #16]
 8005a4a:	e7ba      	b.n	80059c2 <_printf_i+0x152>
 8005a4c:	682b      	ldr	r3, [r5, #0]
 8005a4e:	2100      	movs	r1, #0
 8005a50:	1d1a      	adds	r2, r3, #4
 8005a52:	602a      	str	r2, [r5, #0]
 8005a54:	681d      	ldr	r5, [r3, #0]
 8005a56:	6862      	ldr	r2, [r4, #4]
 8005a58:	4628      	mov	r0, r5
 8005a5a:	f000 feb7 	bl	80067cc <memchr>
 8005a5e:	b108      	cbz	r0, 8005a64 <_printf_i+0x1f4>
 8005a60:	1b40      	subs	r0, r0, r5
 8005a62:	6060      	str	r0, [r4, #4]
 8005a64:	6863      	ldr	r3, [r4, #4]
 8005a66:	6123      	str	r3, [r4, #16]
 8005a68:	2300      	movs	r3, #0
 8005a6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a6e:	e7a8      	b.n	80059c2 <_printf_i+0x152>
 8005a70:	462a      	mov	r2, r5
 8005a72:	4649      	mov	r1, r9
 8005a74:	4640      	mov	r0, r8
 8005a76:	6923      	ldr	r3, [r4, #16]
 8005a78:	47d0      	blx	sl
 8005a7a:	3001      	adds	r0, #1
 8005a7c:	d0ab      	beq.n	80059d6 <_printf_i+0x166>
 8005a7e:	6823      	ldr	r3, [r4, #0]
 8005a80:	079b      	lsls	r3, r3, #30
 8005a82:	d413      	bmi.n	8005aac <_printf_i+0x23c>
 8005a84:	68e0      	ldr	r0, [r4, #12]
 8005a86:	9b03      	ldr	r3, [sp, #12]
 8005a88:	4298      	cmp	r0, r3
 8005a8a:	bfb8      	it	lt
 8005a8c:	4618      	movlt	r0, r3
 8005a8e:	e7a4      	b.n	80059da <_printf_i+0x16a>
 8005a90:	2301      	movs	r3, #1
 8005a92:	4632      	mov	r2, r6
 8005a94:	4649      	mov	r1, r9
 8005a96:	4640      	mov	r0, r8
 8005a98:	47d0      	blx	sl
 8005a9a:	3001      	adds	r0, #1
 8005a9c:	d09b      	beq.n	80059d6 <_printf_i+0x166>
 8005a9e:	3501      	adds	r5, #1
 8005aa0:	68e3      	ldr	r3, [r4, #12]
 8005aa2:	9903      	ldr	r1, [sp, #12]
 8005aa4:	1a5b      	subs	r3, r3, r1
 8005aa6:	42ab      	cmp	r3, r5
 8005aa8:	dcf2      	bgt.n	8005a90 <_printf_i+0x220>
 8005aaa:	e7eb      	b.n	8005a84 <_printf_i+0x214>
 8005aac:	2500      	movs	r5, #0
 8005aae:	f104 0619 	add.w	r6, r4, #25
 8005ab2:	e7f5      	b.n	8005aa0 <_printf_i+0x230>
 8005ab4:	080083ee 	.word	0x080083ee
 8005ab8:	080083ff 	.word	0x080083ff

08005abc <quorem>:
 8005abc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ac0:	6903      	ldr	r3, [r0, #16]
 8005ac2:	690c      	ldr	r4, [r1, #16]
 8005ac4:	4607      	mov	r7, r0
 8005ac6:	42a3      	cmp	r3, r4
 8005ac8:	f2c0 8082 	blt.w	8005bd0 <quorem+0x114>
 8005acc:	3c01      	subs	r4, #1
 8005ace:	f100 0514 	add.w	r5, r0, #20
 8005ad2:	f101 0814 	add.w	r8, r1, #20
 8005ad6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ada:	9301      	str	r3, [sp, #4]
 8005adc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ae0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ae4:	3301      	adds	r3, #1
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005aec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005af0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005af4:	d331      	bcc.n	8005b5a <quorem+0x9e>
 8005af6:	f04f 0e00 	mov.w	lr, #0
 8005afa:	4640      	mov	r0, r8
 8005afc:	46ac      	mov	ip, r5
 8005afe:	46f2      	mov	sl, lr
 8005b00:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b04:	b293      	uxth	r3, r2
 8005b06:	fb06 e303 	mla	r3, r6, r3, lr
 8005b0a:	0c12      	lsrs	r2, r2, #16
 8005b0c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005b10:	b29b      	uxth	r3, r3
 8005b12:	fb06 e202 	mla	r2, r6, r2, lr
 8005b16:	ebaa 0303 	sub.w	r3, sl, r3
 8005b1a:	f8dc a000 	ldr.w	sl, [ip]
 8005b1e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b22:	fa1f fa8a 	uxth.w	sl, sl
 8005b26:	4453      	add	r3, sl
 8005b28:	f8dc a000 	ldr.w	sl, [ip]
 8005b2c:	b292      	uxth	r2, r2
 8005b2e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005b32:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b36:	b29b      	uxth	r3, r3
 8005b38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b3c:	4581      	cmp	r9, r0
 8005b3e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005b42:	f84c 3b04 	str.w	r3, [ip], #4
 8005b46:	d2db      	bcs.n	8005b00 <quorem+0x44>
 8005b48:	f855 300b 	ldr.w	r3, [r5, fp]
 8005b4c:	b92b      	cbnz	r3, 8005b5a <quorem+0x9e>
 8005b4e:	9b01      	ldr	r3, [sp, #4]
 8005b50:	3b04      	subs	r3, #4
 8005b52:	429d      	cmp	r5, r3
 8005b54:	461a      	mov	r2, r3
 8005b56:	d32f      	bcc.n	8005bb8 <quorem+0xfc>
 8005b58:	613c      	str	r4, [r7, #16]
 8005b5a:	4638      	mov	r0, r7
 8005b5c:	f001 f8d0 	bl	8006d00 <__mcmp>
 8005b60:	2800      	cmp	r0, #0
 8005b62:	db25      	blt.n	8005bb0 <quorem+0xf4>
 8005b64:	4628      	mov	r0, r5
 8005b66:	f04f 0c00 	mov.w	ip, #0
 8005b6a:	3601      	adds	r6, #1
 8005b6c:	f858 1b04 	ldr.w	r1, [r8], #4
 8005b70:	f8d0 e000 	ldr.w	lr, [r0]
 8005b74:	b28b      	uxth	r3, r1
 8005b76:	ebac 0303 	sub.w	r3, ip, r3
 8005b7a:	fa1f f28e 	uxth.w	r2, lr
 8005b7e:	4413      	add	r3, r2
 8005b80:	0c0a      	lsrs	r2, r1, #16
 8005b82:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005b86:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b90:	45c1      	cmp	r9, r8
 8005b92:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005b96:	f840 3b04 	str.w	r3, [r0], #4
 8005b9a:	d2e7      	bcs.n	8005b6c <quorem+0xb0>
 8005b9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ba0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ba4:	b922      	cbnz	r2, 8005bb0 <quorem+0xf4>
 8005ba6:	3b04      	subs	r3, #4
 8005ba8:	429d      	cmp	r5, r3
 8005baa:	461a      	mov	r2, r3
 8005bac:	d30a      	bcc.n	8005bc4 <quorem+0x108>
 8005bae:	613c      	str	r4, [r7, #16]
 8005bb0:	4630      	mov	r0, r6
 8005bb2:	b003      	add	sp, #12
 8005bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bb8:	6812      	ldr	r2, [r2, #0]
 8005bba:	3b04      	subs	r3, #4
 8005bbc:	2a00      	cmp	r2, #0
 8005bbe:	d1cb      	bne.n	8005b58 <quorem+0x9c>
 8005bc0:	3c01      	subs	r4, #1
 8005bc2:	e7c6      	b.n	8005b52 <quorem+0x96>
 8005bc4:	6812      	ldr	r2, [r2, #0]
 8005bc6:	3b04      	subs	r3, #4
 8005bc8:	2a00      	cmp	r2, #0
 8005bca:	d1f0      	bne.n	8005bae <quorem+0xf2>
 8005bcc:	3c01      	subs	r4, #1
 8005bce:	e7eb      	b.n	8005ba8 <quorem+0xec>
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	e7ee      	b.n	8005bb2 <quorem+0xf6>
 8005bd4:	0000      	movs	r0, r0
	...

08005bd8 <_dtoa_r>:
 8005bd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bdc:	4616      	mov	r6, r2
 8005bde:	461f      	mov	r7, r3
 8005be0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005be2:	b099      	sub	sp, #100	; 0x64
 8005be4:	4605      	mov	r5, r0
 8005be6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005bea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005bee:	b974      	cbnz	r4, 8005c0e <_dtoa_r+0x36>
 8005bf0:	2010      	movs	r0, #16
 8005bf2:	f000 fde3 	bl	80067bc <malloc>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	6268      	str	r0, [r5, #36]	; 0x24
 8005bfa:	b920      	cbnz	r0, 8005c06 <_dtoa_r+0x2e>
 8005bfc:	21ea      	movs	r1, #234	; 0xea
 8005bfe:	4ba8      	ldr	r3, [pc, #672]	; (8005ea0 <_dtoa_r+0x2c8>)
 8005c00:	48a8      	ldr	r0, [pc, #672]	; (8005ea4 <_dtoa_r+0x2cc>)
 8005c02:	f001 fa81 	bl	8007108 <__assert_func>
 8005c06:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005c0a:	6004      	str	r4, [r0, #0]
 8005c0c:	60c4      	str	r4, [r0, #12]
 8005c0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c10:	6819      	ldr	r1, [r3, #0]
 8005c12:	b151      	cbz	r1, 8005c2a <_dtoa_r+0x52>
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	2301      	movs	r3, #1
 8005c18:	4093      	lsls	r3, r2
 8005c1a:	604a      	str	r2, [r1, #4]
 8005c1c:	608b      	str	r3, [r1, #8]
 8005c1e:	4628      	mov	r0, r5
 8005c20:	f000 fe30 	bl	8006884 <_Bfree>
 8005c24:	2200      	movs	r2, #0
 8005c26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c28:	601a      	str	r2, [r3, #0]
 8005c2a:	1e3b      	subs	r3, r7, #0
 8005c2c:	bfaf      	iteee	ge
 8005c2e:	2300      	movge	r3, #0
 8005c30:	2201      	movlt	r2, #1
 8005c32:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005c36:	9305      	strlt	r3, [sp, #20]
 8005c38:	bfa8      	it	ge
 8005c3a:	f8c8 3000 	strge.w	r3, [r8]
 8005c3e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005c42:	4b99      	ldr	r3, [pc, #612]	; (8005ea8 <_dtoa_r+0x2d0>)
 8005c44:	bfb8      	it	lt
 8005c46:	f8c8 2000 	strlt.w	r2, [r8]
 8005c4a:	ea33 0309 	bics.w	r3, r3, r9
 8005c4e:	d119      	bne.n	8005c84 <_dtoa_r+0xac>
 8005c50:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c54:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005c56:	6013      	str	r3, [r2, #0]
 8005c58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005c5c:	4333      	orrs	r3, r6
 8005c5e:	f000 857f 	beq.w	8006760 <_dtoa_r+0xb88>
 8005c62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005c64:	b953      	cbnz	r3, 8005c7c <_dtoa_r+0xa4>
 8005c66:	4b91      	ldr	r3, [pc, #580]	; (8005eac <_dtoa_r+0x2d4>)
 8005c68:	e022      	b.n	8005cb0 <_dtoa_r+0xd8>
 8005c6a:	4b91      	ldr	r3, [pc, #580]	; (8005eb0 <_dtoa_r+0x2d8>)
 8005c6c:	9303      	str	r3, [sp, #12]
 8005c6e:	3308      	adds	r3, #8
 8005c70:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005c72:	6013      	str	r3, [r2, #0]
 8005c74:	9803      	ldr	r0, [sp, #12]
 8005c76:	b019      	add	sp, #100	; 0x64
 8005c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c7c:	4b8b      	ldr	r3, [pc, #556]	; (8005eac <_dtoa_r+0x2d4>)
 8005c7e:	9303      	str	r3, [sp, #12]
 8005c80:	3303      	adds	r3, #3
 8005c82:	e7f5      	b.n	8005c70 <_dtoa_r+0x98>
 8005c84:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005c88:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005c8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005c90:	2200      	movs	r2, #0
 8005c92:	2300      	movs	r3, #0
 8005c94:	f7fa fee8 	bl	8000a68 <__aeabi_dcmpeq>
 8005c98:	4680      	mov	r8, r0
 8005c9a:	b158      	cbz	r0, 8005cb4 <_dtoa_r+0xdc>
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005ca0:	6013      	str	r3, [r2, #0]
 8005ca2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 8558 	beq.w	800675a <_dtoa_r+0xb82>
 8005caa:	4882      	ldr	r0, [pc, #520]	; (8005eb4 <_dtoa_r+0x2dc>)
 8005cac:	6018      	str	r0, [r3, #0]
 8005cae:	1e43      	subs	r3, r0, #1
 8005cb0:	9303      	str	r3, [sp, #12]
 8005cb2:	e7df      	b.n	8005c74 <_dtoa_r+0x9c>
 8005cb4:	ab16      	add	r3, sp, #88	; 0x58
 8005cb6:	9301      	str	r3, [sp, #4]
 8005cb8:	ab17      	add	r3, sp, #92	; 0x5c
 8005cba:	9300      	str	r3, [sp, #0]
 8005cbc:	4628      	mov	r0, r5
 8005cbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005cc2:	f001 f8c5 	bl	8006e50 <__d2b>
 8005cc6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005cca:	4683      	mov	fp, r0
 8005ccc:	2c00      	cmp	r4, #0
 8005cce:	d07f      	beq.n	8005dd0 <_dtoa_r+0x1f8>
 8005cd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005cd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cd6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005cda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005cde:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005ce2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005ce6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005cea:	2200      	movs	r2, #0
 8005cec:	4b72      	ldr	r3, [pc, #456]	; (8005eb8 <_dtoa_r+0x2e0>)
 8005cee:	f7fa fa9b 	bl	8000228 <__aeabi_dsub>
 8005cf2:	a365      	add	r3, pc, #404	; (adr r3, 8005e88 <_dtoa_r+0x2b0>)
 8005cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf8:	f7fa fc4e 	bl	8000598 <__aeabi_dmul>
 8005cfc:	a364      	add	r3, pc, #400	; (adr r3, 8005e90 <_dtoa_r+0x2b8>)
 8005cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d02:	f7fa fa93 	bl	800022c <__adddf3>
 8005d06:	4606      	mov	r6, r0
 8005d08:	4620      	mov	r0, r4
 8005d0a:	460f      	mov	r7, r1
 8005d0c:	f7fa fbda 	bl	80004c4 <__aeabi_i2d>
 8005d10:	a361      	add	r3, pc, #388	; (adr r3, 8005e98 <_dtoa_r+0x2c0>)
 8005d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d16:	f7fa fc3f 	bl	8000598 <__aeabi_dmul>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	4630      	mov	r0, r6
 8005d20:	4639      	mov	r1, r7
 8005d22:	f7fa fa83 	bl	800022c <__adddf3>
 8005d26:	4606      	mov	r6, r0
 8005d28:	460f      	mov	r7, r1
 8005d2a:	f7fa fee5 	bl	8000af8 <__aeabi_d2iz>
 8005d2e:	2200      	movs	r2, #0
 8005d30:	4682      	mov	sl, r0
 8005d32:	2300      	movs	r3, #0
 8005d34:	4630      	mov	r0, r6
 8005d36:	4639      	mov	r1, r7
 8005d38:	f7fa fea0 	bl	8000a7c <__aeabi_dcmplt>
 8005d3c:	b148      	cbz	r0, 8005d52 <_dtoa_r+0x17a>
 8005d3e:	4650      	mov	r0, sl
 8005d40:	f7fa fbc0 	bl	80004c4 <__aeabi_i2d>
 8005d44:	4632      	mov	r2, r6
 8005d46:	463b      	mov	r3, r7
 8005d48:	f7fa fe8e 	bl	8000a68 <__aeabi_dcmpeq>
 8005d4c:	b908      	cbnz	r0, 8005d52 <_dtoa_r+0x17a>
 8005d4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d52:	f1ba 0f16 	cmp.w	sl, #22
 8005d56:	d858      	bhi.n	8005e0a <_dtoa_r+0x232>
 8005d58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d5c:	4b57      	ldr	r3, [pc, #348]	; (8005ebc <_dtoa_r+0x2e4>)
 8005d5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d66:	f7fa fe89 	bl	8000a7c <__aeabi_dcmplt>
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	d04f      	beq.n	8005e0e <_dtoa_r+0x236>
 8005d6e:	2300      	movs	r3, #0
 8005d70:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d74:	930f      	str	r3, [sp, #60]	; 0x3c
 8005d76:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005d78:	1b1c      	subs	r4, r3, r4
 8005d7a:	1e63      	subs	r3, r4, #1
 8005d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8005d7e:	bf49      	itett	mi
 8005d80:	f1c4 0301 	rsbmi	r3, r4, #1
 8005d84:	2300      	movpl	r3, #0
 8005d86:	9306      	strmi	r3, [sp, #24]
 8005d88:	2300      	movmi	r3, #0
 8005d8a:	bf54      	ite	pl
 8005d8c:	9306      	strpl	r3, [sp, #24]
 8005d8e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005d90:	f1ba 0f00 	cmp.w	sl, #0
 8005d94:	db3d      	blt.n	8005e12 <_dtoa_r+0x23a>
 8005d96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d98:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005d9c:	4453      	add	r3, sl
 8005d9e:	9309      	str	r3, [sp, #36]	; 0x24
 8005da0:	2300      	movs	r3, #0
 8005da2:	930a      	str	r3, [sp, #40]	; 0x28
 8005da4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005da6:	2b09      	cmp	r3, #9
 8005da8:	f200 808c 	bhi.w	8005ec4 <_dtoa_r+0x2ec>
 8005dac:	2b05      	cmp	r3, #5
 8005dae:	bfc4      	itt	gt
 8005db0:	3b04      	subgt	r3, #4
 8005db2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005db4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005db6:	bfc8      	it	gt
 8005db8:	2400      	movgt	r4, #0
 8005dba:	f1a3 0302 	sub.w	r3, r3, #2
 8005dbe:	bfd8      	it	le
 8005dc0:	2401      	movle	r4, #1
 8005dc2:	2b03      	cmp	r3, #3
 8005dc4:	f200 808a 	bhi.w	8005edc <_dtoa_r+0x304>
 8005dc8:	e8df f003 	tbb	[pc, r3]
 8005dcc:	5b4d4f2d 	.word	0x5b4d4f2d
 8005dd0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005dd4:	441c      	add	r4, r3
 8005dd6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005dda:	2b20      	cmp	r3, #32
 8005ddc:	bfc3      	ittte	gt
 8005dde:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005de2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005de6:	fa09 f303 	lslgt.w	r3, r9, r3
 8005dea:	f1c3 0320 	rsble	r3, r3, #32
 8005dee:	bfc6      	itte	gt
 8005df0:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005df4:	4318      	orrgt	r0, r3
 8005df6:	fa06 f003 	lslle.w	r0, r6, r3
 8005dfa:	f7fa fb53 	bl	80004a4 <__aeabi_ui2d>
 8005dfe:	2301      	movs	r3, #1
 8005e00:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005e04:	3c01      	subs	r4, #1
 8005e06:	9313      	str	r3, [sp, #76]	; 0x4c
 8005e08:	e76f      	b.n	8005cea <_dtoa_r+0x112>
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e7b2      	b.n	8005d74 <_dtoa_r+0x19c>
 8005e0e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005e10:	e7b1      	b.n	8005d76 <_dtoa_r+0x19e>
 8005e12:	9b06      	ldr	r3, [sp, #24]
 8005e14:	eba3 030a 	sub.w	r3, r3, sl
 8005e18:	9306      	str	r3, [sp, #24]
 8005e1a:	f1ca 0300 	rsb	r3, sl, #0
 8005e1e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e20:	2300      	movs	r3, #0
 8005e22:	930e      	str	r3, [sp, #56]	; 0x38
 8005e24:	e7be      	b.n	8005da4 <_dtoa_r+0x1cc>
 8005e26:	2300      	movs	r3, #0
 8005e28:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	dc58      	bgt.n	8005ee2 <_dtoa_r+0x30a>
 8005e30:	f04f 0901 	mov.w	r9, #1
 8005e34:	464b      	mov	r3, r9
 8005e36:	f8cd 9020 	str.w	r9, [sp, #32]
 8005e3a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005e3e:	2200      	movs	r2, #0
 8005e40:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005e42:	6042      	str	r2, [r0, #4]
 8005e44:	2204      	movs	r2, #4
 8005e46:	f102 0614 	add.w	r6, r2, #20
 8005e4a:	429e      	cmp	r6, r3
 8005e4c:	6841      	ldr	r1, [r0, #4]
 8005e4e:	d94e      	bls.n	8005eee <_dtoa_r+0x316>
 8005e50:	4628      	mov	r0, r5
 8005e52:	f000 fcd7 	bl	8006804 <_Balloc>
 8005e56:	9003      	str	r0, [sp, #12]
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	d14c      	bne.n	8005ef6 <_dtoa_r+0x31e>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005e62:	4b17      	ldr	r3, [pc, #92]	; (8005ec0 <_dtoa_r+0x2e8>)
 8005e64:	e6cc      	b.n	8005c00 <_dtoa_r+0x28>
 8005e66:	2301      	movs	r3, #1
 8005e68:	e7de      	b.n	8005e28 <_dtoa_r+0x250>
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e70:	eb0a 0903 	add.w	r9, sl, r3
 8005e74:	f109 0301 	add.w	r3, r9, #1
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	9308      	str	r3, [sp, #32]
 8005e7c:	bfb8      	it	lt
 8005e7e:	2301      	movlt	r3, #1
 8005e80:	e7dd      	b.n	8005e3e <_dtoa_r+0x266>
 8005e82:	2301      	movs	r3, #1
 8005e84:	e7f2      	b.n	8005e6c <_dtoa_r+0x294>
 8005e86:	bf00      	nop
 8005e88:	636f4361 	.word	0x636f4361
 8005e8c:	3fd287a7 	.word	0x3fd287a7
 8005e90:	8b60c8b3 	.word	0x8b60c8b3
 8005e94:	3fc68a28 	.word	0x3fc68a28
 8005e98:	509f79fb 	.word	0x509f79fb
 8005e9c:	3fd34413 	.word	0x3fd34413
 8005ea0:	0800841d 	.word	0x0800841d
 8005ea4:	08008434 	.word	0x08008434
 8005ea8:	7ff00000 	.word	0x7ff00000
 8005eac:	08008419 	.word	0x08008419
 8005eb0:	08008410 	.word	0x08008410
 8005eb4:	080083ed 	.word	0x080083ed
 8005eb8:	3ff80000 	.word	0x3ff80000
 8005ebc:	08008528 	.word	0x08008528
 8005ec0:	0800848f 	.word	0x0800848f
 8005ec4:	2401      	movs	r4, #1
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	940b      	str	r4, [sp, #44]	; 0x2c
 8005eca:	9322      	str	r3, [sp, #136]	; 0x88
 8005ecc:	f04f 39ff 	mov.w	r9, #4294967295
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2312      	movs	r3, #18
 8005ed4:	f8cd 9020 	str.w	r9, [sp, #32]
 8005ed8:	9223      	str	r2, [sp, #140]	; 0x8c
 8005eda:	e7b0      	b.n	8005e3e <_dtoa_r+0x266>
 8005edc:	2301      	movs	r3, #1
 8005ede:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ee0:	e7f4      	b.n	8005ecc <_dtoa_r+0x2f4>
 8005ee2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005ee6:	464b      	mov	r3, r9
 8005ee8:	f8cd 9020 	str.w	r9, [sp, #32]
 8005eec:	e7a7      	b.n	8005e3e <_dtoa_r+0x266>
 8005eee:	3101      	adds	r1, #1
 8005ef0:	6041      	str	r1, [r0, #4]
 8005ef2:	0052      	lsls	r2, r2, #1
 8005ef4:	e7a7      	b.n	8005e46 <_dtoa_r+0x26e>
 8005ef6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005ef8:	9a03      	ldr	r2, [sp, #12]
 8005efa:	601a      	str	r2, [r3, #0]
 8005efc:	9b08      	ldr	r3, [sp, #32]
 8005efe:	2b0e      	cmp	r3, #14
 8005f00:	f200 80a8 	bhi.w	8006054 <_dtoa_r+0x47c>
 8005f04:	2c00      	cmp	r4, #0
 8005f06:	f000 80a5 	beq.w	8006054 <_dtoa_r+0x47c>
 8005f0a:	f1ba 0f00 	cmp.w	sl, #0
 8005f0e:	dd34      	ble.n	8005f7a <_dtoa_r+0x3a2>
 8005f10:	4a9a      	ldr	r2, [pc, #616]	; (800617c <_dtoa_r+0x5a4>)
 8005f12:	f00a 030f 	and.w	r3, sl, #15
 8005f16:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005f1a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005f1e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f22:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005f26:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005f2a:	d016      	beq.n	8005f5a <_dtoa_r+0x382>
 8005f2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f30:	4b93      	ldr	r3, [pc, #588]	; (8006180 <_dtoa_r+0x5a8>)
 8005f32:	2703      	movs	r7, #3
 8005f34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f38:	f7fa fc58 	bl	80007ec <__aeabi_ddiv>
 8005f3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f40:	f004 040f 	and.w	r4, r4, #15
 8005f44:	4e8e      	ldr	r6, [pc, #568]	; (8006180 <_dtoa_r+0x5a8>)
 8005f46:	b954      	cbnz	r4, 8005f5e <_dtoa_r+0x386>
 8005f48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f50:	f7fa fc4c 	bl	80007ec <__aeabi_ddiv>
 8005f54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f58:	e029      	b.n	8005fae <_dtoa_r+0x3d6>
 8005f5a:	2702      	movs	r7, #2
 8005f5c:	e7f2      	b.n	8005f44 <_dtoa_r+0x36c>
 8005f5e:	07e1      	lsls	r1, r4, #31
 8005f60:	d508      	bpl.n	8005f74 <_dtoa_r+0x39c>
 8005f62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005f66:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005f6a:	f7fa fb15 	bl	8000598 <__aeabi_dmul>
 8005f6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f72:	3701      	adds	r7, #1
 8005f74:	1064      	asrs	r4, r4, #1
 8005f76:	3608      	adds	r6, #8
 8005f78:	e7e5      	b.n	8005f46 <_dtoa_r+0x36e>
 8005f7a:	f000 80a5 	beq.w	80060c8 <_dtoa_r+0x4f0>
 8005f7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005f82:	f1ca 0400 	rsb	r4, sl, #0
 8005f86:	4b7d      	ldr	r3, [pc, #500]	; (800617c <_dtoa_r+0x5a4>)
 8005f88:	f004 020f 	and.w	r2, r4, #15
 8005f8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f94:	f7fa fb00 	bl	8000598 <__aeabi_dmul>
 8005f98:	2702      	movs	r7, #2
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fa0:	4e77      	ldr	r6, [pc, #476]	; (8006180 <_dtoa_r+0x5a8>)
 8005fa2:	1124      	asrs	r4, r4, #4
 8005fa4:	2c00      	cmp	r4, #0
 8005fa6:	f040 8084 	bne.w	80060b2 <_dtoa_r+0x4da>
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1d2      	bne.n	8005f54 <_dtoa_r+0x37c>
 8005fae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	f000 808b 	beq.w	80060cc <_dtoa_r+0x4f4>
 8005fb6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005fba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005fbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	4b6f      	ldr	r3, [pc, #444]	; (8006184 <_dtoa_r+0x5ac>)
 8005fc6:	f7fa fd59 	bl	8000a7c <__aeabi_dcmplt>
 8005fca:	2800      	cmp	r0, #0
 8005fcc:	d07e      	beq.n	80060cc <_dtoa_r+0x4f4>
 8005fce:	9b08      	ldr	r3, [sp, #32]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d07b      	beq.n	80060cc <_dtoa_r+0x4f4>
 8005fd4:	f1b9 0f00 	cmp.w	r9, #0
 8005fd8:	dd38      	ble.n	800604c <_dtoa_r+0x474>
 8005fda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005fde:	2200      	movs	r2, #0
 8005fe0:	4b69      	ldr	r3, [pc, #420]	; (8006188 <_dtoa_r+0x5b0>)
 8005fe2:	f7fa fad9 	bl	8000598 <__aeabi_dmul>
 8005fe6:	464c      	mov	r4, r9
 8005fe8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fec:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005ff0:	3701      	adds	r7, #1
 8005ff2:	4638      	mov	r0, r7
 8005ff4:	f7fa fa66 	bl	80004c4 <__aeabi_i2d>
 8005ff8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ffc:	f7fa facc 	bl	8000598 <__aeabi_dmul>
 8006000:	2200      	movs	r2, #0
 8006002:	4b62      	ldr	r3, [pc, #392]	; (800618c <_dtoa_r+0x5b4>)
 8006004:	f7fa f912 	bl	800022c <__adddf3>
 8006008:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800600c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006010:	9611      	str	r6, [sp, #68]	; 0x44
 8006012:	2c00      	cmp	r4, #0
 8006014:	d15d      	bne.n	80060d2 <_dtoa_r+0x4fa>
 8006016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800601a:	2200      	movs	r2, #0
 800601c:	4b5c      	ldr	r3, [pc, #368]	; (8006190 <_dtoa_r+0x5b8>)
 800601e:	f7fa f903 	bl	8000228 <__aeabi_dsub>
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800602a:	4633      	mov	r3, r6
 800602c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800602e:	f7fa fd43 	bl	8000ab8 <__aeabi_dcmpgt>
 8006032:	2800      	cmp	r0, #0
 8006034:	f040 829c 	bne.w	8006570 <_dtoa_r+0x998>
 8006038:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800603c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800603e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006042:	f7fa fd1b 	bl	8000a7c <__aeabi_dcmplt>
 8006046:	2800      	cmp	r0, #0
 8006048:	f040 8290 	bne.w	800656c <_dtoa_r+0x994>
 800604c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006050:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006054:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006056:	2b00      	cmp	r3, #0
 8006058:	f2c0 8152 	blt.w	8006300 <_dtoa_r+0x728>
 800605c:	f1ba 0f0e 	cmp.w	sl, #14
 8006060:	f300 814e 	bgt.w	8006300 <_dtoa_r+0x728>
 8006064:	4b45      	ldr	r3, [pc, #276]	; (800617c <_dtoa_r+0x5a4>)
 8006066:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800606a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800606e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006072:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006074:	2b00      	cmp	r3, #0
 8006076:	f280 80db 	bge.w	8006230 <_dtoa_r+0x658>
 800607a:	9b08      	ldr	r3, [sp, #32]
 800607c:	2b00      	cmp	r3, #0
 800607e:	f300 80d7 	bgt.w	8006230 <_dtoa_r+0x658>
 8006082:	f040 8272 	bne.w	800656a <_dtoa_r+0x992>
 8006086:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800608a:	2200      	movs	r2, #0
 800608c:	4b40      	ldr	r3, [pc, #256]	; (8006190 <_dtoa_r+0x5b8>)
 800608e:	f7fa fa83 	bl	8000598 <__aeabi_dmul>
 8006092:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006096:	f7fa fd05 	bl	8000aa4 <__aeabi_dcmpge>
 800609a:	9c08      	ldr	r4, [sp, #32]
 800609c:	4626      	mov	r6, r4
 800609e:	2800      	cmp	r0, #0
 80060a0:	f040 8248 	bne.w	8006534 <_dtoa_r+0x95c>
 80060a4:	2331      	movs	r3, #49	; 0x31
 80060a6:	9f03      	ldr	r7, [sp, #12]
 80060a8:	f10a 0a01 	add.w	sl, sl, #1
 80060ac:	f807 3b01 	strb.w	r3, [r7], #1
 80060b0:	e244      	b.n	800653c <_dtoa_r+0x964>
 80060b2:	07e2      	lsls	r2, r4, #31
 80060b4:	d505      	bpl.n	80060c2 <_dtoa_r+0x4ea>
 80060b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80060ba:	f7fa fa6d 	bl	8000598 <__aeabi_dmul>
 80060be:	2301      	movs	r3, #1
 80060c0:	3701      	adds	r7, #1
 80060c2:	1064      	asrs	r4, r4, #1
 80060c4:	3608      	adds	r6, #8
 80060c6:	e76d      	b.n	8005fa4 <_dtoa_r+0x3cc>
 80060c8:	2702      	movs	r7, #2
 80060ca:	e770      	b.n	8005fae <_dtoa_r+0x3d6>
 80060cc:	46d0      	mov	r8, sl
 80060ce:	9c08      	ldr	r4, [sp, #32]
 80060d0:	e78f      	b.n	8005ff2 <_dtoa_r+0x41a>
 80060d2:	9903      	ldr	r1, [sp, #12]
 80060d4:	4b29      	ldr	r3, [pc, #164]	; (800617c <_dtoa_r+0x5a4>)
 80060d6:	4421      	add	r1, r4
 80060d8:	9112      	str	r1, [sp, #72]	; 0x48
 80060da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80060e0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80060e4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80060e8:	2900      	cmp	r1, #0
 80060ea:	d055      	beq.n	8006198 <_dtoa_r+0x5c0>
 80060ec:	2000      	movs	r0, #0
 80060ee:	4929      	ldr	r1, [pc, #164]	; (8006194 <_dtoa_r+0x5bc>)
 80060f0:	f7fa fb7c 	bl	80007ec <__aeabi_ddiv>
 80060f4:	463b      	mov	r3, r7
 80060f6:	4632      	mov	r2, r6
 80060f8:	f7fa f896 	bl	8000228 <__aeabi_dsub>
 80060fc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006100:	9f03      	ldr	r7, [sp, #12]
 8006102:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006106:	f7fa fcf7 	bl	8000af8 <__aeabi_d2iz>
 800610a:	4604      	mov	r4, r0
 800610c:	f7fa f9da 	bl	80004c4 <__aeabi_i2d>
 8006110:	4602      	mov	r2, r0
 8006112:	460b      	mov	r3, r1
 8006114:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006118:	f7fa f886 	bl	8000228 <__aeabi_dsub>
 800611c:	4602      	mov	r2, r0
 800611e:	460b      	mov	r3, r1
 8006120:	3430      	adds	r4, #48	; 0x30
 8006122:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006126:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800612a:	f807 4b01 	strb.w	r4, [r7], #1
 800612e:	f7fa fca5 	bl	8000a7c <__aeabi_dcmplt>
 8006132:	2800      	cmp	r0, #0
 8006134:	d174      	bne.n	8006220 <_dtoa_r+0x648>
 8006136:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800613a:	2000      	movs	r0, #0
 800613c:	4911      	ldr	r1, [pc, #68]	; (8006184 <_dtoa_r+0x5ac>)
 800613e:	f7fa f873 	bl	8000228 <__aeabi_dsub>
 8006142:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006146:	f7fa fc99 	bl	8000a7c <__aeabi_dcmplt>
 800614a:	2800      	cmp	r0, #0
 800614c:	f040 80b7 	bne.w	80062be <_dtoa_r+0x6e6>
 8006150:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006152:	429f      	cmp	r7, r3
 8006154:	f43f af7a 	beq.w	800604c <_dtoa_r+0x474>
 8006158:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800615c:	2200      	movs	r2, #0
 800615e:	4b0a      	ldr	r3, [pc, #40]	; (8006188 <_dtoa_r+0x5b0>)
 8006160:	f7fa fa1a 	bl	8000598 <__aeabi_dmul>
 8006164:	2200      	movs	r2, #0
 8006166:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800616a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800616e:	4b06      	ldr	r3, [pc, #24]	; (8006188 <_dtoa_r+0x5b0>)
 8006170:	f7fa fa12 	bl	8000598 <__aeabi_dmul>
 8006174:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006178:	e7c3      	b.n	8006102 <_dtoa_r+0x52a>
 800617a:	bf00      	nop
 800617c:	08008528 	.word	0x08008528
 8006180:	08008500 	.word	0x08008500
 8006184:	3ff00000 	.word	0x3ff00000
 8006188:	40240000 	.word	0x40240000
 800618c:	401c0000 	.word	0x401c0000
 8006190:	40140000 	.word	0x40140000
 8006194:	3fe00000 	.word	0x3fe00000
 8006198:	4630      	mov	r0, r6
 800619a:	4639      	mov	r1, r7
 800619c:	f7fa f9fc 	bl	8000598 <__aeabi_dmul>
 80061a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80061a6:	9c03      	ldr	r4, [sp, #12]
 80061a8:	9314      	str	r3, [sp, #80]	; 0x50
 80061aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061ae:	f7fa fca3 	bl	8000af8 <__aeabi_d2iz>
 80061b2:	9015      	str	r0, [sp, #84]	; 0x54
 80061b4:	f7fa f986 	bl	80004c4 <__aeabi_i2d>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80061c0:	f7fa f832 	bl	8000228 <__aeabi_dsub>
 80061c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80061c6:	4606      	mov	r6, r0
 80061c8:	3330      	adds	r3, #48	; 0x30
 80061ca:	f804 3b01 	strb.w	r3, [r4], #1
 80061ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80061d0:	460f      	mov	r7, r1
 80061d2:	429c      	cmp	r4, r3
 80061d4:	f04f 0200 	mov.w	r2, #0
 80061d8:	d124      	bne.n	8006224 <_dtoa_r+0x64c>
 80061da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80061de:	4bb0      	ldr	r3, [pc, #704]	; (80064a0 <_dtoa_r+0x8c8>)
 80061e0:	f7fa f824 	bl	800022c <__adddf3>
 80061e4:	4602      	mov	r2, r0
 80061e6:	460b      	mov	r3, r1
 80061e8:	4630      	mov	r0, r6
 80061ea:	4639      	mov	r1, r7
 80061ec:	f7fa fc64 	bl	8000ab8 <__aeabi_dcmpgt>
 80061f0:	2800      	cmp	r0, #0
 80061f2:	d163      	bne.n	80062bc <_dtoa_r+0x6e4>
 80061f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80061f8:	2000      	movs	r0, #0
 80061fa:	49a9      	ldr	r1, [pc, #676]	; (80064a0 <_dtoa_r+0x8c8>)
 80061fc:	f7fa f814 	bl	8000228 <__aeabi_dsub>
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
 8006204:	4630      	mov	r0, r6
 8006206:	4639      	mov	r1, r7
 8006208:	f7fa fc38 	bl	8000a7c <__aeabi_dcmplt>
 800620c:	2800      	cmp	r0, #0
 800620e:	f43f af1d 	beq.w	800604c <_dtoa_r+0x474>
 8006212:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006214:	1e7b      	subs	r3, r7, #1
 8006216:	9314      	str	r3, [sp, #80]	; 0x50
 8006218:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800621c:	2b30      	cmp	r3, #48	; 0x30
 800621e:	d0f8      	beq.n	8006212 <_dtoa_r+0x63a>
 8006220:	46c2      	mov	sl, r8
 8006222:	e03b      	b.n	800629c <_dtoa_r+0x6c4>
 8006224:	4b9f      	ldr	r3, [pc, #636]	; (80064a4 <_dtoa_r+0x8cc>)
 8006226:	f7fa f9b7 	bl	8000598 <__aeabi_dmul>
 800622a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800622e:	e7bc      	b.n	80061aa <_dtoa_r+0x5d2>
 8006230:	9f03      	ldr	r7, [sp, #12]
 8006232:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006236:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800623a:	4640      	mov	r0, r8
 800623c:	4649      	mov	r1, r9
 800623e:	f7fa fad5 	bl	80007ec <__aeabi_ddiv>
 8006242:	f7fa fc59 	bl	8000af8 <__aeabi_d2iz>
 8006246:	4604      	mov	r4, r0
 8006248:	f7fa f93c 	bl	80004c4 <__aeabi_i2d>
 800624c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006250:	f7fa f9a2 	bl	8000598 <__aeabi_dmul>
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	4640      	mov	r0, r8
 800625a:	4649      	mov	r1, r9
 800625c:	f7f9 ffe4 	bl	8000228 <__aeabi_dsub>
 8006260:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006264:	f807 6b01 	strb.w	r6, [r7], #1
 8006268:	9e03      	ldr	r6, [sp, #12]
 800626a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800626e:	1bbe      	subs	r6, r7, r6
 8006270:	45b4      	cmp	ip, r6
 8006272:	4602      	mov	r2, r0
 8006274:	460b      	mov	r3, r1
 8006276:	d136      	bne.n	80062e6 <_dtoa_r+0x70e>
 8006278:	f7f9 ffd8 	bl	800022c <__adddf3>
 800627c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006280:	4680      	mov	r8, r0
 8006282:	4689      	mov	r9, r1
 8006284:	f7fa fc18 	bl	8000ab8 <__aeabi_dcmpgt>
 8006288:	bb58      	cbnz	r0, 80062e2 <_dtoa_r+0x70a>
 800628a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800628e:	4640      	mov	r0, r8
 8006290:	4649      	mov	r1, r9
 8006292:	f7fa fbe9 	bl	8000a68 <__aeabi_dcmpeq>
 8006296:	b108      	cbz	r0, 800629c <_dtoa_r+0x6c4>
 8006298:	07e1      	lsls	r1, r4, #31
 800629a:	d422      	bmi.n	80062e2 <_dtoa_r+0x70a>
 800629c:	4628      	mov	r0, r5
 800629e:	4659      	mov	r1, fp
 80062a0:	f000 faf0 	bl	8006884 <_Bfree>
 80062a4:	2300      	movs	r3, #0
 80062a6:	703b      	strb	r3, [r7, #0]
 80062a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80062aa:	f10a 0001 	add.w	r0, sl, #1
 80062ae:	6018      	str	r0, [r3, #0]
 80062b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f43f acde 	beq.w	8005c74 <_dtoa_r+0x9c>
 80062b8:	601f      	str	r7, [r3, #0]
 80062ba:	e4db      	b.n	8005c74 <_dtoa_r+0x9c>
 80062bc:	4627      	mov	r7, r4
 80062be:	463b      	mov	r3, r7
 80062c0:	461f      	mov	r7, r3
 80062c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062c6:	2a39      	cmp	r2, #57	; 0x39
 80062c8:	d107      	bne.n	80062da <_dtoa_r+0x702>
 80062ca:	9a03      	ldr	r2, [sp, #12]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d1f7      	bne.n	80062c0 <_dtoa_r+0x6e8>
 80062d0:	2230      	movs	r2, #48	; 0x30
 80062d2:	9903      	ldr	r1, [sp, #12]
 80062d4:	f108 0801 	add.w	r8, r8, #1
 80062d8:	700a      	strb	r2, [r1, #0]
 80062da:	781a      	ldrb	r2, [r3, #0]
 80062dc:	3201      	adds	r2, #1
 80062de:	701a      	strb	r2, [r3, #0]
 80062e0:	e79e      	b.n	8006220 <_dtoa_r+0x648>
 80062e2:	46d0      	mov	r8, sl
 80062e4:	e7eb      	b.n	80062be <_dtoa_r+0x6e6>
 80062e6:	2200      	movs	r2, #0
 80062e8:	4b6e      	ldr	r3, [pc, #440]	; (80064a4 <_dtoa_r+0x8cc>)
 80062ea:	f7fa f955 	bl	8000598 <__aeabi_dmul>
 80062ee:	2200      	movs	r2, #0
 80062f0:	2300      	movs	r3, #0
 80062f2:	4680      	mov	r8, r0
 80062f4:	4689      	mov	r9, r1
 80062f6:	f7fa fbb7 	bl	8000a68 <__aeabi_dcmpeq>
 80062fa:	2800      	cmp	r0, #0
 80062fc:	d09b      	beq.n	8006236 <_dtoa_r+0x65e>
 80062fe:	e7cd      	b.n	800629c <_dtoa_r+0x6c4>
 8006300:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006302:	2a00      	cmp	r2, #0
 8006304:	f000 80d0 	beq.w	80064a8 <_dtoa_r+0x8d0>
 8006308:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800630a:	2a01      	cmp	r2, #1
 800630c:	f300 80ae 	bgt.w	800646c <_dtoa_r+0x894>
 8006310:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006312:	2a00      	cmp	r2, #0
 8006314:	f000 80a6 	beq.w	8006464 <_dtoa_r+0x88c>
 8006318:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800631c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800631e:	9f06      	ldr	r7, [sp, #24]
 8006320:	9a06      	ldr	r2, [sp, #24]
 8006322:	2101      	movs	r1, #1
 8006324:	441a      	add	r2, r3
 8006326:	9206      	str	r2, [sp, #24]
 8006328:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800632a:	4628      	mov	r0, r5
 800632c:	441a      	add	r2, r3
 800632e:	9209      	str	r2, [sp, #36]	; 0x24
 8006330:	f000 fb5e 	bl	80069f0 <__i2b>
 8006334:	4606      	mov	r6, r0
 8006336:	2f00      	cmp	r7, #0
 8006338:	dd0c      	ble.n	8006354 <_dtoa_r+0x77c>
 800633a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800633c:	2b00      	cmp	r3, #0
 800633e:	dd09      	ble.n	8006354 <_dtoa_r+0x77c>
 8006340:	42bb      	cmp	r3, r7
 8006342:	bfa8      	it	ge
 8006344:	463b      	movge	r3, r7
 8006346:	9a06      	ldr	r2, [sp, #24]
 8006348:	1aff      	subs	r7, r7, r3
 800634a:	1ad2      	subs	r2, r2, r3
 800634c:	9206      	str	r2, [sp, #24]
 800634e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	9309      	str	r3, [sp, #36]	; 0x24
 8006354:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006356:	b1f3      	cbz	r3, 8006396 <_dtoa_r+0x7be>
 8006358:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80a8 	beq.w	80064b0 <_dtoa_r+0x8d8>
 8006360:	2c00      	cmp	r4, #0
 8006362:	dd10      	ble.n	8006386 <_dtoa_r+0x7ae>
 8006364:	4631      	mov	r1, r6
 8006366:	4622      	mov	r2, r4
 8006368:	4628      	mov	r0, r5
 800636a:	f000 fbff 	bl	8006b6c <__pow5mult>
 800636e:	465a      	mov	r2, fp
 8006370:	4601      	mov	r1, r0
 8006372:	4606      	mov	r6, r0
 8006374:	4628      	mov	r0, r5
 8006376:	f000 fb51 	bl	8006a1c <__multiply>
 800637a:	4680      	mov	r8, r0
 800637c:	4659      	mov	r1, fp
 800637e:	4628      	mov	r0, r5
 8006380:	f000 fa80 	bl	8006884 <_Bfree>
 8006384:	46c3      	mov	fp, r8
 8006386:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006388:	1b1a      	subs	r2, r3, r4
 800638a:	d004      	beq.n	8006396 <_dtoa_r+0x7be>
 800638c:	4659      	mov	r1, fp
 800638e:	4628      	mov	r0, r5
 8006390:	f000 fbec 	bl	8006b6c <__pow5mult>
 8006394:	4683      	mov	fp, r0
 8006396:	2101      	movs	r1, #1
 8006398:	4628      	mov	r0, r5
 800639a:	f000 fb29 	bl	80069f0 <__i2b>
 800639e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063a0:	4604      	mov	r4, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	f340 8086 	ble.w	80064b4 <_dtoa_r+0x8dc>
 80063a8:	461a      	mov	r2, r3
 80063aa:	4601      	mov	r1, r0
 80063ac:	4628      	mov	r0, r5
 80063ae:	f000 fbdd 	bl	8006b6c <__pow5mult>
 80063b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80063b4:	4604      	mov	r4, r0
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	dd7f      	ble.n	80064ba <_dtoa_r+0x8e2>
 80063ba:	f04f 0800 	mov.w	r8, #0
 80063be:	6923      	ldr	r3, [r4, #16]
 80063c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80063c4:	6918      	ldr	r0, [r3, #16]
 80063c6:	f000 fac5 	bl	8006954 <__hi0bits>
 80063ca:	f1c0 0020 	rsb	r0, r0, #32
 80063ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063d0:	4418      	add	r0, r3
 80063d2:	f010 001f 	ands.w	r0, r0, #31
 80063d6:	f000 8092 	beq.w	80064fe <_dtoa_r+0x926>
 80063da:	f1c0 0320 	rsb	r3, r0, #32
 80063de:	2b04      	cmp	r3, #4
 80063e0:	f340 808a 	ble.w	80064f8 <_dtoa_r+0x920>
 80063e4:	f1c0 001c 	rsb	r0, r0, #28
 80063e8:	9b06      	ldr	r3, [sp, #24]
 80063ea:	4407      	add	r7, r0
 80063ec:	4403      	add	r3, r0
 80063ee:	9306      	str	r3, [sp, #24]
 80063f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063f2:	4403      	add	r3, r0
 80063f4:	9309      	str	r3, [sp, #36]	; 0x24
 80063f6:	9b06      	ldr	r3, [sp, #24]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	dd05      	ble.n	8006408 <_dtoa_r+0x830>
 80063fc:	4659      	mov	r1, fp
 80063fe:	461a      	mov	r2, r3
 8006400:	4628      	mov	r0, r5
 8006402:	f000 fc0d 	bl	8006c20 <__lshift>
 8006406:	4683      	mov	fp, r0
 8006408:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800640a:	2b00      	cmp	r3, #0
 800640c:	dd05      	ble.n	800641a <_dtoa_r+0x842>
 800640e:	4621      	mov	r1, r4
 8006410:	461a      	mov	r2, r3
 8006412:	4628      	mov	r0, r5
 8006414:	f000 fc04 	bl	8006c20 <__lshift>
 8006418:	4604      	mov	r4, r0
 800641a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800641c:	2b00      	cmp	r3, #0
 800641e:	d070      	beq.n	8006502 <_dtoa_r+0x92a>
 8006420:	4621      	mov	r1, r4
 8006422:	4658      	mov	r0, fp
 8006424:	f000 fc6c 	bl	8006d00 <__mcmp>
 8006428:	2800      	cmp	r0, #0
 800642a:	da6a      	bge.n	8006502 <_dtoa_r+0x92a>
 800642c:	2300      	movs	r3, #0
 800642e:	4659      	mov	r1, fp
 8006430:	220a      	movs	r2, #10
 8006432:	4628      	mov	r0, r5
 8006434:	f000 fa48 	bl	80068c8 <__multadd>
 8006438:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800643a:	4683      	mov	fp, r0
 800643c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 8194 	beq.w	800676e <_dtoa_r+0xb96>
 8006446:	4631      	mov	r1, r6
 8006448:	2300      	movs	r3, #0
 800644a:	220a      	movs	r2, #10
 800644c:	4628      	mov	r0, r5
 800644e:	f000 fa3b 	bl	80068c8 <__multadd>
 8006452:	f1b9 0f00 	cmp.w	r9, #0
 8006456:	4606      	mov	r6, r0
 8006458:	f300 8093 	bgt.w	8006582 <_dtoa_r+0x9aa>
 800645c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800645e:	2b02      	cmp	r3, #2
 8006460:	dc57      	bgt.n	8006512 <_dtoa_r+0x93a>
 8006462:	e08e      	b.n	8006582 <_dtoa_r+0x9aa>
 8006464:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006466:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800646a:	e757      	b.n	800631c <_dtoa_r+0x744>
 800646c:	9b08      	ldr	r3, [sp, #32]
 800646e:	1e5c      	subs	r4, r3, #1
 8006470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006472:	42a3      	cmp	r3, r4
 8006474:	bfb7      	itett	lt
 8006476:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006478:	1b1c      	subge	r4, r3, r4
 800647a:	1ae2      	sublt	r2, r4, r3
 800647c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800647e:	bfbe      	ittt	lt
 8006480:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006482:	189b      	addlt	r3, r3, r2
 8006484:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006486:	9b08      	ldr	r3, [sp, #32]
 8006488:	bfb8      	it	lt
 800648a:	2400      	movlt	r4, #0
 800648c:	2b00      	cmp	r3, #0
 800648e:	bfbb      	ittet	lt
 8006490:	9b06      	ldrlt	r3, [sp, #24]
 8006492:	9a08      	ldrlt	r2, [sp, #32]
 8006494:	9f06      	ldrge	r7, [sp, #24]
 8006496:	1a9f      	sublt	r7, r3, r2
 8006498:	bfac      	ite	ge
 800649a:	9b08      	ldrge	r3, [sp, #32]
 800649c:	2300      	movlt	r3, #0
 800649e:	e73f      	b.n	8006320 <_dtoa_r+0x748>
 80064a0:	3fe00000 	.word	0x3fe00000
 80064a4:	40240000 	.word	0x40240000
 80064a8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80064aa:	9f06      	ldr	r7, [sp, #24]
 80064ac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80064ae:	e742      	b.n	8006336 <_dtoa_r+0x75e>
 80064b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064b2:	e76b      	b.n	800638c <_dtoa_r+0x7b4>
 80064b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	dc19      	bgt.n	80064ee <_dtoa_r+0x916>
 80064ba:	9b04      	ldr	r3, [sp, #16]
 80064bc:	b9bb      	cbnz	r3, 80064ee <_dtoa_r+0x916>
 80064be:	9b05      	ldr	r3, [sp, #20]
 80064c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064c4:	b99b      	cbnz	r3, 80064ee <_dtoa_r+0x916>
 80064c6:	9b05      	ldr	r3, [sp, #20]
 80064c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064cc:	0d1b      	lsrs	r3, r3, #20
 80064ce:	051b      	lsls	r3, r3, #20
 80064d0:	b183      	cbz	r3, 80064f4 <_dtoa_r+0x91c>
 80064d2:	f04f 0801 	mov.w	r8, #1
 80064d6:	9b06      	ldr	r3, [sp, #24]
 80064d8:	3301      	adds	r3, #1
 80064da:	9306      	str	r3, [sp, #24]
 80064dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064de:	3301      	adds	r3, #1
 80064e0:	9309      	str	r3, [sp, #36]	; 0x24
 80064e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	f47f af6a 	bne.w	80063be <_dtoa_r+0x7e6>
 80064ea:	2001      	movs	r0, #1
 80064ec:	e76f      	b.n	80063ce <_dtoa_r+0x7f6>
 80064ee:	f04f 0800 	mov.w	r8, #0
 80064f2:	e7f6      	b.n	80064e2 <_dtoa_r+0x90a>
 80064f4:	4698      	mov	r8, r3
 80064f6:	e7f4      	b.n	80064e2 <_dtoa_r+0x90a>
 80064f8:	f43f af7d 	beq.w	80063f6 <_dtoa_r+0x81e>
 80064fc:	4618      	mov	r0, r3
 80064fe:	301c      	adds	r0, #28
 8006500:	e772      	b.n	80063e8 <_dtoa_r+0x810>
 8006502:	9b08      	ldr	r3, [sp, #32]
 8006504:	2b00      	cmp	r3, #0
 8006506:	dc36      	bgt.n	8006576 <_dtoa_r+0x99e>
 8006508:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800650a:	2b02      	cmp	r3, #2
 800650c:	dd33      	ble.n	8006576 <_dtoa_r+0x99e>
 800650e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006512:	f1b9 0f00 	cmp.w	r9, #0
 8006516:	d10d      	bne.n	8006534 <_dtoa_r+0x95c>
 8006518:	4621      	mov	r1, r4
 800651a:	464b      	mov	r3, r9
 800651c:	2205      	movs	r2, #5
 800651e:	4628      	mov	r0, r5
 8006520:	f000 f9d2 	bl	80068c8 <__multadd>
 8006524:	4601      	mov	r1, r0
 8006526:	4604      	mov	r4, r0
 8006528:	4658      	mov	r0, fp
 800652a:	f000 fbe9 	bl	8006d00 <__mcmp>
 800652e:	2800      	cmp	r0, #0
 8006530:	f73f adb8 	bgt.w	80060a4 <_dtoa_r+0x4cc>
 8006534:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006536:	9f03      	ldr	r7, [sp, #12]
 8006538:	ea6f 0a03 	mvn.w	sl, r3
 800653c:	f04f 0800 	mov.w	r8, #0
 8006540:	4621      	mov	r1, r4
 8006542:	4628      	mov	r0, r5
 8006544:	f000 f99e 	bl	8006884 <_Bfree>
 8006548:	2e00      	cmp	r6, #0
 800654a:	f43f aea7 	beq.w	800629c <_dtoa_r+0x6c4>
 800654e:	f1b8 0f00 	cmp.w	r8, #0
 8006552:	d005      	beq.n	8006560 <_dtoa_r+0x988>
 8006554:	45b0      	cmp	r8, r6
 8006556:	d003      	beq.n	8006560 <_dtoa_r+0x988>
 8006558:	4641      	mov	r1, r8
 800655a:	4628      	mov	r0, r5
 800655c:	f000 f992 	bl	8006884 <_Bfree>
 8006560:	4631      	mov	r1, r6
 8006562:	4628      	mov	r0, r5
 8006564:	f000 f98e 	bl	8006884 <_Bfree>
 8006568:	e698      	b.n	800629c <_dtoa_r+0x6c4>
 800656a:	2400      	movs	r4, #0
 800656c:	4626      	mov	r6, r4
 800656e:	e7e1      	b.n	8006534 <_dtoa_r+0x95c>
 8006570:	46c2      	mov	sl, r8
 8006572:	4626      	mov	r6, r4
 8006574:	e596      	b.n	80060a4 <_dtoa_r+0x4cc>
 8006576:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006578:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 80fd 	beq.w	800677c <_dtoa_r+0xba4>
 8006582:	2f00      	cmp	r7, #0
 8006584:	dd05      	ble.n	8006592 <_dtoa_r+0x9ba>
 8006586:	4631      	mov	r1, r6
 8006588:	463a      	mov	r2, r7
 800658a:	4628      	mov	r0, r5
 800658c:	f000 fb48 	bl	8006c20 <__lshift>
 8006590:	4606      	mov	r6, r0
 8006592:	f1b8 0f00 	cmp.w	r8, #0
 8006596:	d05c      	beq.n	8006652 <_dtoa_r+0xa7a>
 8006598:	4628      	mov	r0, r5
 800659a:	6871      	ldr	r1, [r6, #4]
 800659c:	f000 f932 	bl	8006804 <_Balloc>
 80065a0:	4607      	mov	r7, r0
 80065a2:	b928      	cbnz	r0, 80065b0 <_dtoa_r+0x9d8>
 80065a4:	4602      	mov	r2, r0
 80065a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80065aa:	4b7f      	ldr	r3, [pc, #508]	; (80067a8 <_dtoa_r+0xbd0>)
 80065ac:	f7ff bb28 	b.w	8005c00 <_dtoa_r+0x28>
 80065b0:	6932      	ldr	r2, [r6, #16]
 80065b2:	f106 010c 	add.w	r1, r6, #12
 80065b6:	3202      	adds	r2, #2
 80065b8:	0092      	lsls	r2, r2, #2
 80065ba:	300c      	adds	r0, #12
 80065bc:	f000 f914 	bl	80067e8 <memcpy>
 80065c0:	2201      	movs	r2, #1
 80065c2:	4639      	mov	r1, r7
 80065c4:	4628      	mov	r0, r5
 80065c6:	f000 fb2b 	bl	8006c20 <__lshift>
 80065ca:	46b0      	mov	r8, r6
 80065cc:	4606      	mov	r6, r0
 80065ce:	9b03      	ldr	r3, [sp, #12]
 80065d0:	3301      	adds	r3, #1
 80065d2:	9308      	str	r3, [sp, #32]
 80065d4:	9b03      	ldr	r3, [sp, #12]
 80065d6:	444b      	add	r3, r9
 80065d8:	930a      	str	r3, [sp, #40]	; 0x28
 80065da:	9b04      	ldr	r3, [sp, #16]
 80065dc:	f003 0301 	and.w	r3, r3, #1
 80065e0:	9309      	str	r3, [sp, #36]	; 0x24
 80065e2:	9b08      	ldr	r3, [sp, #32]
 80065e4:	4621      	mov	r1, r4
 80065e6:	3b01      	subs	r3, #1
 80065e8:	4658      	mov	r0, fp
 80065ea:	9304      	str	r3, [sp, #16]
 80065ec:	f7ff fa66 	bl	8005abc <quorem>
 80065f0:	4603      	mov	r3, r0
 80065f2:	4641      	mov	r1, r8
 80065f4:	3330      	adds	r3, #48	; 0x30
 80065f6:	9006      	str	r0, [sp, #24]
 80065f8:	4658      	mov	r0, fp
 80065fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80065fc:	f000 fb80 	bl	8006d00 <__mcmp>
 8006600:	4632      	mov	r2, r6
 8006602:	4681      	mov	r9, r0
 8006604:	4621      	mov	r1, r4
 8006606:	4628      	mov	r0, r5
 8006608:	f000 fb96 	bl	8006d38 <__mdiff>
 800660c:	68c2      	ldr	r2, [r0, #12]
 800660e:	4607      	mov	r7, r0
 8006610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006612:	bb02      	cbnz	r2, 8006656 <_dtoa_r+0xa7e>
 8006614:	4601      	mov	r1, r0
 8006616:	4658      	mov	r0, fp
 8006618:	f000 fb72 	bl	8006d00 <__mcmp>
 800661c:	4602      	mov	r2, r0
 800661e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006620:	4639      	mov	r1, r7
 8006622:	4628      	mov	r0, r5
 8006624:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006628:	f000 f92c 	bl	8006884 <_Bfree>
 800662c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800662e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006630:	9f08      	ldr	r7, [sp, #32]
 8006632:	ea43 0102 	orr.w	r1, r3, r2
 8006636:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006638:	430b      	orrs	r3, r1
 800663a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800663c:	d10d      	bne.n	800665a <_dtoa_r+0xa82>
 800663e:	2b39      	cmp	r3, #57	; 0x39
 8006640:	d029      	beq.n	8006696 <_dtoa_r+0xabe>
 8006642:	f1b9 0f00 	cmp.w	r9, #0
 8006646:	dd01      	ble.n	800664c <_dtoa_r+0xa74>
 8006648:	9b06      	ldr	r3, [sp, #24]
 800664a:	3331      	adds	r3, #49	; 0x31
 800664c:	9a04      	ldr	r2, [sp, #16]
 800664e:	7013      	strb	r3, [r2, #0]
 8006650:	e776      	b.n	8006540 <_dtoa_r+0x968>
 8006652:	4630      	mov	r0, r6
 8006654:	e7b9      	b.n	80065ca <_dtoa_r+0x9f2>
 8006656:	2201      	movs	r2, #1
 8006658:	e7e2      	b.n	8006620 <_dtoa_r+0xa48>
 800665a:	f1b9 0f00 	cmp.w	r9, #0
 800665e:	db06      	blt.n	800666e <_dtoa_r+0xa96>
 8006660:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006662:	ea41 0909 	orr.w	r9, r1, r9
 8006666:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006668:	ea59 0101 	orrs.w	r1, r9, r1
 800666c:	d120      	bne.n	80066b0 <_dtoa_r+0xad8>
 800666e:	2a00      	cmp	r2, #0
 8006670:	ddec      	ble.n	800664c <_dtoa_r+0xa74>
 8006672:	4659      	mov	r1, fp
 8006674:	2201      	movs	r2, #1
 8006676:	4628      	mov	r0, r5
 8006678:	9308      	str	r3, [sp, #32]
 800667a:	f000 fad1 	bl	8006c20 <__lshift>
 800667e:	4621      	mov	r1, r4
 8006680:	4683      	mov	fp, r0
 8006682:	f000 fb3d 	bl	8006d00 <__mcmp>
 8006686:	2800      	cmp	r0, #0
 8006688:	9b08      	ldr	r3, [sp, #32]
 800668a:	dc02      	bgt.n	8006692 <_dtoa_r+0xaba>
 800668c:	d1de      	bne.n	800664c <_dtoa_r+0xa74>
 800668e:	07da      	lsls	r2, r3, #31
 8006690:	d5dc      	bpl.n	800664c <_dtoa_r+0xa74>
 8006692:	2b39      	cmp	r3, #57	; 0x39
 8006694:	d1d8      	bne.n	8006648 <_dtoa_r+0xa70>
 8006696:	2339      	movs	r3, #57	; 0x39
 8006698:	9a04      	ldr	r2, [sp, #16]
 800669a:	7013      	strb	r3, [r2, #0]
 800669c:	463b      	mov	r3, r7
 800669e:	461f      	mov	r7, r3
 80066a0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80066a4:	3b01      	subs	r3, #1
 80066a6:	2a39      	cmp	r2, #57	; 0x39
 80066a8:	d050      	beq.n	800674c <_dtoa_r+0xb74>
 80066aa:	3201      	adds	r2, #1
 80066ac:	701a      	strb	r2, [r3, #0]
 80066ae:	e747      	b.n	8006540 <_dtoa_r+0x968>
 80066b0:	2a00      	cmp	r2, #0
 80066b2:	dd03      	ble.n	80066bc <_dtoa_r+0xae4>
 80066b4:	2b39      	cmp	r3, #57	; 0x39
 80066b6:	d0ee      	beq.n	8006696 <_dtoa_r+0xabe>
 80066b8:	3301      	adds	r3, #1
 80066ba:	e7c7      	b.n	800664c <_dtoa_r+0xa74>
 80066bc:	9a08      	ldr	r2, [sp, #32]
 80066be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80066c0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80066c4:	428a      	cmp	r2, r1
 80066c6:	d02a      	beq.n	800671e <_dtoa_r+0xb46>
 80066c8:	4659      	mov	r1, fp
 80066ca:	2300      	movs	r3, #0
 80066cc:	220a      	movs	r2, #10
 80066ce:	4628      	mov	r0, r5
 80066d0:	f000 f8fa 	bl	80068c8 <__multadd>
 80066d4:	45b0      	cmp	r8, r6
 80066d6:	4683      	mov	fp, r0
 80066d8:	f04f 0300 	mov.w	r3, #0
 80066dc:	f04f 020a 	mov.w	r2, #10
 80066e0:	4641      	mov	r1, r8
 80066e2:	4628      	mov	r0, r5
 80066e4:	d107      	bne.n	80066f6 <_dtoa_r+0xb1e>
 80066e6:	f000 f8ef 	bl	80068c8 <__multadd>
 80066ea:	4680      	mov	r8, r0
 80066ec:	4606      	mov	r6, r0
 80066ee:	9b08      	ldr	r3, [sp, #32]
 80066f0:	3301      	adds	r3, #1
 80066f2:	9308      	str	r3, [sp, #32]
 80066f4:	e775      	b.n	80065e2 <_dtoa_r+0xa0a>
 80066f6:	f000 f8e7 	bl	80068c8 <__multadd>
 80066fa:	4631      	mov	r1, r6
 80066fc:	4680      	mov	r8, r0
 80066fe:	2300      	movs	r3, #0
 8006700:	220a      	movs	r2, #10
 8006702:	4628      	mov	r0, r5
 8006704:	f000 f8e0 	bl	80068c8 <__multadd>
 8006708:	4606      	mov	r6, r0
 800670a:	e7f0      	b.n	80066ee <_dtoa_r+0xb16>
 800670c:	f1b9 0f00 	cmp.w	r9, #0
 8006710:	bfcc      	ite	gt
 8006712:	464f      	movgt	r7, r9
 8006714:	2701      	movle	r7, #1
 8006716:	f04f 0800 	mov.w	r8, #0
 800671a:	9a03      	ldr	r2, [sp, #12]
 800671c:	4417      	add	r7, r2
 800671e:	4659      	mov	r1, fp
 8006720:	2201      	movs	r2, #1
 8006722:	4628      	mov	r0, r5
 8006724:	9308      	str	r3, [sp, #32]
 8006726:	f000 fa7b 	bl	8006c20 <__lshift>
 800672a:	4621      	mov	r1, r4
 800672c:	4683      	mov	fp, r0
 800672e:	f000 fae7 	bl	8006d00 <__mcmp>
 8006732:	2800      	cmp	r0, #0
 8006734:	dcb2      	bgt.n	800669c <_dtoa_r+0xac4>
 8006736:	d102      	bne.n	800673e <_dtoa_r+0xb66>
 8006738:	9b08      	ldr	r3, [sp, #32]
 800673a:	07db      	lsls	r3, r3, #31
 800673c:	d4ae      	bmi.n	800669c <_dtoa_r+0xac4>
 800673e:	463b      	mov	r3, r7
 8006740:	461f      	mov	r7, r3
 8006742:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006746:	2a30      	cmp	r2, #48	; 0x30
 8006748:	d0fa      	beq.n	8006740 <_dtoa_r+0xb68>
 800674a:	e6f9      	b.n	8006540 <_dtoa_r+0x968>
 800674c:	9a03      	ldr	r2, [sp, #12]
 800674e:	429a      	cmp	r2, r3
 8006750:	d1a5      	bne.n	800669e <_dtoa_r+0xac6>
 8006752:	2331      	movs	r3, #49	; 0x31
 8006754:	f10a 0a01 	add.w	sl, sl, #1
 8006758:	e779      	b.n	800664e <_dtoa_r+0xa76>
 800675a:	4b14      	ldr	r3, [pc, #80]	; (80067ac <_dtoa_r+0xbd4>)
 800675c:	f7ff baa8 	b.w	8005cb0 <_dtoa_r+0xd8>
 8006760:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006762:	2b00      	cmp	r3, #0
 8006764:	f47f aa81 	bne.w	8005c6a <_dtoa_r+0x92>
 8006768:	4b11      	ldr	r3, [pc, #68]	; (80067b0 <_dtoa_r+0xbd8>)
 800676a:	f7ff baa1 	b.w	8005cb0 <_dtoa_r+0xd8>
 800676e:	f1b9 0f00 	cmp.w	r9, #0
 8006772:	dc03      	bgt.n	800677c <_dtoa_r+0xba4>
 8006774:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006776:	2b02      	cmp	r3, #2
 8006778:	f73f aecb 	bgt.w	8006512 <_dtoa_r+0x93a>
 800677c:	9f03      	ldr	r7, [sp, #12]
 800677e:	4621      	mov	r1, r4
 8006780:	4658      	mov	r0, fp
 8006782:	f7ff f99b 	bl	8005abc <quorem>
 8006786:	9a03      	ldr	r2, [sp, #12]
 8006788:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800678c:	f807 3b01 	strb.w	r3, [r7], #1
 8006790:	1aba      	subs	r2, r7, r2
 8006792:	4591      	cmp	r9, r2
 8006794:	ddba      	ble.n	800670c <_dtoa_r+0xb34>
 8006796:	4659      	mov	r1, fp
 8006798:	2300      	movs	r3, #0
 800679a:	220a      	movs	r2, #10
 800679c:	4628      	mov	r0, r5
 800679e:	f000 f893 	bl	80068c8 <__multadd>
 80067a2:	4683      	mov	fp, r0
 80067a4:	e7eb      	b.n	800677e <_dtoa_r+0xba6>
 80067a6:	bf00      	nop
 80067a8:	0800848f 	.word	0x0800848f
 80067ac:	080083ec 	.word	0x080083ec
 80067b0:	08008410 	.word	0x08008410

080067b4 <_localeconv_r>:
 80067b4:	4800      	ldr	r0, [pc, #0]	; (80067b8 <_localeconv_r+0x4>)
 80067b6:	4770      	bx	lr
 80067b8:	2000016c 	.word	0x2000016c

080067bc <malloc>:
 80067bc:	4b02      	ldr	r3, [pc, #8]	; (80067c8 <malloc+0xc>)
 80067be:	4601      	mov	r1, r0
 80067c0:	6818      	ldr	r0, [r3, #0]
 80067c2:	f000 bc1d 	b.w	8007000 <_malloc_r>
 80067c6:	bf00      	nop
 80067c8:	20000018 	.word	0x20000018

080067cc <memchr>:
 80067cc:	4603      	mov	r3, r0
 80067ce:	b510      	push	{r4, lr}
 80067d0:	b2c9      	uxtb	r1, r1
 80067d2:	4402      	add	r2, r0
 80067d4:	4293      	cmp	r3, r2
 80067d6:	4618      	mov	r0, r3
 80067d8:	d101      	bne.n	80067de <memchr+0x12>
 80067da:	2000      	movs	r0, #0
 80067dc:	e003      	b.n	80067e6 <memchr+0x1a>
 80067de:	7804      	ldrb	r4, [r0, #0]
 80067e0:	3301      	adds	r3, #1
 80067e2:	428c      	cmp	r4, r1
 80067e4:	d1f6      	bne.n	80067d4 <memchr+0x8>
 80067e6:	bd10      	pop	{r4, pc}

080067e8 <memcpy>:
 80067e8:	440a      	add	r2, r1
 80067ea:	4291      	cmp	r1, r2
 80067ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80067f0:	d100      	bne.n	80067f4 <memcpy+0xc>
 80067f2:	4770      	bx	lr
 80067f4:	b510      	push	{r4, lr}
 80067f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067fa:	4291      	cmp	r1, r2
 80067fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006800:	d1f9      	bne.n	80067f6 <memcpy+0xe>
 8006802:	bd10      	pop	{r4, pc}

08006804 <_Balloc>:
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006808:	4604      	mov	r4, r0
 800680a:	460d      	mov	r5, r1
 800680c:	b976      	cbnz	r6, 800682c <_Balloc+0x28>
 800680e:	2010      	movs	r0, #16
 8006810:	f7ff ffd4 	bl	80067bc <malloc>
 8006814:	4602      	mov	r2, r0
 8006816:	6260      	str	r0, [r4, #36]	; 0x24
 8006818:	b920      	cbnz	r0, 8006824 <_Balloc+0x20>
 800681a:	2166      	movs	r1, #102	; 0x66
 800681c:	4b17      	ldr	r3, [pc, #92]	; (800687c <_Balloc+0x78>)
 800681e:	4818      	ldr	r0, [pc, #96]	; (8006880 <_Balloc+0x7c>)
 8006820:	f000 fc72 	bl	8007108 <__assert_func>
 8006824:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006828:	6006      	str	r6, [r0, #0]
 800682a:	60c6      	str	r6, [r0, #12]
 800682c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800682e:	68f3      	ldr	r3, [r6, #12]
 8006830:	b183      	cbz	r3, 8006854 <_Balloc+0x50>
 8006832:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800683a:	b9b8      	cbnz	r0, 800686c <_Balloc+0x68>
 800683c:	2101      	movs	r1, #1
 800683e:	fa01 f605 	lsl.w	r6, r1, r5
 8006842:	1d72      	adds	r2, r6, #5
 8006844:	4620      	mov	r0, r4
 8006846:	0092      	lsls	r2, r2, #2
 8006848:	f000 fb5e 	bl	8006f08 <_calloc_r>
 800684c:	b160      	cbz	r0, 8006868 <_Balloc+0x64>
 800684e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006852:	e00e      	b.n	8006872 <_Balloc+0x6e>
 8006854:	2221      	movs	r2, #33	; 0x21
 8006856:	2104      	movs	r1, #4
 8006858:	4620      	mov	r0, r4
 800685a:	f000 fb55 	bl	8006f08 <_calloc_r>
 800685e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006860:	60f0      	str	r0, [r6, #12]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1e4      	bne.n	8006832 <_Balloc+0x2e>
 8006868:	2000      	movs	r0, #0
 800686a:	bd70      	pop	{r4, r5, r6, pc}
 800686c:	6802      	ldr	r2, [r0, #0]
 800686e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006872:	2300      	movs	r3, #0
 8006874:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006878:	e7f7      	b.n	800686a <_Balloc+0x66>
 800687a:	bf00      	nop
 800687c:	0800841d 	.word	0x0800841d
 8006880:	080084a0 	.word	0x080084a0

08006884 <_Bfree>:
 8006884:	b570      	push	{r4, r5, r6, lr}
 8006886:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006888:	4605      	mov	r5, r0
 800688a:	460c      	mov	r4, r1
 800688c:	b976      	cbnz	r6, 80068ac <_Bfree+0x28>
 800688e:	2010      	movs	r0, #16
 8006890:	f7ff ff94 	bl	80067bc <malloc>
 8006894:	4602      	mov	r2, r0
 8006896:	6268      	str	r0, [r5, #36]	; 0x24
 8006898:	b920      	cbnz	r0, 80068a4 <_Bfree+0x20>
 800689a:	218a      	movs	r1, #138	; 0x8a
 800689c:	4b08      	ldr	r3, [pc, #32]	; (80068c0 <_Bfree+0x3c>)
 800689e:	4809      	ldr	r0, [pc, #36]	; (80068c4 <_Bfree+0x40>)
 80068a0:	f000 fc32 	bl	8007108 <__assert_func>
 80068a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068a8:	6006      	str	r6, [r0, #0]
 80068aa:	60c6      	str	r6, [r0, #12]
 80068ac:	b13c      	cbz	r4, 80068be <_Bfree+0x3a>
 80068ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80068b0:	6862      	ldr	r2, [r4, #4]
 80068b2:	68db      	ldr	r3, [r3, #12]
 80068b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068b8:	6021      	str	r1, [r4, #0]
 80068ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80068be:	bd70      	pop	{r4, r5, r6, pc}
 80068c0:	0800841d 	.word	0x0800841d
 80068c4:	080084a0 	.word	0x080084a0

080068c8 <__multadd>:
 80068c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068cc:	4607      	mov	r7, r0
 80068ce:	460c      	mov	r4, r1
 80068d0:	461e      	mov	r6, r3
 80068d2:	2000      	movs	r0, #0
 80068d4:	690d      	ldr	r5, [r1, #16]
 80068d6:	f101 0c14 	add.w	ip, r1, #20
 80068da:	f8dc 3000 	ldr.w	r3, [ip]
 80068de:	3001      	adds	r0, #1
 80068e0:	b299      	uxth	r1, r3
 80068e2:	fb02 6101 	mla	r1, r2, r1, r6
 80068e6:	0c1e      	lsrs	r6, r3, #16
 80068e8:	0c0b      	lsrs	r3, r1, #16
 80068ea:	fb02 3306 	mla	r3, r2, r6, r3
 80068ee:	b289      	uxth	r1, r1
 80068f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80068f4:	4285      	cmp	r5, r0
 80068f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80068fa:	f84c 1b04 	str.w	r1, [ip], #4
 80068fe:	dcec      	bgt.n	80068da <__multadd+0x12>
 8006900:	b30e      	cbz	r6, 8006946 <__multadd+0x7e>
 8006902:	68a3      	ldr	r3, [r4, #8]
 8006904:	42ab      	cmp	r3, r5
 8006906:	dc19      	bgt.n	800693c <__multadd+0x74>
 8006908:	6861      	ldr	r1, [r4, #4]
 800690a:	4638      	mov	r0, r7
 800690c:	3101      	adds	r1, #1
 800690e:	f7ff ff79 	bl	8006804 <_Balloc>
 8006912:	4680      	mov	r8, r0
 8006914:	b928      	cbnz	r0, 8006922 <__multadd+0x5a>
 8006916:	4602      	mov	r2, r0
 8006918:	21b5      	movs	r1, #181	; 0xb5
 800691a:	4b0c      	ldr	r3, [pc, #48]	; (800694c <__multadd+0x84>)
 800691c:	480c      	ldr	r0, [pc, #48]	; (8006950 <__multadd+0x88>)
 800691e:	f000 fbf3 	bl	8007108 <__assert_func>
 8006922:	6922      	ldr	r2, [r4, #16]
 8006924:	f104 010c 	add.w	r1, r4, #12
 8006928:	3202      	adds	r2, #2
 800692a:	0092      	lsls	r2, r2, #2
 800692c:	300c      	adds	r0, #12
 800692e:	f7ff ff5b 	bl	80067e8 <memcpy>
 8006932:	4621      	mov	r1, r4
 8006934:	4638      	mov	r0, r7
 8006936:	f7ff ffa5 	bl	8006884 <_Bfree>
 800693a:	4644      	mov	r4, r8
 800693c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006940:	3501      	adds	r5, #1
 8006942:	615e      	str	r6, [r3, #20]
 8006944:	6125      	str	r5, [r4, #16]
 8006946:	4620      	mov	r0, r4
 8006948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800694c:	0800848f 	.word	0x0800848f
 8006950:	080084a0 	.word	0x080084a0

08006954 <__hi0bits>:
 8006954:	0c02      	lsrs	r2, r0, #16
 8006956:	0412      	lsls	r2, r2, #16
 8006958:	4603      	mov	r3, r0
 800695a:	b9ca      	cbnz	r2, 8006990 <__hi0bits+0x3c>
 800695c:	0403      	lsls	r3, r0, #16
 800695e:	2010      	movs	r0, #16
 8006960:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006964:	bf04      	itt	eq
 8006966:	021b      	lsleq	r3, r3, #8
 8006968:	3008      	addeq	r0, #8
 800696a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800696e:	bf04      	itt	eq
 8006970:	011b      	lsleq	r3, r3, #4
 8006972:	3004      	addeq	r0, #4
 8006974:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006978:	bf04      	itt	eq
 800697a:	009b      	lsleq	r3, r3, #2
 800697c:	3002      	addeq	r0, #2
 800697e:	2b00      	cmp	r3, #0
 8006980:	db05      	blt.n	800698e <__hi0bits+0x3a>
 8006982:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8006986:	f100 0001 	add.w	r0, r0, #1
 800698a:	bf08      	it	eq
 800698c:	2020      	moveq	r0, #32
 800698e:	4770      	bx	lr
 8006990:	2000      	movs	r0, #0
 8006992:	e7e5      	b.n	8006960 <__hi0bits+0xc>

08006994 <__lo0bits>:
 8006994:	6803      	ldr	r3, [r0, #0]
 8006996:	4602      	mov	r2, r0
 8006998:	f013 0007 	ands.w	r0, r3, #7
 800699c:	d00b      	beq.n	80069b6 <__lo0bits+0x22>
 800699e:	07d9      	lsls	r1, r3, #31
 80069a0:	d421      	bmi.n	80069e6 <__lo0bits+0x52>
 80069a2:	0798      	lsls	r0, r3, #30
 80069a4:	bf49      	itett	mi
 80069a6:	085b      	lsrmi	r3, r3, #1
 80069a8:	089b      	lsrpl	r3, r3, #2
 80069aa:	2001      	movmi	r0, #1
 80069ac:	6013      	strmi	r3, [r2, #0]
 80069ae:	bf5c      	itt	pl
 80069b0:	2002      	movpl	r0, #2
 80069b2:	6013      	strpl	r3, [r2, #0]
 80069b4:	4770      	bx	lr
 80069b6:	b299      	uxth	r1, r3
 80069b8:	b909      	cbnz	r1, 80069be <__lo0bits+0x2a>
 80069ba:	2010      	movs	r0, #16
 80069bc:	0c1b      	lsrs	r3, r3, #16
 80069be:	b2d9      	uxtb	r1, r3
 80069c0:	b909      	cbnz	r1, 80069c6 <__lo0bits+0x32>
 80069c2:	3008      	adds	r0, #8
 80069c4:	0a1b      	lsrs	r3, r3, #8
 80069c6:	0719      	lsls	r1, r3, #28
 80069c8:	bf04      	itt	eq
 80069ca:	091b      	lsreq	r3, r3, #4
 80069cc:	3004      	addeq	r0, #4
 80069ce:	0799      	lsls	r1, r3, #30
 80069d0:	bf04      	itt	eq
 80069d2:	089b      	lsreq	r3, r3, #2
 80069d4:	3002      	addeq	r0, #2
 80069d6:	07d9      	lsls	r1, r3, #31
 80069d8:	d403      	bmi.n	80069e2 <__lo0bits+0x4e>
 80069da:	085b      	lsrs	r3, r3, #1
 80069dc:	f100 0001 	add.w	r0, r0, #1
 80069e0:	d003      	beq.n	80069ea <__lo0bits+0x56>
 80069e2:	6013      	str	r3, [r2, #0]
 80069e4:	4770      	bx	lr
 80069e6:	2000      	movs	r0, #0
 80069e8:	4770      	bx	lr
 80069ea:	2020      	movs	r0, #32
 80069ec:	4770      	bx	lr
	...

080069f0 <__i2b>:
 80069f0:	b510      	push	{r4, lr}
 80069f2:	460c      	mov	r4, r1
 80069f4:	2101      	movs	r1, #1
 80069f6:	f7ff ff05 	bl	8006804 <_Balloc>
 80069fa:	4602      	mov	r2, r0
 80069fc:	b928      	cbnz	r0, 8006a0a <__i2b+0x1a>
 80069fe:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006a02:	4b04      	ldr	r3, [pc, #16]	; (8006a14 <__i2b+0x24>)
 8006a04:	4804      	ldr	r0, [pc, #16]	; (8006a18 <__i2b+0x28>)
 8006a06:	f000 fb7f 	bl	8007108 <__assert_func>
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	6144      	str	r4, [r0, #20]
 8006a0e:	6103      	str	r3, [r0, #16]
 8006a10:	bd10      	pop	{r4, pc}
 8006a12:	bf00      	nop
 8006a14:	0800848f 	.word	0x0800848f
 8006a18:	080084a0 	.word	0x080084a0

08006a1c <__multiply>:
 8006a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a20:	4691      	mov	r9, r2
 8006a22:	690a      	ldr	r2, [r1, #16]
 8006a24:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006a28:	460c      	mov	r4, r1
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	bfbe      	ittt	lt
 8006a2e:	460b      	movlt	r3, r1
 8006a30:	464c      	movlt	r4, r9
 8006a32:	4699      	movlt	r9, r3
 8006a34:	6927      	ldr	r7, [r4, #16]
 8006a36:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006a3a:	68a3      	ldr	r3, [r4, #8]
 8006a3c:	6861      	ldr	r1, [r4, #4]
 8006a3e:	eb07 060a 	add.w	r6, r7, sl
 8006a42:	42b3      	cmp	r3, r6
 8006a44:	b085      	sub	sp, #20
 8006a46:	bfb8      	it	lt
 8006a48:	3101      	addlt	r1, #1
 8006a4a:	f7ff fedb 	bl	8006804 <_Balloc>
 8006a4e:	b930      	cbnz	r0, 8006a5e <__multiply+0x42>
 8006a50:	4602      	mov	r2, r0
 8006a52:	f240 115d 	movw	r1, #349	; 0x15d
 8006a56:	4b43      	ldr	r3, [pc, #268]	; (8006b64 <__multiply+0x148>)
 8006a58:	4843      	ldr	r0, [pc, #268]	; (8006b68 <__multiply+0x14c>)
 8006a5a:	f000 fb55 	bl	8007108 <__assert_func>
 8006a5e:	f100 0514 	add.w	r5, r0, #20
 8006a62:	462b      	mov	r3, r5
 8006a64:	2200      	movs	r2, #0
 8006a66:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006a6a:	4543      	cmp	r3, r8
 8006a6c:	d321      	bcc.n	8006ab2 <__multiply+0x96>
 8006a6e:	f104 0314 	add.w	r3, r4, #20
 8006a72:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006a76:	f109 0314 	add.w	r3, r9, #20
 8006a7a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006a7e:	9202      	str	r2, [sp, #8]
 8006a80:	1b3a      	subs	r2, r7, r4
 8006a82:	3a15      	subs	r2, #21
 8006a84:	f022 0203 	bic.w	r2, r2, #3
 8006a88:	3204      	adds	r2, #4
 8006a8a:	f104 0115 	add.w	r1, r4, #21
 8006a8e:	428f      	cmp	r7, r1
 8006a90:	bf38      	it	cc
 8006a92:	2204      	movcc	r2, #4
 8006a94:	9201      	str	r2, [sp, #4]
 8006a96:	9a02      	ldr	r2, [sp, #8]
 8006a98:	9303      	str	r3, [sp, #12]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d80c      	bhi.n	8006ab8 <__multiply+0x9c>
 8006a9e:	2e00      	cmp	r6, #0
 8006aa0:	dd03      	ble.n	8006aaa <__multiply+0x8e>
 8006aa2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d059      	beq.n	8006b5e <__multiply+0x142>
 8006aaa:	6106      	str	r6, [r0, #16]
 8006aac:	b005      	add	sp, #20
 8006aae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ab2:	f843 2b04 	str.w	r2, [r3], #4
 8006ab6:	e7d8      	b.n	8006a6a <__multiply+0x4e>
 8006ab8:	f8b3 a000 	ldrh.w	sl, [r3]
 8006abc:	f1ba 0f00 	cmp.w	sl, #0
 8006ac0:	d023      	beq.n	8006b0a <__multiply+0xee>
 8006ac2:	46a9      	mov	r9, r5
 8006ac4:	f04f 0c00 	mov.w	ip, #0
 8006ac8:	f104 0e14 	add.w	lr, r4, #20
 8006acc:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006ad0:	f8d9 1000 	ldr.w	r1, [r9]
 8006ad4:	fa1f fb82 	uxth.w	fp, r2
 8006ad8:	b289      	uxth	r1, r1
 8006ada:	fb0a 110b 	mla	r1, sl, fp, r1
 8006ade:	4461      	add	r1, ip
 8006ae0:	f8d9 c000 	ldr.w	ip, [r9]
 8006ae4:	0c12      	lsrs	r2, r2, #16
 8006ae6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006aea:	fb0a c202 	mla	r2, sl, r2, ip
 8006aee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006af2:	b289      	uxth	r1, r1
 8006af4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006af8:	4577      	cmp	r7, lr
 8006afa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006afe:	f849 1b04 	str.w	r1, [r9], #4
 8006b02:	d8e3      	bhi.n	8006acc <__multiply+0xb0>
 8006b04:	9a01      	ldr	r2, [sp, #4]
 8006b06:	f845 c002 	str.w	ip, [r5, r2]
 8006b0a:	9a03      	ldr	r2, [sp, #12]
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006b12:	f1b9 0f00 	cmp.w	r9, #0
 8006b16:	d020      	beq.n	8006b5a <__multiply+0x13e>
 8006b18:	46ae      	mov	lr, r5
 8006b1a:	f04f 0a00 	mov.w	sl, #0
 8006b1e:	6829      	ldr	r1, [r5, #0]
 8006b20:	f104 0c14 	add.w	ip, r4, #20
 8006b24:	f8bc b000 	ldrh.w	fp, [ip]
 8006b28:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006b2c:	b289      	uxth	r1, r1
 8006b2e:	fb09 220b 	mla	r2, r9, fp, r2
 8006b32:	4492      	add	sl, r2
 8006b34:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006b38:	f84e 1b04 	str.w	r1, [lr], #4
 8006b3c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006b40:	f8be 1000 	ldrh.w	r1, [lr]
 8006b44:	0c12      	lsrs	r2, r2, #16
 8006b46:	fb09 1102 	mla	r1, r9, r2, r1
 8006b4a:	4567      	cmp	r7, ip
 8006b4c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006b50:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006b54:	d8e6      	bhi.n	8006b24 <__multiply+0x108>
 8006b56:	9a01      	ldr	r2, [sp, #4]
 8006b58:	50a9      	str	r1, [r5, r2]
 8006b5a:	3504      	adds	r5, #4
 8006b5c:	e79b      	b.n	8006a96 <__multiply+0x7a>
 8006b5e:	3e01      	subs	r6, #1
 8006b60:	e79d      	b.n	8006a9e <__multiply+0x82>
 8006b62:	bf00      	nop
 8006b64:	0800848f 	.word	0x0800848f
 8006b68:	080084a0 	.word	0x080084a0

08006b6c <__pow5mult>:
 8006b6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b70:	4615      	mov	r5, r2
 8006b72:	f012 0203 	ands.w	r2, r2, #3
 8006b76:	4606      	mov	r6, r0
 8006b78:	460f      	mov	r7, r1
 8006b7a:	d007      	beq.n	8006b8c <__pow5mult+0x20>
 8006b7c:	4c25      	ldr	r4, [pc, #148]	; (8006c14 <__pow5mult+0xa8>)
 8006b7e:	3a01      	subs	r2, #1
 8006b80:	2300      	movs	r3, #0
 8006b82:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b86:	f7ff fe9f 	bl	80068c8 <__multadd>
 8006b8a:	4607      	mov	r7, r0
 8006b8c:	10ad      	asrs	r5, r5, #2
 8006b8e:	d03d      	beq.n	8006c0c <__pow5mult+0xa0>
 8006b90:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006b92:	b97c      	cbnz	r4, 8006bb4 <__pow5mult+0x48>
 8006b94:	2010      	movs	r0, #16
 8006b96:	f7ff fe11 	bl	80067bc <malloc>
 8006b9a:	4602      	mov	r2, r0
 8006b9c:	6270      	str	r0, [r6, #36]	; 0x24
 8006b9e:	b928      	cbnz	r0, 8006bac <__pow5mult+0x40>
 8006ba0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006ba4:	4b1c      	ldr	r3, [pc, #112]	; (8006c18 <__pow5mult+0xac>)
 8006ba6:	481d      	ldr	r0, [pc, #116]	; (8006c1c <__pow5mult+0xb0>)
 8006ba8:	f000 faae 	bl	8007108 <__assert_func>
 8006bac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006bb0:	6004      	str	r4, [r0, #0]
 8006bb2:	60c4      	str	r4, [r0, #12]
 8006bb4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006bb8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006bbc:	b94c      	cbnz	r4, 8006bd2 <__pow5mult+0x66>
 8006bbe:	f240 2171 	movw	r1, #625	; 0x271
 8006bc2:	4630      	mov	r0, r6
 8006bc4:	f7ff ff14 	bl	80069f0 <__i2b>
 8006bc8:	2300      	movs	r3, #0
 8006bca:	4604      	mov	r4, r0
 8006bcc:	f8c8 0008 	str.w	r0, [r8, #8]
 8006bd0:	6003      	str	r3, [r0, #0]
 8006bd2:	f04f 0900 	mov.w	r9, #0
 8006bd6:	07eb      	lsls	r3, r5, #31
 8006bd8:	d50a      	bpl.n	8006bf0 <__pow5mult+0x84>
 8006bda:	4639      	mov	r1, r7
 8006bdc:	4622      	mov	r2, r4
 8006bde:	4630      	mov	r0, r6
 8006be0:	f7ff ff1c 	bl	8006a1c <__multiply>
 8006be4:	4680      	mov	r8, r0
 8006be6:	4639      	mov	r1, r7
 8006be8:	4630      	mov	r0, r6
 8006bea:	f7ff fe4b 	bl	8006884 <_Bfree>
 8006bee:	4647      	mov	r7, r8
 8006bf0:	106d      	asrs	r5, r5, #1
 8006bf2:	d00b      	beq.n	8006c0c <__pow5mult+0xa0>
 8006bf4:	6820      	ldr	r0, [r4, #0]
 8006bf6:	b938      	cbnz	r0, 8006c08 <__pow5mult+0x9c>
 8006bf8:	4622      	mov	r2, r4
 8006bfa:	4621      	mov	r1, r4
 8006bfc:	4630      	mov	r0, r6
 8006bfe:	f7ff ff0d 	bl	8006a1c <__multiply>
 8006c02:	6020      	str	r0, [r4, #0]
 8006c04:	f8c0 9000 	str.w	r9, [r0]
 8006c08:	4604      	mov	r4, r0
 8006c0a:	e7e4      	b.n	8006bd6 <__pow5mult+0x6a>
 8006c0c:	4638      	mov	r0, r7
 8006c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c12:	bf00      	nop
 8006c14:	080085f0 	.word	0x080085f0
 8006c18:	0800841d 	.word	0x0800841d
 8006c1c:	080084a0 	.word	0x080084a0

08006c20 <__lshift>:
 8006c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c24:	460c      	mov	r4, r1
 8006c26:	4607      	mov	r7, r0
 8006c28:	4691      	mov	r9, r2
 8006c2a:	6923      	ldr	r3, [r4, #16]
 8006c2c:	6849      	ldr	r1, [r1, #4]
 8006c2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006c32:	68a3      	ldr	r3, [r4, #8]
 8006c34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006c38:	f108 0601 	add.w	r6, r8, #1
 8006c3c:	42b3      	cmp	r3, r6
 8006c3e:	db0b      	blt.n	8006c58 <__lshift+0x38>
 8006c40:	4638      	mov	r0, r7
 8006c42:	f7ff fddf 	bl	8006804 <_Balloc>
 8006c46:	4605      	mov	r5, r0
 8006c48:	b948      	cbnz	r0, 8006c5e <__lshift+0x3e>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006c50:	4b29      	ldr	r3, [pc, #164]	; (8006cf8 <__lshift+0xd8>)
 8006c52:	482a      	ldr	r0, [pc, #168]	; (8006cfc <__lshift+0xdc>)
 8006c54:	f000 fa58 	bl	8007108 <__assert_func>
 8006c58:	3101      	adds	r1, #1
 8006c5a:	005b      	lsls	r3, r3, #1
 8006c5c:	e7ee      	b.n	8006c3c <__lshift+0x1c>
 8006c5e:	2300      	movs	r3, #0
 8006c60:	f100 0114 	add.w	r1, r0, #20
 8006c64:	f100 0210 	add.w	r2, r0, #16
 8006c68:	4618      	mov	r0, r3
 8006c6a:	4553      	cmp	r3, sl
 8006c6c:	db37      	blt.n	8006cde <__lshift+0xbe>
 8006c6e:	6920      	ldr	r0, [r4, #16]
 8006c70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006c74:	f104 0314 	add.w	r3, r4, #20
 8006c78:	f019 091f 	ands.w	r9, r9, #31
 8006c7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006c80:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006c84:	d02f      	beq.n	8006ce6 <__lshift+0xc6>
 8006c86:	468a      	mov	sl, r1
 8006c88:	f04f 0c00 	mov.w	ip, #0
 8006c8c:	f1c9 0e20 	rsb	lr, r9, #32
 8006c90:	681a      	ldr	r2, [r3, #0]
 8006c92:	fa02 f209 	lsl.w	r2, r2, r9
 8006c96:	ea42 020c 	orr.w	r2, r2, ip
 8006c9a:	f84a 2b04 	str.w	r2, [sl], #4
 8006c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ca2:	4298      	cmp	r0, r3
 8006ca4:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006ca8:	d8f2      	bhi.n	8006c90 <__lshift+0x70>
 8006caa:	1b03      	subs	r3, r0, r4
 8006cac:	3b15      	subs	r3, #21
 8006cae:	f023 0303 	bic.w	r3, r3, #3
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	f104 0215 	add.w	r2, r4, #21
 8006cb8:	4290      	cmp	r0, r2
 8006cba:	bf38      	it	cc
 8006cbc:	2304      	movcc	r3, #4
 8006cbe:	f841 c003 	str.w	ip, [r1, r3]
 8006cc2:	f1bc 0f00 	cmp.w	ip, #0
 8006cc6:	d001      	beq.n	8006ccc <__lshift+0xac>
 8006cc8:	f108 0602 	add.w	r6, r8, #2
 8006ccc:	3e01      	subs	r6, #1
 8006cce:	4638      	mov	r0, r7
 8006cd0:	4621      	mov	r1, r4
 8006cd2:	612e      	str	r6, [r5, #16]
 8006cd4:	f7ff fdd6 	bl	8006884 <_Bfree>
 8006cd8:	4628      	mov	r0, r5
 8006cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cde:	f842 0f04 	str.w	r0, [r2, #4]!
 8006ce2:	3301      	adds	r3, #1
 8006ce4:	e7c1      	b.n	8006c6a <__lshift+0x4a>
 8006ce6:	3904      	subs	r1, #4
 8006ce8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cec:	4298      	cmp	r0, r3
 8006cee:	f841 2f04 	str.w	r2, [r1, #4]!
 8006cf2:	d8f9      	bhi.n	8006ce8 <__lshift+0xc8>
 8006cf4:	e7ea      	b.n	8006ccc <__lshift+0xac>
 8006cf6:	bf00      	nop
 8006cf8:	0800848f 	.word	0x0800848f
 8006cfc:	080084a0 	.word	0x080084a0

08006d00 <__mcmp>:
 8006d00:	4603      	mov	r3, r0
 8006d02:	690a      	ldr	r2, [r1, #16]
 8006d04:	6900      	ldr	r0, [r0, #16]
 8006d06:	b530      	push	{r4, r5, lr}
 8006d08:	1a80      	subs	r0, r0, r2
 8006d0a:	d10d      	bne.n	8006d28 <__mcmp+0x28>
 8006d0c:	3314      	adds	r3, #20
 8006d0e:	3114      	adds	r1, #20
 8006d10:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006d14:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006d18:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006d1c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006d20:	4295      	cmp	r5, r2
 8006d22:	d002      	beq.n	8006d2a <__mcmp+0x2a>
 8006d24:	d304      	bcc.n	8006d30 <__mcmp+0x30>
 8006d26:	2001      	movs	r0, #1
 8006d28:	bd30      	pop	{r4, r5, pc}
 8006d2a:	42a3      	cmp	r3, r4
 8006d2c:	d3f4      	bcc.n	8006d18 <__mcmp+0x18>
 8006d2e:	e7fb      	b.n	8006d28 <__mcmp+0x28>
 8006d30:	f04f 30ff 	mov.w	r0, #4294967295
 8006d34:	e7f8      	b.n	8006d28 <__mcmp+0x28>
	...

08006d38 <__mdiff>:
 8006d38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3c:	460d      	mov	r5, r1
 8006d3e:	4607      	mov	r7, r0
 8006d40:	4611      	mov	r1, r2
 8006d42:	4628      	mov	r0, r5
 8006d44:	4614      	mov	r4, r2
 8006d46:	f7ff ffdb 	bl	8006d00 <__mcmp>
 8006d4a:	1e06      	subs	r6, r0, #0
 8006d4c:	d111      	bne.n	8006d72 <__mdiff+0x3a>
 8006d4e:	4631      	mov	r1, r6
 8006d50:	4638      	mov	r0, r7
 8006d52:	f7ff fd57 	bl	8006804 <_Balloc>
 8006d56:	4602      	mov	r2, r0
 8006d58:	b928      	cbnz	r0, 8006d66 <__mdiff+0x2e>
 8006d5a:	f240 2132 	movw	r1, #562	; 0x232
 8006d5e:	4b3a      	ldr	r3, [pc, #232]	; (8006e48 <__mdiff+0x110>)
 8006d60:	483a      	ldr	r0, [pc, #232]	; (8006e4c <__mdiff+0x114>)
 8006d62:	f000 f9d1 	bl	8007108 <__assert_func>
 8006d66:	2301      	movs	r3, #1
 8006d68:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006d6c:	4610      	mov	r0, r2
 8006d6e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d72:	bfa4      	itt	ge
 8006d74:	4623      	movge	r3, r4
 8006d76:	462c      	movge	r4, r5
 8006d78:	4638      	mov	r0, r7
 8006d7a:	6861      	ldr	r1, [r4, #4]
 8006d7c:	bfa6      	itte	ge
 8006d7e:	461d      	movge	r5, r3
 8006d80:	2600      	movge	r6, #0
 8006d82:	2601      	movlt	r6, #1
 8006d84:	f7ff fd3e 	bl	8006804 <_Balloc>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	b918      	cbnz	r0, 8006d94 <__mdiff+0x5c>
 8006d8c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006d90:	4b2d      	ldr	r3, [pc, #180]	; (8006e48 <__mdiff+0x110>)
 8006d92:	e7e5      	b.n	8006d60 <__mdiff+0x28>
 8006d94:	f102 0814 	add.w	r8, r2, #20
 8006d98:	46c2      	mov	sl, r8
 8006d9a:	f04f 0c00 	mov.w	ip, #0
 8006d9e:	6927      	ldr	r7, [r4, #16]
 8006da0:	60c6      	str	r6, [r0, #12]
 8006da2:	692e      	ldr	r6, [r5, #16]
 8006da4:	f104 0014 	add.w	r0, r4, #20
 8006da8:	f105 0914 	add.w	r9, r5, #20
 8006dac:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006db0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006db4:	3410      	adds	r4, #16
 8006db6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006dba:	f859 3b04 	ldr.w	r3, [r9], #4
 8006dbe:	fa1f f18b 	uxth.w	r1, fp
 8006dc2:	448c      	add	ip, r1
 8006dc4:	b299      	uxth	r1, r3
 8006dc6:	0c1b      	lsrs	r3, r3, #16
 8006dc8:	ebac 0101 	sub.w	r1, ip, r1
 8006dcc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006dd0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006dd4:	b289      	uxth	r1, r1
 8006dd6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006dda:	454e      	cmp	r6, r9
 8006ddc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006de0:	f84a 3b04 	str.w	r3, [sl], #4
 8006de4:	d8e7      	bhi.n	8006db6 <__mdiff+0x7e>
 8006de6:	1b73      	subs	r3, r6, r5
 8006de8:	3b15      	subs	r3, #21
 8006dea:	f023 0303 	bic.w	r3, r3, #3
 8006dee:	3515      	adds	r5, #21
 8006df0:	3304      	adds	r3, #4
 8006df2:	42ae      	cmp	r6, r5
 8006df4:	bf38      	it	cc
 8006df6:	2304      	movcc	r3, #4
 8006df8:	4418      	add	r0, r3
 8006dfa:	4443      	add	r3, r8
 8006dfc:	461e      	mov	r6, r3
 8006dfe:	4605      	mov	r5, r0
 8006e00:	4575      	cmp	r5, lr
 8006e02:	d30e      	bcc.n	8006e22 <__mdiff+0xea>
 8006e04:	f10e 0103 	add.w	r1, lr, #3
 8006e08:	1a09      	subs	r1, r1, r0
 8006e0a:	f021 0103 	bic.w	r1, r1, #3
 8006e0e:	3803      	subs	r0, #3
 8006e10:	4586      	cmp	lr, r0
 8006e12:	bf38      	it	cc
 8006e14:	2100      	movcc	r1, #0
 8006e16:	4419      	add	r1, r3
 8006e18:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8006e1c:	b18b      	cbz	r3, 8006e42 <__mdiff+0x10a>
 8006e1e:	6117      	str	r7, [r2, #16]
 8006e20:	e7a4      	b.n	8006d6c <__mdiff+0x34>
 8006e22:	f855 8b04 	ldr.w	r8, [r5], #4
 8006e26:	fa1f f188 	uxth.w	r1, r8
 8006e2a:	4461      	add	r1, ip
 8006e2c:	140c      	asrs	r4, r1, #16
 8006e2e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006e32:	b289      	uxth	r1, r1
 8006e34:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006e38:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006e3c:	f846 1b04 	str.w	r1, [r6], #4
 8006e40:	e7de      	b.n	8006e00 <__mdiff+0xc8>
 8006e42:	3f01      	subs	r7, #1
 8006e44:	e7e8      	b.n	8006e18 <__mdiff+0xe0>
 8006e46:	bf00      	nop
 8006e48:	0800848f 	.word	0x0800848f
 8006e4c:	080084a0 	.word	0x080084a0

08006e50 <__d2b>:
 8006e50:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006e54:	2101      	movs	r1, #1
 8006e56:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006e5a:	4690      	mov	r8, r2
 8006e5c:	461d      	mov	r5, r3
 8006e5e:	f7ff fcd1 	bl	8006804 <_Balloc>
 8006e62:	4604      	mov	r4, r0
 8006e64:	b930      	cbnz	r0, 8006e74 <__d2b+0x24>
 8006e66:	4602      	mov	r2, r0
 8006e68:	f240 310a 	movw	r1, #778	; 0x30a
 8006e6c:	4b24      	ldr	r3, [pc, #144]	; (8006f00 <__d2b+0xb0>)
 8006e6e:	4825      	ldr	r0, [pc, #148]	; (8006f04 <__d2b+0xb4>)
 8006e70:	f000 f94a 	bl	8007108 <__assert_func>
 8006e74:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006e78:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006e7c:	bb2d      	cbnz	r5, 8006eca <__d2b+0x7a>
 8006e7e:	9301      	str	r3, [sp, #4]
 8006e80:	f1b8 0300 	subs.w	r3, r8, #0
 8006e84:	d026      	beq.n	8006ed4 <__d2b+0x84>
 8006e86:	4668      	mov	r0, sp
 8006e88:	9300      	str	r3, [sp, #0]
 8006e8a:	f7ff fd83 	bl	8006994 <__lo0bits>
 8006e8e:	9900      	ldr	r1, [sp, #0]
 8006e90:	b1f0      	cbz	r0, 8006ed0 <__d2b+0x80>
 8006e92:	9a01      	ldr	r2, [sp, #4]
 8006e94:	f1c0 0320 	rsb	r3, r0, #32
 8006e98:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9c:	430b      	orrs	r3, r1
 8006e9e:	40c2      	lsrs	r2, r0
 8006ea0:	6163      	str	r3, [r4, #20]
 8006ea2:	9201      	str	r2, [sp, #4]
 8006ea4:	9b01      	ldr	r3, [sp, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	bf14      	ite	ne
 8006eaa:	2102      	movne	r1, #2
 8006eac:	2101      	moveq	r1, #1
 8006eae:	61a3      	str	r3, [r4, #24]
 8006eb0:	6121      	str	r1, [r4, #16]
 8006eb2:	b1c5      	cbz	r5, 8006ee6 <__d2b+0x96>
 8006eb4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006eb8:	4405      	add	r5, r0
 8006eba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006ebe:	603d      	str	r5, [r7, #0]
 8006ec0:	6030      	str	r0, [r6, #0]
 8006ec2:	4620      	mov	r0, r4
 8006ec4:	b002      	add	sp, #8
 8006ec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ece:	e7d6      	b.n	8006e7e <__d2b+0x2e>
 8006ed0:	6161      	str	r1, [r4, #20]
 8006ed2:	e7e7      	b.n	8006ea4 <__d2b+0x54>
 8006ed4:	a801      	add	r0, sp, #4
 8006ed6:	f7ff fd5d 	bl	8006994 <__lo0bits>
 8006eda:	2101      	movs	r1, #1
 8006edc:	9b01      	ldr	r3, [sp, #4]
 8006ede:	6121      	str	r1, [r4, #16]
 8006ee0:	6163      	str	r3, [r4, #20]
 8006ee2:	3020      	adds	r0, #32
 8006ee4:	e7e5      	b.n	8006eb2 <__d2b+0x62>
 8006ee6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8006eea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006eee:	6038      	str	r0, [r7, #0]
 8006ef0:	6918      	ldr	r0, [r3, #16]
 8006ef2:	f7ff fd2f 	bl	8006954 <__hi0bits>
 8006ef6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8006efa:	6031      	str	r1, [r6, #0]
 8006efc:	e7e1      	b.n	8006ec2 <__d2b+0x72>
 8006efe:	bf00      	nop
 8006f00:	0800848f 	.word	0x0800848f
 8006f04:	080084a0 	.word	0x080084a0

08006f08 <_calloc_r>:
 8006f08:	b570      	push	{r4, r5, r6, lr}
 8006f0a:	fba1 5402 	umull	r5, r4, r1, r2
 8006f0e:	b934      	cbnz	r4, 8006f1e <_calloc_r+0x16>
 8006f10:	4629      	mov	r1, r5
 8006f12:	f000 f875 	bl	8007000 <_malloc_r>
 8006f16:	4606      	mov	r6, r0
 8006f18:	b928      	cbnz	r0, 8006f26 <_calloc_r+0x1e>
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	bd70      	pop	{r4, r5, r6, pc}
 8006f1e:	220c      	movs	r2, #12
 8006f20:	2600      	movs	r6, #0
 8006f22:	6002      	str	r2, [r0, #0]
 8006f24:	e7f9      	b.n	8006f1a <_calloc_r+0x12>
 8006f26:	462a      	mov	r2, r5
 8006f28:	4621      	mov	r1, r4
 8006f2a:	f7fe f95f 	bl	80051ec <memset>
 8006f2e:	e7f4      	b.n	8006f1a <_calloc_r+0x12>

08006f30 <_free_r>:
 8006f30:	b538      	push	{r3, r4, r5, lr}
 8006f32:	4605      	mov	r5, r0
 8006f34:	2900      	cmp	r1, #0
 8006f36:	d040      	beq.n	8006fba <_free_r+0x8a>
 8006f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f3c:	1f0c      	subs	r4, r1, #4
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	bfb8      	it	lt
 8006f42:	18e4      	addlt	r4, r4, r3
 8006f44:	f000 f922 	bl	800718c <__malloc_lock>
 8006f48:	4a1c      	ldr	r2, [pc, #112]	; (8006fbc <_free_r+0x8c>)
 8006f4a:	6813      	ldr	r3, [r2, #0]
 8006f4c:	b933      	cbnz	r3, 8006f5c <_free_r+0x2c>
 8006f4e:	6063      	str	r3, [r4, #4]
 8006f50:	6014      	str	r4, [r2, #0]
 8006f52:	4628      	mov	r0, r5
 8006f54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f58:	f000 b91e 	b.w	8007198 <__malloc_unlock>
 8006f5c:	42a3      	cmp	r3, r4
 8006f5e:	d908      	bls.n	8006f72 <_free_r+0x42>
 8006f60:	6820      	ldr	r0, [r4, #0]
 8006f62:	1821      	adds	r1, r4, r0
 8006f64:	428b      	cmp	r3, r1
 8006f66:	bf01      	itttt	eq
 8006f68:	6819      	ldreq	r1, [r3, #0]
 8006f6a:	685b      	ldreq	r3, [r3, #4]
 8006f6c:	1809      	addeq	r1, r1, r0
 8006f6e:	6021      	streq	r1, [r4, #0]
 8006f70:	e7ed      	b.n	8006f4e <_free_r+0x1e>
 8006f72:	461a      	mov	r2, r3
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	b10b      	cbz	r3, 8006f7c <_free_r+0x4c>
 8006f78:	42a3      	cmp	r3, r4
 8006f7a:	d9fa      	bls.n	8006f72 <_free_r+0x42>
 8006f7c:	6811      	ldr	r1, [r2, #0]
 8006f7e:	1850      	adds	r0, r2, r1
 8006f80:	42a0      	cmp	r0, r4
 8006f82:	d10b      	bne.n	8006f9c <_free_r+0x6c>
 8006f84:	6820      	ldr	r0, [r4, #0]
 8006f86:	4401      	add	r1, r0
 8006f88:	1850      	adds	r0, r2, r1
 8006f8a:	4283      	cmp	r3, r0
 8006f8c:	6011      	str	r1, [r2, #0]
 8006f8e:	d1e0      	bne.n	8006f52 <_free_r+0x22>
 8006f90:	6818      	ldr	r0, [r3, #0]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	4401      	add	r1, r0
 8006f96:	6011      	str	r1, [r2, #0]
 8006f98:	6053      	str	r3, [r2, #4]
 8006f9a:	e7da      	b.n	8006f52 <_free_r+0x22>
 8006f9c:	d902      	bls.n	8006fa4 <_free_r+0x74>
 8006f9e:	230c      	movs	r3, #12
 8006fa0:	602b      	str	r3, [r5, #0]
 8006fa2:	e7d6      	b.n	8006f52 <_free_r+0x22>
 8006fa4:	6820      	ldr	r0, [r4, #0]
 8006fa6:	1821      	adds	r1, r4, r0
 8006fa8:	428b      	cmp	r3, r1
 8006faa:	bf01      	itttt	eq
 8006fac:	6819      	ldreq	r1, [r3, #0]
 8006fae:	685b      	ldreq	r3, [r3, #4]
 8006fb0:	1809      	addeq	r1, r1, r0
 8006fb2:	6021      	streq	r1, [r4, #0]
 8006fb4:	6063      	str	r3, [r4, #4]
 8006fb6:	6054      	str	r4, [r2, #4]
 8006fb8:	e7cb      	b.n	8006f52 <_free_r+0x22>
 8006fba:	bd38      	pop	{r3, r4, r5, pc}
 8006fbc:	20001b64 	.word	0x20001b64

08006fc0 <sbrk_aligned>:
 8006fc0:	b570      	push	{r4, r5, r6, lr}
 8006fc2:	4e0e      	ldr	r6, [pc, #56]	; (8006ffc <sbrk_aligned+0x3c>)
 8006fc4:	460c      	mov	r4, r1
 8006fc6:	6831      	ldr	r1, [r6, #0]
 8006fc8:	4605      	mov	r5, r0
 8006fca:	b911      	cbnz	r1, 8006fd2 <sbrk_aligned+0x12>
 8006fcc:	f000 f88c 	bl	80070e8 <_sbrk_r>
 8006fd0:	6030      	str	r0, [r6, #0]
 8006fd2:	4621      	mov	r1, r4
 8006fd4:	4628      	mov	r0, r5
 8006fd6:	f000 f887 	bl	80070e8 <_sbrk_r>
 8006fda:	1c43      	adds	r3, r0, #1
 8006fdc:	d00a      	beq.n	8006ff4 <sbrk_aligned+0x34>
 8006fde:	1cc4      	adds	r4, r0, #3
 8006fe0:	f024 0403 	bic.w	r4, r4, #3
 8006fe4:	42a0      	cmp	r0, r4
 8006fe6:	d007      	beq.n	8006ff8 <sbrk_aligned+0x38>
 8006fe8:	1a21      	subs	r1, r4, r0
 8006fea:	4628      	mov	r0, r5
 8006fec:	f000 f87c 	bl	80070e8 <_sbrk_r>
 8006ff0:	3001      	adds	r0, #1
 8006ff2:	d101      	bne.n	8006ff8 <sbrk_aligned+0x38>
 8006ff4:	f04f 34ff 	mov.w	r4, #4294967295
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	bd70      	pop	{r4, r5, r6, pc}
 8006ffc:	20001b68 	.word	0x20001b68

08007000 <_malloc_r>:
 8007000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007004:	1ccd      	adds	r5, r1, #3
 8007006:	f025 0503 	bic.w	r5, r5, #3
 800700a:	3508      	adds	r5, #8
 800700c:	2d0c      	cmp	r5, #12
 800700e:	bf38      	it	cc
 8007010:	250c      	movcc	r5, #12
 8007012:	2d00      	cmp	r5, #0
 8007014:	4607      	mov	r7, r0
 8007016:	db01      	blt.n	800701c <_malloc_r+0x1c>
 8007018:	42a9      	cmp	r1, r5
 800701a:	d905      	bls.n	8007028 <_malloc_r+0x28>
 800701c:	230c      	movs	r3, #12
 800701e:	2600      	movs	r6, #0
 8007020:	603b      	str	r3, [r7, #0]
 8007022:	4630      	mov	r0, r6
 8007024:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007028:	4e2e      	ldr	r6, [pc, #184]	; (80070e4 <_malloc_r+0xe4>)
 800702a:	f000 f8af 	bl	800718c <__malloc_lock>
 800702e:	6833      	ldr	r3, [r6, #0]
 8007030:	461c      	mov	r4, r3
 8007032:	bb34      	cbnz	r4, 8007082 <_malloc_r+0x82>
 8007034:	4629      	mov	r1, r5
 8007036:	4638      	mov	r0, r7
 8007038:	f7ff ffc2 	bl	8006fc0 <sbrk_aligned>
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	4604      	mov	r4, r0
 8007040:	d14d      	bne.n	80070de <_malloc_r+0xde>
 8007042:	6834      	ldr	r4, [r6, #0]
 8007044:	4626      	mov	r6, r4
 8007046:	2e00      	cmp	r6, #0
 8007048:	d140      	bne.n	80070cc <_malloc_r+0xcc>
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	4631      	mov	r1, r6
 800704e:	4638      	mov	r0, r7
 8007050:	eb04 0803 	add.w	r8, r4, r3
 8007054:	f000 f848 	bl	80070e8 <_sbrk_r>
 8007058:	4580      	cmp	r8, r0
 800705a:	d13a      	bne.n	80070d2 <_malloc_r+0xd2>
 800705c:	6821      	ldr	r1, [r4, #0]
 800705e:	3503      	adds	r5, #3
 8007060:	1a6d      	subs	r5, r5, r1
 8007062:	f025 0503 	bic.w	r5, r5, #3
 8007066:	3508      	adds	r5, #8
 8007068:	2d0c      	cmp	r5, #12
 800706a:	bf38      	it	cc
 800706c:	250c      	movcc	r5, #12
 800706e:	4638      	mov	r0, r7
 8007070:	4629      	mov	r1, r5
 8007072:	f7ff ffa5 	bl	8006fc0 <sbrk_aligned>
 8007076:	3001      	adds	r0, #1
 8007078:	d02b      	beq.n	80070d2 <_malloc_r+0xd2>
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	442b      	add	r3, r5
 800707e:	6023      	str	r3, [r4, #0]
 8007080:	e00e      	b.n	80070a0 <_malloc_r+0xa0>
 8007082:	6822      	ldr	r2, [r4, #0]
 8007084:	1b52      	subs	r2, r2, r5
 8007086:	d41e      	bmi.n	80070c6 <_malloc_r+0xc6>
 8007088:	2a0b      	cmp	r2, #11
 800708a:	d916      	bls.n	80070ba <_malloc_r+0xba>
 800708c:	1961      	adds	r1, r4, r5
 800708e:	42a3      	cmp	r3, r4
 8007090:	6025      	str	r5, [r4, #0]
 8007092:	bf18      	it	ne
 8007094:	6059      	strne	r1, [r3, #4]
 8007096:	6863      	ldr	r3, [r4, #4]
 8007098:	bf08      	it	eq
 800709a:	6031      	streq	r1, [r6, #0]
 800709c:	5162      	str	r2, [r4, r5]
 800709e:	604b      	str	r3, [r1, #4]
 80070a0:	4638      	mov	r0, r7
 80070a2:	f104 060b 	add.w	r6, r4, #11
 80070a6:	f000 f877 	bl	8007198 <__malloc_unlock>
 80070aa:	f026 0607 	bic.w	r6, r6, #7
 80070ae:	1d23      	adds	r3, r4, #4
 80070b0:	1af2      	subs	r2, r6, r3
 80070b2:	d0b6      	beq.n	8007022 <_malloc_r+0x22>
 80070b4:	1b9b      	subs	r3, r3, r6
 80070b6:	50a3      	str	r3, [r4, r2]
 80070b8:	e7b3      	b.n	8007022 <_malloc_r+0x22>
 80070ba:	6862      	ldr	r2, [r4, #4]
 80070bc:	42a3      	cmp	r3, r4
 80070be:	bf0c      	ite	eq
 80070c0:	6032      	streq	r2, [r6, #0]
 80070c2:	605a      	strne	r2, [r3, #4]
 80070c4:	e7ec      	b.n	80070a0 <_malloc_r+0xa0>
 80070c6:	4623      	mov	r3, r4
 80070c8:	6864      	ldr	r4, [r4, #4]
 80070ca:	e7b2      	b.n	8007032 <_malloc_r+0x32>
 80070cc:	4634      	mov	r4, r6
 80070ce:	6876      	ldr	r6, [r6, #4]
 80070d0:	e7b9      	b.n	8007046 <_malloc_r+0x46>
 80070d2:	230c      	movs	r3, #12
 80070d4:	4638      	mov	r0, r7
 80070d6:	603b      	str	r3, [r7, #0]
 80070d8:	f000 f85e 	bl	8007198 <__malloc_unlock>
 80070dc:	e7a1      	b.n	8007022 <_malloc_r+0x22>
 80070de:	6025      	str	r5, [r4, #0]
 80070e0:	e7de      	b.n	80070a0 <_malloc_r+0xa0>
 80070e2:	bf00      	nop
 80070e4:	20001b64 	.word	0x20001b64

080070e8 <_sbrk_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	2300      	movs	r3, #0
 80070ec:	4d05      	ldr	r5, [pc, #20]	; (8007104 <_sbrk_r+0x1c>)
 80070ee:	4604      	mov	r4, r0
 80070f0:	4608      	mov	r0, r1
 80070f2:	602b      	str	r3, [r5, #0]
 80070f4:	f7fa fbb6 	bl	8001864 <_sbrk>
 80070f8:	1c43      	adds	r3, r0, #1
 80070fa:	d102      	bne.n	8007102 <_sbrk_r+0x1a>
 80070fc:	682b      	ldr	r3, [r5, #0]
 80070fe:	b103      	cbz	r3, 8007102 <_sbrk_r+0x1a>
 8007100:	6023      	str	r3, [r4, #0]
 8007102:	bd38      	pop	{r3, r4, r5, pc}
 8007104:	20001b6c 	.word	0x20001b6c

08007108 <__assert_func>:
 8007108:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800710a:	4614      	mov	r4, r2
 800710c:	461a      	mov	r2, r3
 800710e:	4b09      	ldr	r3, [pc, #36]	; (8007134 <__assert_func+0x2c>)
 8007110:	4605      	mov	r5, r0
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68d8      	ldr	r0, [r3, #12]
 8007116:	b14c      	cbz	r4, 800712c <__assert_func+0x24>
 8007118:	4b07      	ldr	r3, [pc, #28]	; (8007138 <__assert_func+0x30>)
 800711a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800711e:	9100      	str	r1, [sp, #0]
 8007120:	462b      	mov	r3, r5
 8007122:	4906      	ldr	r1, [pc, #24]	; (800713c <__assert_func+0x34>)
 8007124:	f000 f80e 	bl	8007144 <fiprintf>
 8007128:	f000 fa62 	bl	80075f0 <abort>
 800712c:	4b04      	ldr	r3, [pc, #16]	; (8007140 <__assert_func+0x38>)
 800712e:	461c      	mov	r4, r3
 8007130:	e7f3      	b.n	800711a <__assert_func+0x12>
 8007132:	bf00      	nop
 8007134:	20000018 	.word	0x20000018
 8007138:	080085fc 	.word	0x080085fc
 800713c:	08008609 	.word	0x08008609
 8007140:	08008637 	.word	0x08008637

08007144 <fiprintf>:
 8007144:	b40e      	push	{r1, r2, r3}
 8007146:	b503      	push	{r0, r1, lr}
 8007148:	4601      	mov	r1, r0
 800714a:	ab03      	add	r3, sp, #12
 800714c:	4805      	ldr	r0, [pc, #20]	; (8007164 <fiprintf+0x20>)
 800714e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007152:	6800      	ldr	r0, [r0, #0]
 8007154:	9301      	str	r3, [sp, #4]
 8007156:	f000 f84d 	bl	80071f4 <_vfiprintf_r>
 800715a:	b002      	add	sp, #8
 800715c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007160:	b003      	add	sp, #12
 8007162:	4770      	bx	lr
 8007164:	20000018 	.word	0x20000018

08007168 <__ascii_mbtowc>:
 8007168:	b082      	sub	sp, #8
 800716a:	b901      	cbnz	r1, 800716e <__ascii_mbtowc+0x6>
 800716c:	a901      	add	r1, sp, #4
 800716e:	b142      	cbz	r2, 8007182 <__ascii_mbtowc+0x1a>
 8007170:	b14b      	cbz	r3, 8007186 <__ascii_mbtowc+0x1e>
 8007172:	7813      	ldrb	r3, [r2, #0]
 8007174:	600b      	str	r3, [r1, #0]
 8007176:	7812      	ldrb	r2, [r2, #0]
 8007178:	1e10      	subs	r0, r2, #0
 800717a:	bf18      	it	ne
 800717c:	2001      	movne	r0, #1
 800717e:	b002      	add	sp, #8
 8007180:	4770      	bx	lr
 8007182:	4610      	mov	r0, r2
 8007184:	e7fb      	b.n	800717e <__ascii_mbtowc+0x16>
 8007186:	f06f 0001 	mvn.w	r0, #1
 800718a:	e7f8      	b.n	800717e <__ascii_mbtowc+0x16>

0800718c <__malloc_lock>:
 800718c:	4801      	ldr	r0, [pc, #4]	; (8007194 <__malloc_lock+0x8>)
 800718e:	f000 bbeb 	b.w	8007968 <__retarget_lock_acquire_recursive>
 8007192:	bf00      	nop
 8007194:	20001b70 	.word	0x20001b70

08007198 <__malloc_unlock>:
 8007198:	4801      	ldr	r0, [pc, #4]	; (80071a0 <__malloc_unlock+0x8>)
 800719a:	f000 bbe6 	b.w	800796a <__retarget_lock_release_recursive>
 800719e:	bf00      	nop
 80071a0:	20001b70 	.word	0x20001b70

080071a4 <__sfputc_r>:
 80071a4:	6893      	ldr	r3, [r2, #8]
 80071a6:	b410      	push	{r4}
 80071a8:	3b01      	subs	r3, #1
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	6093      	str	r3, [r2, #8]
 80071ae:	da07      	bge.n	80071c0 <__sfputc_r+0x1c>
 80071b0:	6994      	ldr	r4, [r2, #24]
 80071b2:	42a3      	cmp	r3, r4
 80071b4:	db01      	blt.n	80071ba <__sfputc_r+0x16>
 80071b6:	290a      	cmp	r1, #10
 80071b8:	d102      	bne.n	80071c0 <__sfputc_r+0x1c>
 80071ba:	bc10      	pop	{r4}
 80071bc:	f000 b94a 	b.w	8007454 <__swbuf_r>
 80071c0:	6813      	ldr	r3, [r2, #0]
 80071c2:	1c58      	adds	r0, r3, #1
 80071c4:	6010      	str	r0, [r2, #0]
 80071c6:	7019      	strb	r1, [r3, #0]
 80071c8:	4608      	mov	r0, r1
 80071ca:	bc10      	pop	{r4}
 80071cc:	4770      	bx	lr

080071ce <__sfputs_r>:
 80071ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d0:	4606      	mov	r6, r0
 80071d2:	460f      	mov	r7, r1
 80071d4:	4614      	mov	r4, r2
 80071d6:	18d5      	adds	r5, r2, r3
 80071d8:	42ac      	cmp	r4, r5
 80071da:	d101      	bne.n	80071e0 <__sfputs_r+0x12>
 80071dc:	2000      	movs	r0, #0
 80071de:	e007      	b.n	80071f0 <__sfputs_r+0x22>
 80071e0:	463a      	mov	r2, r7
 80071e2:	4630      	mov	r0, r6
 80071e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071e8:	f7ff ffdc 	bl	80071a4 <__sfputc_r>
 80071ec:	1c43      	adds	r3, r0, #1
 80071ee:	d1f3      	bne.n	80071d8 <__sfputs_r+0xa>
 80071f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080071f4 <_vfiprintf_r>:
 80071f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071f8:	460d      	mov	r5, r1
 80071fa:	4614      	mov	r4, r2
 80071fc:	4698      	mov	r8, r3
 80071fe:	4606      	mov	r6, r0
 8007200:	b09d      	sub	sp, #116	; 0x74
 8007202:	b118      	cbz	r0, 800720c <_vfiprintf_r+0x18>
 8007204:	6983      	ldr	r3, [r0, #24]
 8007206:	b90b      	cbnz	r3, 800720c <_vfiprintf_r+0x18>
 8007208:	f000 fb10 	bl	800782c <__sinit>
 800720c:	4b89      	ldr	r3, [pc, #548]	; (8007434 <_vfiprintf_r+0x240>)
 800720e:	429d      	cmp	r5, r3
 8007210:	d11b      	bne.n	800724a <_vfiprintf_r+0x56>
 8007212:	6875      	ldr	r5, [r6, #4]
 8007214:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007216:	07d9      	lsls	r1, r3, #31
 8007218:	d405      	bmi.n	8007226 <_vfiprintf_r+0x32>
 800721a:	89ab      	ldrh	r3, [r5, #12]
 800721c:	059a      	lsls	r2, r3, #22
 800721e:	d402      	bmi.n	8007226 <_vfiprintf_r+0x32>
 8007220:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007222:	f000 fba1 	bl	8007968 <__retarget_lock_acquire_recursive>
 8007226:	89ab      	ldrh	r3, [r5, #12]
 8007228:	071b      	lsls	r3, r3, #28
 800722a:	d501      	bpl.n	8007230 <_vfiprintf_r+0x3c>
 800722c:	692b      	ldr	r3, [r5, #16]
 800722e:	b9eb      	cbnz	r3, 800726c <_vfiprintf_r+0x78>
 8007230:	4629      	mov	r1, r5
 8007232:	4630      	mov	r0, r6
 8007234:	f000 f96e 	bl	8007514 <__swsetup_r>
 8007238:	b1c0      	cbz	r0, 800726c <_vfiprintf_r+0x78>
 800723a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800723c:	07dc      	lsls	r4, r3, #31
 800723e:	d50e      	bpl.n	800725e <_vfiprintf_r+0x6a>
 8007240:	f04f 30ff 	mov.w	r0, #4294967295
 8007244:	b01d      	add	sp, #116	; 0x74
 8007246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800724a:	4b7b      	ldr	r3, [pc, #492]	; (8007438 <_vfiprintf_r+0x244>)
 800724c:	429d      	cmp	r5, r3
 800724e:	d101      	bne.n	8007254 <_vfiprintf_r+0x60>
 8007250:	68b5      	ldr	r5, [r6, #8]
 8007252:	e7df      	b.n	8007214 <_vfiprintf_r+0x20>
 8007254:	4b79      	ldr	r3, [pc, #484]	; (800743c <_vfiprintf_r+0x248>)
 8007256:	429d      	cmp	r5, r3
 8007258:	bf08      	it	eq
 800725a:	68f5      	ldreq	r5, [r6, #12]
 800725c:	e7da      	b.n	8007214 <_vfiprintf_r+0x20>
 800725e:	89ab      	ldrh	r3, [r5, #12]
 8007260:	0598      	lsls	r0, r3, #22
 8007262:	d4ed      	bmi.n	8007240 <_vfiprintf_r+0x4c>
 8007264:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007266:	f000 fb80 	bl	800796a <__retarget_lock_release_recursive>
 800726a:	e7e9      	b.n	8007240 <_vfiprintf_r+0x4c>
 800726c:	2300      	movs	r3, #0
 800726e:	9309      	str	r3, [sp, #36]	; 0x24
 8007270:	2320      	movs	r3, #32
 8007272:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007276:	2330      	movs	r3, #48	; 0x30
 8007278:	f04f 0901 	mov.w	r9, #1
 800727c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007280:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007440 <_vfiprintf_r+0x24c>
 8007284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007288:	4623      	mov	r3, r4
 800728a:	469a      	mov	sl, r3
 800728c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007290:	b10a      	cbz	r2, 8007296 <_vfiprintf_r+0xa2>
 8007292:	2a25      	cmp	r2, #37	; 0x25
 8007294:	d1f9      	bne.n	800728a <_vfiprintf_r+0x96>
 8007296:	ebba 0b04 	subs.w	fp, sl, r4
 800729a:	d00b      	beq.n	80072b4 <_vfiprintf_r+0xc0>
 800729c:	465b      	mov	r3, fp
 800729e:	4622      	mov	r2, r4
 80072a0:	4629      	mov	r1, r5
 80072a2:	4630      	mov	r0, r6
 80072a4:	f7ff ff93 	bl	80071ce <__sfputs_r>
 80072a8:	3001      	adds	r0, #1
 80072aa:	f000 80aa 	beq.w	8007402 <_vfiprintf_r+0x20e>
 80072ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072b0:	445a      	add	r2, fp
 80072b2:	9209      	str	r2, [sp, #36]	; 0x24
 80072b4:	f89a 3000 	ldrb.w	r3, [sl]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	f000 80a2 	beq.w	8007402 <_vfiprintf_r+0x20e>
 80072be:	2300      	movs	r3, #0
 80072c0:	f04f 32ff 	mov.w	r2, #4294967295
 80072c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072c8:	f10a 0a01 	add.w	sl, sl, #1
 80072cc:	9304      	str	r3, [sp, #16]
 80072ce:	9307      	str	r3, [sp, #28]
 80072d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072d4:	931a      	str	r3, [sp, #104]	; 0x68
 80072d6:	4654      	mov	r4, sl
 80072d8:	2205      	movs	r2, #5
 80072da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072de:	4858      	ldr	r0, [pc, #352]	; (8007440 <_vfiprintf_r+0x24c>)
 80072e0:	f7ff fa74 	bl	80067cc <memchr>
 80072e4:	9a04      	ldr	r2, [sp, #16]
 80072e6:	b9d8      	cbnz	r0, 8007320 <_vfiprintf_r+0x12c>
 80072e8:	06d1      	lsls	r1, r2, #27
 80072ea:	bf44      	itt	mi
 80072ec:	2320      	movmi	r3, #32
 80072ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072f2:	0713      	lsls	r3, r2, #28
 80072f4:	bf44      	itt	mi
 80072f6:	232b      	movmi	r3, #43	; 0x2b
 80072f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072fc:	f89a 3000 	ldrb.w	r3, [sl]
 8007300:	2b2a      	cmp	r3, #42	; 0x2a
 8007302:	d015      	beq.n	8007330 <_vfiprintf_r+0x13c>
 8007304:	4654      	mov	r4, sl
 8007306:	2000      	movs	r0, #0
 8007308:	f04f 0c0a 	mov.w	ip, #10
 800730c:	9a07      	ldr	r2, [sp, #28]
 800730e:	4621      	mov	r1, r4
 8007310:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007314:	3b30      	subs	r3, #48	; 0x30
 8007316:	2b09      	cmp	r3, #9
 8007318:	d94e      	bls.n	80073b8 <_vfiprintf_r+0x1c4>
 800731a:	b1b0      	cbz	r0, 800734a <_vfiprintf_r+0x156>
 800731c:	9207      	str	r2, [sp, #28]
 800731e:	e014      	b.n	800734a <_vfiprintf_r+0x156>
 8007320:	eba0 0308 	sub.w	r3, r0, r8
 8007324:	fa09 f303 	lsl.w	r3, r9, r3
 8007328:	4313      	orrs	r3, r2
 800732a:	46a2      	mov	sl, r4
 800732c:	9304      	str	r3, [sp, #16]
 800732e:	e7d2      	b.n	80072d6 <_vfiprintf_r+0xe2>
 8007330:	9b03      	ldr	r3, [sp, #12]
 8007332:	1d19      	adds	r1, r3, #4
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	9103      	str	r1, [sp, #12]
 8007338:	2b00      	cmp	r3, #0
 800733a:	bfbb      	ittet	lt
 800733c:	425b      	neglt	r3, r3
 800733e:	f042 0202 	orrlt.w	r2, r2, #2
 8007342:	9307      	strge	r3, [sp, #28]
 8007344:	9307      	strlt	r3, [sp, #28]
 8007346:	bfb8      	it	lt
 8007348:	9204      	strlt	r2, [sp, #16]
 800734a:	7823      	ldrb	r3, [r4, #0]
 800734c:	2b2e      	cmp	r3, #46	; 0x2e
 800734e:	d10c      	bne.n	800736a <_vfiprintf_r+0x176>
 8007350:	7863      	ldrb	r3, [r4, #1]
 8007352:	2b2a      	cmp	r3, #42	; 0x2a
 8007354:	d135      	bne.n	80073c2 <_vfiprintf_r+0x1ce>
 8007356:	9b03      	ldr	r3, [sp, #12]
 8007358:	3402      	adds	r4, #2
 800735a:	1d1a      	adds	r2, r3, #4
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	9203      	str	r2, [sp, #12]
 8007360:	2b00      	cmp	r3, #0
 8007362:	bfb8      	it	lt
 8007364:	f04f 33ff 	movlt.w	r3, #4294967295
 8007368:	9305      	str	r3, [sp, #20]
 800736a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007444 <_vfiprintf_r+0x250>
 800736e:	2203      	movs	r2, #3
 8007370:	4650      	mov	r0, sl
 8007372:	7821      	ldrb	r1, [r4, #0]
 8007374:	f7ff fa2a 	bl	80067cc <memchr>
 8007378:	b140      	cbz	r0, 800738c <_vfiprintf_r+0x198>
 800737a:	2340      	movs	r3, #64	; 0x40
 800737c:	eba0 000a 	sub.w	r0, r0, sl
 8007380:	fa03 f000 	lsl.w	r0, r3, r0
 8007384:	9b04      	ldr	r3, [sp, #16]
 8007386:	3401      	adds	r4, #1
 8007388:	4303      	orrs	r3, r0
 800738a:	9304      	str	r3, [sp, #16]
 800738c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007390:	2206      	movs	r2, #6
 8007392:	482d      	ldr	r0, [pc, #180]	; (8007448 <_vfiprintf_r+0x254>)
 8007394:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007398:	f7ff fa18 	bl	80067cc <memchr>
 800739c:	2800      	cmp	r0, #0
 800739e:	d03f      	beq.n	8007420 <_vfiprintf_r+0x22c>
 80073a0:	4b2a      	ldr	r3, [pc, #168]	; (800744c <_vfiprintf_r+0x258>)
 80073a2:	bb1b      	cbnz	r3, 80073ec <_vfiprintf_r+0x1f8>
 80073a4:	9b03      	ldr	r3, [sp, #12]
 80073a6:	3307      	adds	r3, #7
 80073a8:	f023 0307 	bic.w	r3, r3, #7
 80073ac:	3308      	adds	r3, #8
 80073ae:	9303      	str	r3, [sp, #12]
 80073b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073b2:	443b      	add	r3, r7
 80073b4:	9309      	str	r3, [sp, #36]	; 0x24
 80073b6:	e767      	b.n	8007288 <_vfiprintf_r+0x94>
 80073b8:	460c      	mov	r4, r1
 80073ba:	2001      	movs	r0, #1
 80073bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80073c0:	e7a5      	b.n	800730e <_vfiprintf_r+0x11a>
 80073c2:	2300      	movs	r3, #0
 80073c4:	f04f 0c0a 	mov.w	ip, #10
 80073c8:	4619      	mov	r1, r3
 80073ca:	3401      	adds	r4, #1
 80073cc:	9305      	str	r3, [sp, #20]
 80073ce:	4620      	mov	r0, r4
 80073d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073d4:	3a30      	subs	r2, #48	; 0x30
 80073d6:	2a09      	cmp	r2, #9
 80073d8:	d903      	bls.n	80073e2 <_vfiprintf_r+0x1ee>
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d0c5      	beq.n	800736a <_vfiprintf_r+0x176>
 80073de:	9105      	str	r1, [sp, #20]
 80073e0:	e7c3      	b.n	800736a <_vfiprintf_r+0x176>
 80073e2:	4604      	mov	r4, r0
 80073e4:	2301      	movs	r3, #1
 80073e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80073ea:	e7f0      	b.n	80073ce <_vfiprintf_r+0x1da>
 80073ec:	ab03      	add	r3, sp, #12
 80073ee:	9300      	str	r3, [sp, #0]
 80073f0:	462a      	mov	r2, r5
 80073f2:	4630      	mov	r0, r6
 80073f4:	4b16      	ldr	r3, [pc, #88]	; (8007450 <_vfiprintf_r+0x25c>)
 80073f6:	a904      	add	r1, sp, #16
 80073f8:	f7fd ff9e 	bl	8005338 <_printf_float>
 80073fc:	4607      	mov	r7, r0
 80073fe:	1c78      	adds	r0, r7, #1
 8007400:	d1d6      	bne.n	80073b0 <_vfiprintf_r+0x1bc>
 8007402:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007404:	07d9      	lsls	r1, r3, #31
 8007406:	d405      	bmi.n	8007414 <_vfiprintf_r+0x220>
 8007408:	89ab      	ldrh	r3, [r5, #12]
 800740a:	059a      	lsls	r2, r3, #22
 800740c:	d402      	bmi.n	8007414 <_vfiprintf_r+0x220>
 800740e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007410:	f000 faab 	bl	800796a <__retarget_lock_release_recursive>
 8007414:	89ab      	ldrh	r3, [r5, #12]
 8007416:	065b      	lsls	r3, r3, #25
 8007418:	f53f af12 	bmi.w	8007240 <_vfiprintf_r+0x4c>
 800741c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800741e:	e711      	b.n	8007244 <_vfiprintf_r+0x50>
 8007420:	ab03      	add	r3, sp, #12
 8007422:	9300      	str	r3, [sp, #0]
 8007424:	462a      	mov	r2, r5
 8007426:	4630      	mov	r0, r6
 8007428:	4b09      	ldr	r3, [pc, #36]	; (8007450 <_vfiprintf_r+0x25c>)
 800742a:	a904      	add	r1, sp, #16
 800742c:	f7fe fa20 	bl	8005870 <_printf_i>
 8007430:	e7e4      	b.n	80073fc <_vfiprintf_r+0x208>
 8007432:	bf00      	nop
 8007434:	08008774 	.word	0x08008774
 8007438:	08008794 	.word	0x08008794
 800743c:	08008754 	.word	0x08008754
 8007440:	08008642 	.word	0x08008642
 8007444:	08008648 	.word	0x08008648
 8007448:	0800864c 	.word	0x0800864c
 800744c:	08005339 	.word	0x08005339
 8007450:	080071cf 	.word	0x080071cf

08007454 <__swbuf_r>:
 8007454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007456:	460e      	mov	r6, r1
 8007458:	4614      	mov	r4, r2
 800745a:	4605      	mov	r5, r0
 800745c:	b118      	cbz	r0, 8007466 <__swbuf_r+0x12>
 800745e:	6983      	ldr	r3, [r0, #24]
 8007460:	b90b      	cbnz	r3, 8007466 <__swbuf_r+0x12>
 8007462:	f000 f9e3 	bl	800782c <__sinit>
 8007466:	4b21      	ldr	r3, [pc, #132]	; (80074ec <__swbuf_r+0x98>)
 8007468:	429c      	cmp	r4, r3
 800746a:	d12b      	bne.n	80074c4 <__swbuf_r+0x70>
 800746c:	686c      	ldr	r4, [r5, #4]
 800746e:	69a3      	ldr	r3, [r4, #24]
 8007470:	60a3      	str	r3, [r4, #8]
 8007472:	89a3      	ldrh	r3, [r4, #12]
 8007474:	071a      	lsls	r2, r3, #28
 8007476:	d52f      	bpl.n	80074d8 <__swbuf_r+0x84>
 8007478:	6923      	ldr	r3, [r4, #16]
 800747a:	b36b      	cbz	r3, 80074d8 <__swbuf_r+0x84>
 800747c:	6923      	ldr	r3, [r4, #16]
 800747e:	6820      	ldr	r0, [r4, #0]
 8007480:	b2f6      	uxtb	r6, r6
 8007482:	1ac0      	subs	r0, r0, r3
 8007484:	6963      	ldr	r3, [r4, #20]
 8007486:	4637      	mov	r7, r6
 8007488:	4283      	cmp	r3, r0
 800748a:	dc04      	bgt.n	8007496 <__swbuf_r+0x42>
 800748c:	4621      	mov	r1, r4
 800748e:	4628      	mov	r0, r5
 8007490:	f000 f938 	bl	8007704 <_fflush_r>
 8007494:	bb30      	cbnz	r0, 80074e4 <__swbuf_r+0x90>
 8007496:	68a3      	ldr	r3, [r4, #8]
 8007498:	3001      	adds	r0, #1
 800749a:	3b01      	subs	r3, #1
 800749c:	60a3      	str	r3, [r4, #8]
 800749e:	6823      	ldr	r3, [r4, #0]
 80074a0:	1c5a      	adds	r2, r3, #1
 80074a2:	6022      	str	r2, [r4, #0]
 80074a4:	701e      	strb	r6, [r3, #0]
 80074a6:	6963      	ldr	r3, [r4, #20]
 80074a8:	4283      	cmp	r3, r0
 80074aa:	d004      	beq.n	80074b6 <__swbuf_r+0x62>
 80074ac:	89a3      	ldrh	r3, [r4, #12]
 80074ae:	07db      	lsls	r3, r3, #31
 80074b0:	d506      	bpl.n	80074c0 <__swbuf_r+0x6c>
 80074b2:	2e0a      	cmp	r6, #10
 80074b4:	d104      	bne.n	80074c0 <__swbuf_r+0x6c>
 80074b6:	4621      	mov	r1, r4
 80074b8:	4628      	mov	r0, r5
 80074ba:	f000 f923 	bl	8007704 <_fflush_r>
 80074be:	b988      	cbnz	r0, 80074e4 <__swbuf_r+0x90>
 80074c0:	4638      	mov	r0, r7
 80074c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074c4:	4b0a      	ldr	r3, [pc, #40]	; (80074f0 <__swbuf_r+0x9c>)
 80074c6:	429c      	cmp	r4, r3
 80074c8:	d101      	bne.n	80074ce <__swbuf_r+0x7a>
 80074ca:	68ac      	ldr	r4, [r5, #8]
 80074cc:	e7cf      	b.n	800746e <__swbuf_r+0x1a>
 80074ce:	4b09      	ldr	r3, [pc, #36]	; (80074f4 <__swbuf_r+0xa0>)
 80074d0:	429c      	cmp	r4, r3
 80074d2:	bf08      	it	eq
 80074d4:	68ec      	ldreq	r4, [r5, #12]
 80074d6:	e7ca      	b.n	800746e <__swbuf_r+0x1a>
 80074d8:	4621      	mov	r1, r4
 80074da:	4628      	mov	r0, r5
 80074dc:	f000 f81a 	bl	8007514 <__swsetup_r>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	d0cb      	beq.n	800747c <__swbuf_r+0x28>
 80074e4:	f04f 37ff 	mov.w	r7, #4294967295
 80074e8:	e7ea      	b.n	80074c0 <__swbuf_r+0x6c>
 80074ea:	bf00      	nop
 80074ec:	08008774 	.word	0x08008774
 80074f0:	08008794 	.word	0x08008794
 80074f4:	08008754 	.word	0x08008754

080074f8 <__ascii_wctomb>:
 80074f8:	4603      	mov	r3, r0
 80074fa:	4608      	mov	r0, r1
 80074fc:	b141      	cbz	r1, 8007510 <__ascii_wctomb+0x18>
 80074fe:	2aff      	cmp	r2, #255	; 0xff
 8007500:	d904      	bls.n	800750c <__ascii_wctomb+0x14>
 8007502:	228a      	movs	r2, #138	; 0x8a
 8007504:	f04f 30ff 	mov.w	r0, #4294967295
 8007508:	601a      	str	r2, [r3, #0]
 800750a:	4770      	bx	lr
 800750c:	2001      	movs	r0, #1
 800750e:	700a      	strb	r2, [r1, #0]
 8007510:	4770      	bx	lr
	...

08007514 <__swsetup_r>:
 8007514:	4b32      	ldr	r3, [pc, #200]	; (80075e0 <__swsetup_r+0xcc>)
 8007516:	b570      	push	{r4, r5, r6, lr}
 8007518:	681d      	ldr	r5, [r3, #0]
 800751a:	4606      	mov	r6, r0
 800751c:	460c      	mov	r4, r1
 800751e:	b125      	cbz	r5, 800752a <__swsetup_r+0x16>
 8007520:	69ab      	ldr	r3, [r5, #24]
 8007522:	b913      	cbnz	r3, 800752a <__swsetup_r+0x16>
 8007524:	4628      	mov	r0, r5
 8007526:	f000 f981 	bl	800782c <__sinit>
 800752a:	4b2e      	ldr	r3, [pc, #184]	; (80075e4 <__swsetup_r+0xd0>)
 800752c:	429c      	cmp	r4, r3
 800752e:	d10f      	bne.n	8007550 <__swsetup_r+0x3c>
 8007530:	686c      	ldr	r4, [r5, #4]
 8007532:	89a3      	ldrh	r3, [r4, #12]
 8007534:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007538:	0719      	lsls	r1, r3, #28
 800753a:	d42c      	bmi.n	8007596 <__swsetup_r+0x82>
 800753c:	06dd      	lsls	r5, r3, #27
 800753e:	d411      	bmi.n	8007564 <__swsetup_r+0x50>
 8007540:	2309      	movs	r3, #9
 8007542:	6033      	str	r3, [r6, #0]
 8007544:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007548:	f04f 30ff 	mov.w	r0, #4294967295
 800754c:	81a3      	strh	r3, [r4, #12]
 800754e:	e03e      	b.n	80075ce <__swsetup_r+0xba>
 8007550:	4b25      	ldr	r3, [pc, #148]	; (80075e8 <__swsetup_r+0xd4>)
 8007552:	429c      	cmp	r4, r3
 8007554:	d101      	bne.n	800755a <__swsetup_r+0x46>
 8007556:	68ac      	ldr	r4, [r5, #8]
 8007558:	e7eb      	b.n	8007532 <__swsetup_r+0x1e>
 800755a:	4b24      	ldr	r3, [pc, #144]	; (80075ec <__swsetup_r+0xd8>)
 800755c:	429c      	cmp	r4, r3
 800755e:	bf08      	it	eq
 8007560:	68ec      	ldreq	r4, [r5, #12]
 8007562:	e7e6      	b.n	8007532 <__swsetup_r+0x1e>
 8007564:	0758      	lsls	r0, r3, #29
 8007566:	d512      	bpl.n	800758e <__swsetup_r+0x7a>
 8007568:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800756a:	b141      	cbz	r1, 800757e <__swsetup_r+0x6a>
 800756c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007570:	4299      	cmp	r1, r3
 8007572:	d002      	beq.n	800757a <__swsetup_r+0x66>
 8007574:	4630      	mov	r0, r6
 8007576:	f7ff fcdb 	bl	8006f30 <_free_r>
 800757a:	2300      	movs	r3, #0
 800757c:	6363      	str	r3, [r4, #52]	; 0x34
 800757e:	89a3      	ldrh	r3, [r4, #12]
 8007580:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007584:	81a3      	strh	r3, [r4, #12]
 8007586:	2300      	movs	r3, #0
 8007588:	6063      	str	r3, [r4, #4]
 800758a:	6923      	ldr	r3, [r4, #16]
 800758c:	6023      	str	r3, [r4, #0]
 800758e:	89a3      	ldrh	r3, [r4, #12]
 8007590:	f043 0308 	orr.w	r3, r3, #8
 8007594:	81a3      	strh	r3, [r4, #12]
 8007596:	6923      	ldr	r3, [r4, #16]
 8007598:	b94b      	cbnz	r3, 80075ae <__swsetup_r+0x9a>
 800759a:	89a3      	ldrh	r3, [r4, #12]
 800759c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80075a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075a4:	d003      	beq.n	80075ae <__swsetup_r+0x9a>
 80075a6:	4621      	mov	r1, r4
 80075a8:	4630      	mov	r0, r6
 80075aa:	f000 fa05 	bl	80079b8 <__smakebuf_r>
 80075ae:	89a0      	ldrh	r0, [r4, #12]
 80075b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80075b4:	f010 0301 	ands.w	r3, r0, #1
 80075b8:	d00a      	beq.n	80075d0 <__swsetup_r+0xbc>
 80075ba:	2300      	movs	r3, #0
 80075bc:	60a3      	str	r3, [r4, #8]
 80075be:	6963      	ldr	r3, [r4, #20]
 80075c0:	425b      	negs	r3, r3
 80075c2:	61a3      	str	r3, [r4, #24]
 80075c4:	6923      	ldr	r3, [r4, #16]
 80075c6:	b943      	cbnz	r3, 80075da <__swsetup_r+0xc6>
 80075c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80075cc:	d1ba      	bne.n	8007544 <__swsetup_r+0x30>
 80075ce:	bd70      	pop	{r4, r5, r6, pc}
 80075d0:	0781      	lsls	r1, r0, #30
 80075d2:	bf58      	it	pl
 80075d4:	6963      	ldrpl	r3, [r4, #20]
 80075d6:	60a3      	str	r3, [r4, #8]
 80075d8:	e7f4      	b.n	80075c4 <__swsetup_r+0xb0>
 80075da:	2000      	movs	r0, #0
 80075dc:	e7f7      	b.n	80075ce <__swsetup_r+0xba>
 80075de:	bf00      	nop
 80075e0:	20000018 	.word	0x20000018
 80075e4:	08008774 	.word	0x08008774
 80075e8:	08008794 	.word	0x08008794
 80075ec:	08008754 	.word	0x08008754

080075f0 <abort>:
 80075f0:	2006      	movs	r0, #6
 80075f2:	b508      	push	{r3, lr}
 80075f4:	f000 fa48 	bl	8007a88 <raise>
 80075f8:	2001      	movs	r0, #1
 80075fa:	f7fa f903 	bl	8001804 <_exit>
	...

08007600 <__sflush_r>:
 8007600:	898a      	ldrh	r2, [r1, #12]
 8007602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007604:	4605      	mov	r5, r0
 8007606:	0710      	lsls	r0, r2, #28
 8007608:	460c      	mov	r4, r1
 800760a:	d457      	bmi.n	80076bc <__sflush_r+0xbc>
 800760c:	684b      	ldr	r3, [r1, #4]
 800760e:	2b00      	cmp	r3, #0
 8007610:	dc04      	bgt.n	800761c <__sflush_r+0x1c>
 8007612:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007614:	2b00      	cmp	r3, #0
 8007616:	dc01      	bgt.n	800761c <__sflush_r+0x1c>
 8007618:	2000      	movs	r0, #0
 800761a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800761c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800761e:	2e00      	cmp	r6, #0
 8007620:	d0fa      	beq.n	8007618 <__sflush_r+0x18>
 8007622:	2300      	movs	r3, #0
 8007624:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007628:	682f      	ldr	r7, [r5, #0]
 800762a:	602b      	str	r3, [r5, #0]
 800762c:	d032      	beq.n	8007694 <__sflush_r+0x94>
 800762e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007630:	89a3      	ldrh	r3, [r4, #12]
 8007632:	075a      	lsls	r2, r3, #29
 8007634:	d505      	bpl.n	8007642 <__sflush_r+0x42>
 8007636:	6863      	ldr	r3, [r4, #4]
 8007638:	1ac0      	subs	r0, r0, r3
 800763a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800763c:	b10b      	cbz	r3, 8007642 <__sflush_r+0x42>
 800763e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007640:	1ac0      	subs	r0, r0, r3
 8007642:	2300      	movs	r3, #0
 8007644:	4602      	mov	r2, r0
 8007646:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007648:	4628      	mov	r0, r5
 800764a:	6a21      	ldr	r1, [r4, #32]
 800764c:	47b0      	blx	r6
 800764e:	1c43      	adds	r3, r0, #1
 8007650:	89a3      	ldrh	r3, [r4, #12]
 8007652:	d106      	bne.n	8007662 <__sflush_r+0x62>
 8007654:	6829      	ldr	r1, [r5, #0]
 8007656:	291d      	cmp	r1, #29
 8007658:	d82c      	bhi.n	80076b4 <__sflush_r+0xb4>
 800765a:	4a29      	ldr	r2, [pc, #164]	; (8007700 <__sflush_r+0x100>)
 800765c:	40ca      	lsrs	r2, r1
 800765e:	07d6      	lsls	r6, r2, #31
 8007660:	d528      	bpl.n	80076b4 <__sflush_r+0xb4>
 8007662:	2200      	movs	r2, #0
 8007664:	6062      	str	r2, [r4, #4]
 8007666:	6922      	ldr	r2, [r4, #16]
 8007668:	04d9      	lsls	r1, r3, #19
 800766a:	6022      	str	r2, [r4, #0]
 800766c:	d504      	bpl.n	8007678 <__sflush_r+0x78>
 800766e:	1c42      	adds	r2, r0, #1
 8007670:	d101      	bne.n	8007676 <__sflush_r+0x76>
 8007672:	682b      	ldr	r3, [r5, #0]
 8007674:	b903      	cbnz	r3, 8007678 <__sflush_r+0x78>
 8007676:	6560      	str	r0, [r4, #84]	; 0x54
 8007678:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800767a:	602f      	str	r7, [r5, #0]
 800767c:	2900      	cmp	r1, #0
 800767e:	d0cb      	beq.n	8007618 <__sflush_r+0x18>
 8007680:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007684:	4299      	cmp	r1, r3
 8007686:	d002      	beq.n	800768e <__sflush_r+0x8e>
 8007688:	4628      	mov	r0, r5
 800768a:	f7ff fc51 	bl	8006f30 <_free_r>
 800768e:	2000      	movs	r0, #0
 8007690:	6360      	str	r0, [r4, #52]	; 0x34
 8007692:	e7c2      	b.n	800761a <__sflush_r+0x1a>
 8007694:	6a21      	ldr	r1, [r4, #32]
 8007696:	2301      	movs	r3, #1
 8007698:	4628      	mov	r0, r5
 800769a:	47b0      	blx	r6
 800769c:	1c41      	adds	r1, r0, #1
 800769e:	d1c7      	bne.n	8007630 <__sflush_r+0x30>
 80076a0:	682b      	ldr	r3, [r5, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d0c4      	beq.n	8007630 <__sflush_r+0x30>
 80076a6:	2b1d      	cmp	r3, #29
 80076a8:	d001      	beq.n	80076ae <__sflush_r+0xae>
 80076aa:	2b16      	cmp	r3, #22
 80076ac:	d101      	bne.n	80076b2 <__sflush_r+0xb2>
 80076ae:	602f      	str	r7, [r5, #0]
 80076b0:	e7b2      	b.n	8007618 <__sflush_r+0x18>
 80076b2:	89a3      	ldrh	r3, [r4, #12]
 80076b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076b8:	81a3      	strh	r3, [r4, #12]
 80076ba:	e7ae      	b.n	800761a <__sflush_r+0x1a>
 80076bc:	690f      	ldr	r7, [r1, #16]
 80076be:	2f00      	cmp	r7, #0
 80076c0:	d0aa      	beq.n	8007618 <__sflush_r+0x18>
 80076c2:	0793      	lsls	r3, r2, #30
 80076c4:	bf18      	it	ne
 80076c6:	2300      	movne	r3, #0
 80076c8:	680e      	ldr	r6, [r1, #0]
 80076ca:	bf08      	it	eq
 80076cc:	694b      	ldreq	r3, [r1, #20]
 80076ce:	1bf6      	subs	r6, r6, r7
 80076d0:	600f      	str	r7, [r1, #0]
 80076d2:	608b      	str	r3, [r1, #8]
 80076d4:	2e00      	cmp	r6, #0
 80076d6:	dd9f      	ble.n	8007618 <__sflush_r+0x18>
 80076d8:	4633      	mov	r3, r6
 80076da:	463a      	mov	r2, r7
 80076dc:	4628      	mov	r0, r5
 80076de:	6a21      	ldr	r1, [r4, #32]
 80076e0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80076e4:	47e0      	blx	ip
 80076e6:	2800      	cmp	r0, #0
 80076e8:	dc06      	bgt.n	80076f8 <__sflush_r+0xf8>
 80076ea:	89a3      	ldrh	r3, [r4, #12]
 80076ec:	f04f 30ff 	mov.w	r0, #4294967295
 80076f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076f4:	81a3      	strh	r3, [r4, #12]
 80076f6:	e790      	b.n	800761a <__sflush_r+0x1a>
 80076f8:	4407      	add	r7, r0
 80076fa:	1a36      	subs	r6, r6, r0
 80076fc:	e7ea      	b.n	80076d4 <__sflush_r+0xd4>
 80076fe:	bf00      	nop
 8007700:	20400001 	.word	0x20400001

08007704 <_fflush_r>:
 8007704:	b538      	push	{r3, r4, r5, lr}
 8007706:	690b      	ldr	r3, [r1, #16]
 8007708:	4605      	mov	r5, r0
 800770a:	460c      	mov	r4, r1
 800770c:	b913      	cbnz	r3, 8007714 <_fflush_r+0x10>
 800770e:	2500      	movs	r5, #0
 8007710:	4628      	mov	r0, r5
 8007712:	bd38      	pop	{r3, r4, r5, pc}
 8007714:	b118      	cbz	r0, 800771e <_fflush_r+0x1a>
 8007716:	6983      	ldr	r3, [r0, #24]
 8007718:	b90b      	cbnz	r3, 800771e <_fflush_r+0x1a>
 800771a:	f000 f887 	bl	800782c <__sinit>
 800771e:	4b14      	ldr	r3, [pc, #80]	; (8007770 <_fflush_r+0x6c>)
 8007720:	429c      	cmp	r4, r3
 8007722:	d11b      	bne.n	800775c <_fflush_r+0x58>
 8007724:	686c      	ldr	r4, [r5, #4]
 8007726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d0ef      	beq.n	800770e <_fflush_r+0xa>
 800772e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007730:	07d0      	lsls	r0, r2, #31
 8007732:	d404      	bmi.n	800773e <_fflush_r+0x3a>
 8007734:	0599      	lsls	r1, r3, #22
 8007736:	d402      	bmi.n	800773e <_fflush_r+0x3a>
 8007738:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800773a:	f000 f915 	bl	8007968 <__retarget_lock_acquire_recursive>
 800773e:	4628      	mov	r0, r5
 8007740:	4621      	mov	r1, r4
 8007742:	f7ff ff5d 	bl	8007600 <__sflush_r>
 8007746:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007748:	4605      	mov	r5, r0
 800774a:	07da      	lsls	r2, r3, #31
 800774c:	d4e0      	bmi.n	8007710 <_fflush_r+0xc>
 800774e:	89a3      	ldrh	r3, [r4, #12]
 8007750:	059b      	lsls	r3, r3, #22
 8007752:	d4dd      	bmi.n	8007710 <_fflush_r+0xc>
 8007754:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007756:	f000 f908 	bl	800796a <__retarget_lock_release_recursive>
 800775a:	e7d9      	b.n	8007710 <_fflush_r+0xc>
 800775c:	4b05      	ldr	r3, [pc, #20]	; (8007774 <_fflush_r+0x70>)
 800775e:	429c      	cmp	r4, r3
 8007760:	d101      	bne.n	8007766 <_fflush_r+0x62>
 8007762:	68ac      	ldr	r4, [r5, #8]
 8007764:	e7df      	b.n	8007726 <_fflush_r+0x22>
 8007766:	4b04      	ldr	r3, [pc, #16]	; (8007778 <_fflush_r+0x74>)
 8007768:	429c      	cmp	r4, r3
 800776a:	bf08      	it	eq
 800776c:	68ec      	ldreq	r4, [r5, #12]
 800776e:	e7da      	b.n	8007726 <_fflush_r+0x22>
 8007770:	08008774 	.word	0x08008774
 8007774:	08008794 	.word	0x08008794
 8007778:	08008754 	.word	0x08008754

0800777c <std>:
 800777c:	2300      	movs	r3, #0
 800777e:	b510      	push	{r4, lr}
 8007780:	4604      	mov	r4, r0
 8007782:	e9c0 3300 	strd	r3, r3, [r0]
 8007786:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800778a:	6083      	str	r3, [r0, #8]
 800778c:	8181      	strh	r1, [r0, #12]
 800778e:	6643      	str	r3, [r0, #100]	; 0x64
 8007790:	81c2      	strh	r2, [r0, #14]
 8007792:	6183      	str	r3, [r0, #24]
 8007794:	4619      	mov	r1, r3
 8007796:	2208      	movs	r2, #8
 8007798:	305c      	adds	r0, #92	; 0x5c
 800779a:	f7fd fd27 	bl	80051ec <memset>
 800779e:	4b05      	ldr	r3, [pc, #20]	; (80077b4 <std+0x38>)
 80077a0:	6224      	str	r4, [r4, #32]
 80077a2:	6263      	str	r3, [r4, #36]	; 0x24
 80077a4:	4b04      	ldr	r3, [pc, #16]	; (80077b8 <std+0x3c>)
 80077a6:	62a3      	str	r3, [r4, #40]	; 0x28
 80077a8:	4b04      	ldr	r3, [pc, #16]	; (80077bc <std+0x40>)
 80077aa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80077ac:	4b04      	ldr	r3, [pc, #16]	; (80077c0 <std+0x44>)
 80077ae:	6323      	str	r3, [r4, #48]	; 0x30
 80077b0:	bd10      	pop	{r4, pc}
 80077b2:	bf00      	nop
 80077b4:	08007ac1 	.word	0x08007ac1
 80077b8:	08007ae3 	.word	0x08007ae3
 80077bc:	08007b1b 	.word	0x08007b1b
 80077c0:	08007b3f 	.word	0x08007b3f

080077c4 <_cleanup_r>:
 80077c4:	4901      	ldr	r1, [pc, #4]	; (80077cc <_cleanup_r+0x8>)
 80077c6:	f000 b8af 	b.w	8007928 <_fwalk_reent>
 80077ca:	bf00      	nop
 80077cc:	08007705 	.word	0x08007705

080077d0 <__sfmoreglue>:
 80077d0:	2268      	movs	r2, #104	; 0x68
 80077d2:	b570      	push	{r4, r5, r6, lr}
 80077d4:	1e4d      	subs	r5, r1, #1
 80077d6:	4355      	muls	r5, r2
 80077d8:	460e      	mov	r6, r1
 80077da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80077de:	f7ff fc0f 	bl	8007000 <_malloc_r>
 80077e2:	4604      	mov	r4, r0
 80077e4:	b140      	cbz	r0, 80077f8 <__sfmoreglue+0x28>
 80077e6:	2100      	movs	r1, #0
 80077e8:	e9c0 1600 	strd	r1, r6, [r0]
 80077ec:	300c      	adds	r0, #12
 80077ee:	60a0      	str	r0, [r4, #8]
 80077f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80077f4:	f7fd fcfa 	bl	80051ec <memset>
 80077f8:	4620      	mov	r0, r4
 80077fa:	bd70      	pop	{r4, r5, r6, pc}

080077fc <__sfp_lock_acquire>:
 80077fc:	4801      	ldr	r0, [pc, #4]	; (8007804 <__sfp_lock_acquire+0x8>)
 80077fe:	f000 b8b3 	b.w	8007968 <__retarget_lock_acquire_recursive>
 8007802:	bf00      	nop
 8007804:	20001b71 	.word	0x20001b71

08007808 <__sfp_lock_release>:
 8007808:	4801      	ldr	r0, [pc, #4]	; (8007810 <__sfp_lock_release+0x8>)
 800780a:	f000 b8ae 	b.w	800796a <__retarget_lock_release_recursive>
 800780e:	bf00      	nop
 8007810:	20001b71 	.word	0x20001b71

08007814 <__sinit_lock_acquire>:
 8007814:	4801      	ldr	r0, [pc, #4]	; (800781c <__sinit_lock_acquire+0x8>)
 8007816:	f000 b8a7 	b.w	8007968 <__retarget_lock_acquire_recursive>
 800781a:	bf00      	nop
 800781c:	20001b72 	.word	0x20001b72

08007820 <__sinit_lock_release>:
 8007820:	4801      	ldr	r0, [pc, #4]	; (8007828 <__sinit_lock_release+0x8>)
 8007822:	f000 b8a2 	b.w	800796a <__retarget_lock_release_recursive>
 8007826:	bf00      	nop
 8007828:	20001b72 	.word	0x20001b72

0800782c <__sinit>:
 800782c:	b510      	push	{r4, lr}
 800782e:	4604      	mov	r4, r0
 8007830:	f7ff fff0 	bl	8007814 <__sinit_lock_acquire>
 8007834:	69a3      	ldr	r3, [r4, #24]
 8007836:	b11b      	cbz	r3, 8007840 <__sinit+0x14>
 8007838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800783c:	f7ff bff0 	b.w	8007820 <__sinit_lock_release>
 8007840:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007844:	6523      	str	r3, [r4, #80]	; 0x50
 8007846:	4b13      	ldr	r3, [pc, #76]	; (8007894 <__sinit+0x68>)
 8007848:	4a13      	ldr	r2, [pc, #76]	; (8007898 <__sinit+0x6c>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	62a2      	str	r2, [r4, #40]	; 0x28
 800784e:	42a3      	cmp	r3, r4
 8007850:	bf08      	it	eq
 8007852:	2301      	moveq	r3, #1
 8007854:	4620      	mov	r0, r4
 8007856:	bf08      	it	eq
 8007858:	61a3      	streq	r3, [r4, #24]
 800785a:	f000 f81f 	bl	800789c <__sfp>
 800785e:	6060      	str	r0, [r4, #4]
 8007860:	4620      	mov	r0, r4
 8007862:	f000 f81b 	bl	800789c <__sfp>
 8007866:	60a0      	str	r0, [r4, #8]
 8007868:	4620      	mov	r0, r4
 800786a:	f000 f817 	bl	800789c <__sfp>
 800786e:	2200      	movs	r2, #0
 8007870:	2104      	movs	r1, #4
 8007872:	60e0      	str	r0, [r4, #12]
 8007874:	6860      	ldr	r0, [r4, #4]
 8007876:	f7ff ff81 	bl	800777c <std>
 800787a:	2201      	movs	r2, #1
 800787c:	2109      	movs	r1, #9
 800787e:	68a0      	ldr	r0, [r4, #8]
 8007880:	f7ff ff7c 	bl	800777c <std>
 8007884:	2202      	movs	r2, #2
 8007886:	2112      	movs	r1, #18
 8007888:	68e0      	ldr	r0, [r4, #12]
 800788a:	f7ff ff77 	bl	800777c <std>
 800788e:	2301      	movs	r3, #1
 8007890:	61a3      	str	r3, [r4, #24]
 8007892:	e7d1      	b.n	8007838 <__sinit+0xc>
 8007894:	080083d8 	.word	0x080083d8
 8007898:	080077c5 	.word	0x080077c5

0800789c <__sfp>:
 800789c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800789e:	4607      	mov	r7, r0
 80078a0:	f7ff ffac 	bl	80077fc <__sfp_lock_acquire>
 80078a4:	4b1e      	ldr	r3, [pc, #120]	; (8007920 <__sfp+0x84>)
 80078a6:	681e      	ldr	r6, [r3, #0]
 80078a8:	69b3      	ldr	r3, [r6, #24]
 80078aa:	b913      	cbnz	r3, 80078b2 <__sfp+0x16>
 80078ac:	4630      	mov	r0, r6
 80078ae:	f7ff ffbd 	bl	800782c <__sinit>
 80078b2:	3648      	adds	r6, #72	; 0x48
 80078b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80078b8:	3b01      	subs	r3, #1
 80078ba:	d503      	bpl.n	80078c4 <__sfp+0x28>
 80078bc:	6833      	ldr	r3, [r6, #0]
 80078be:	b30b      	cbz	r3, 8007904 <__sfp+0x68>
 80078c0:	6836      	ldr	r6, [r6, #0]
 80078c2:	e7f7      	b.n	80078b4 <__sfp+0x18>
 80078c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80078c8:	b9d5      	cbnz	r5, 8007900 <__sfp+0x64>
 80078ca:	4b16      	ldr	r3, [pc, #88]	; (8007924 <__sfp+0x88>)
 80078cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80078d0:	60e3      	str	r3, [r4, #12]
 80078d2:	6665      	str	r5, [r4, #100]	; 0x64
 80078d4:	f000 f847 	bl	8007966 <__retarget_lock_init_recursive>
 80078d8:	f7ff ff96 	bl	8007808 <__sfp_lock_release>
 80078dc:	2208      	movs	r2, #8
 80078de:	4629      	mov	r1, r5
 80078e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80078e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80078e8:	6025      	str	r5, [r4, #0]
 80078ea:	61a5      	str	r5, [r4, #24]
 80078ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80078f0:	f7fd fc7c 	bl	80051ec <memset>
 80078f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80078f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80078fc:	4620      	mov	r0, r4
 80078fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007900:	3468      	adds	r4, #104	; 0x68
 8007902:	e7d9      	b.n	80078b8 <__sfp+0x1c>
 8007904:	2104      	movs	r1, #4
 8007906:	4638      	mov	r0, r7
 8007908:	f7ff ff62 	bl	80077d0 <__sfmoreglue>
 800790c:	4604      	mov	r4, r0
 800790e:	6030      	str	r0, [r6, #0]
 8007910:	2800      	cmp	r0, #0
 8007912:	d1d5      	bne.n	80078c0 <__sfp+0x24>
 8007914:	f7ff ff78 	bl	8007808 <__sfp_lock_release>
 8007918:	230c      	movs	r3, #12
 800791a:	603b      	str	r3, [r7, #0]
 800791c:	e7ee      	b.n	80078fc <__sfp+0x60>
 800791e:	bf00      	nop
 8007920:	080083d8 	.word	0x080083d8
 8007924:	ffff0001 	.word	0xffff0001

08007928 <_fwalk_reent>:
 8007928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800792c:	4606      	mov	r6, r0
 800792e:	4688      	mov	r8, r1
 8007930:	2700      	movs	r7, #0
 8007932:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007936:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800793a:	f1b9 0901 	subs.w	r9, r9, #1
 800793e:	d505      	bpl.n	800794c <_fwalk_reent+0x24>
 8007940:	6824      	ldr	r4, [r4, #0]
 8007942:	2c00      	cmp	r4, #0
 8007944:	d1f7      	bne.n	8007936 <_fwalk_reent+0xe>
 8007946:	4638      	mov	r0, r7
 8007948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800794c:	89ab      	ldrh	r3, [r5, #12]
 800794e:	2b01      	cmp	r3, #1
 8007950:	d907      	bls.n	8007962 <_fwalk_reent+0x3a>
 8007952:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007956:	3301      	adds	r3, #1
 8007958:	d003      	beq.n	8007962 <_fwalk_reent+0x3a>
 800795a:	4629      	mov	r1, r5
 800795c:	4630      	mov	r0, r6
 800795e:	47c0      	blx	r8
 8007960:	4307      	orrs	r7, r0
 8007962:	3568      	adds	r5, #104	; 0x68
 8007964:	e7e9      	b.n	800793a <_fwalk_reent+0x12>

08007966 <__retarget_lock_init_recursive>:
 8007966:	4770      	bx	lr

08007968 <__retarget_lock_acquire_recursive>:
 8007968:	4770      	bx	lr

0800796a <__retarget_lock_release_recursive>:
 800796a:	4770      	bx	lr

0800796c <__swhatbuf_r>:
 800796c:	b570      	push	{r4, r5, r6, lr}
 800796e:	460e      	mov	r6, r1
 8007970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007974:	4614      	mov	r4, r2
 8007976:	2900      	cmp	r1, #0
 8007978:	461d      	mov	r5, r3
 800797a:	b096      	sub	sp, #88	; 0x58
 800797c:	da08      	bge.n	8007990 <__swhatbuf_r+0x24>
 800797e:	2200      	movs	r2, #0
 8007980:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007984:	602a      	str	r2, [r5, #0]
 8007986:	061a      	lsls	r2, r3, #24
 8007988:	d410      	bmi.n	80079ac <__swhatbuf_r+0x40>
 800798a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800798e:	e00e      	b.n	80079ae <__swhatbuf_r+0x42>
 8007990:	466a      	mov	r2, sp
 8007992:	f000 f8fb 	bl	8007b8c <_fstat_r>
 8007996:	2800      	cmp	r0, #0
 8007998:	dbf1      	blt.n	800797e <__swhatbuf_r+0x12>
 800799a:	9a01      	ldr	r2, [sp, #4]
 800799c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80079a0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80079a4:	425a      	negs	r2, r3
 80079a6:	415a      	adcs	r2, r3
 80079a8:	602a      	str	r2, [r5, #0]
 80079aa:	e7ee      	b.n	800798a <__swhatbuf_r+0x1e>
 80079ac:	2340      	movs	r3, #64	; 0x40
 80079ae:	2000      	movs	r0, #0
 80079b0:	6023      	str	r3, [r4, #0]
 80079b2:	b016      	add	sp, #88	; 0x58
 80079b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080079b8 <__smakebuf_r>:
 80079b8:	898b      	ldrh	r3, [r1, #12]
 80079ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80079bc:	079d      	lsls	r5, r3, #30
 80079be:	4606      	mov	r6, r0
 80079c0:	460c      	mov	r4, r1
 80079c2:	d507      	bpl.n	80079d4 <__smakebuf_r+0x1c>
 80079c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80079c8:	6023      	str	r3, [r4, #0]
 80079ca:	6123      	str	r3, [r4, #16]
 80079cc:	2301      	movs	r3, #1
 80079ce:	6163      	str	r3, [r4, #20]
 80079d0:	b002      	add	sp, #8
 80079d2:	bd70      	pop	{r4, r5, r6, pc}
 80079d4:	466a      	mov	r2, sp
 80079d6:	ab01      	add	r3, sp, #4
 80079d8:	f7ff ffc8 	bl	800796c <__swhatbuf_r>
 80079dc:	9900      	ldr	r1, [sp, #0]
 80079de:	4605      	mov	r5, r0
 80079e0:	4630      	mov	r0, r6
 80079e2:	f7ff fb0d 	bl	8007000 <_malloc_r>
 80079e6:	b948      	cbnz	r0, 80079fc <__smakebuf_r+0x44>
 80079e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80079ec:	059a      	lsls	r2, r3, #22
 80079ee:	d4ef      	bmi.n	80079d0 <__smakebuf_r+0x18>
 80079f0:	f023 0303 	bic.w	r3, r3, #3
 80079f4:	f043 0302 	orr.w	r3, r3, #2
 80079f8:	81a3      	strh	r3, [r4, #12]
 80079fa:	e7e3      	b.n	80079c4 <__smakebuf_r+0xc>
 80079fc:	4b0d      	ldr	r3, [pc, #52]	; (8007a34 <__smakebuf_r+0x7c>)
 80079fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8007a00:	89a3      	ldrh	r3, [r4, #12]
 8007a02:	6020      	str	r0, [r4, #0]
 8007a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a08:	81a3      	strh	r3, [r4, #12]
 8007a0a:	9b00      	ldr	r3, [sp, #0]
 8007a0c:	6120      	str	r0, [r4, #16]
 8007a0e:	6163      	str	r3, [r4, #20]
 8007a10:	9b01      	ldr	r3, [sp, #4]
 8007a12:	b15b      	cbz	r3, 8007a2c <__smakebuf_r+0x74>
 8007a14:	4630      	mov	r0, r6
 8007a16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a1a:	f000 f8c9 	bl	8007bb0 <_isatty_r>
 8007a1e:	b128      	cbz	r0, 8007a2c <__smakebuf_r+0x74>
 8007a20:	89a3      	ldrh	r3, [r4, #12]
 8007a22:	f023 0303 	bic.w	r3, r3, #3
 8007a26:	f043 0301 	orr.w	r3, r3, #1
 8007a2a:	81a3      	strh	r3, [r4, #12]
 8007a2c:	89a0      	ldrh	r0, [r4, #12]
 8007a2e:	4305      	orrs	r5, r0
 8007a30:	81a5      	strh	r5, [r4, #12]
 8007a32:	e7cd      	b.n	80079d0 <__smakebuf_r+0x18>
 8007a34:	080077c5 	.word	0x080077c5

08007a38 <_raise_r>:
 8007a38:	291f      	cmp	r1, #31
 8007a3a:	b538      	push	{r3, r4, r5, lr}
 8007a3c:	4604      	mov	r4, r0
 8007a3e:	460d      	mov	r5, r1
 8007a40:	d904      	bls.n	8007a4c <_raise_r+0x14>
 8007a42:	2316      	movs	r3, #22
 8007a44:	6003      	str	r3, [r0, #0]
 8007a46:	f04f 30ff 	mov.w	r0, #4294967295
 8007a4a:	bd38      	pop	{r3, r4, r5, pc}
 8007a4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007a4e:	b112      	cbz	r2, 8007a56 <_raise_r+0x1e>
 8007a50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007a54:	b94b      	cbnz	r3, 8007a6a <_raise_r+0x32>
 8007a56:	4620      	mov	r0, r4
 8007a58:	f000 f830 	bl	8007abc <_getpid_r>
 8007a5c:	462a      	mov	r2, r5
 8007a5e:	4601      	mov	r1, r0
 8007a60:	4620      	mov	r0, r4
 8007a62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a66:	f000 b817 	b.w	8007a98 <_kill_r>
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d00a      	beq.n	8007a84 <_raise_r+0x4c>
 8007a6e:	1c59      	adds	r1, r3, #1
 8007a70:	d103      	bne.n	8007a7a <_raise_r+0x42>
 8007a72:	2316      	movs	r3, #22
 8007a74:	6003      	str	r3, [r0, #0]
 8007a76:	2001      	movs	r0, #1
 8007a78:	e7e7      	b.n	8007a4a <_raise_r+0x12>
 8007a7a:	2400      	movs	r4, #0
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007a82:	4798      	blx	r3
 8007a84:	2000      	movs	r0, #0
 8007a86:	e7e0      	b.n	8007a4a <_raise_r+0x12>

08007a88 <raise>:
 8007a88:	4b02      	ldr	r3, [pc, #8]	; (8007a94 <raise+0xc>)
 8007a8a:	4601      	mov	r1, r0
 8007a8c:	6818      	ldr	r0, [r3, #0]
 8007a8e:	f7ff bfd3 	b.w	8007a38 <_raise_r>
 8007a92:	bf00      	nop
 8007a94:	20000018 	.word	0x20000018

08007a98 <_kill_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	4d06      	ldr	r5, [pc, #24]	; (8007ab8 <_kill_r+0x20>)
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	4608      	mov	r0, r1
 8007aa2:	4611      	mov	r1, r2
 8007aa4:	602b      	str	r3, [r5, #0]
 8007aa6:	f7f9 fea5 	bl	80017f4 <_kill>
 8007aaa:	1c43      	adds	r3, r0, #1
 8007aac:	d102      	bne.n	8007ab4 <_kill_r+0x1c>
 8007aae:	682b      	ldr	r3, [r5, #0]
 8007ab0:	b103      	cbz	r3, 8007ab4 <_kill_r+0x1c>
 8007ab2:	6023      	str	r3, [r4, #0]
 8007ab4:	bd38      	pop	{r3, r4, r5, pc}
 8007ab6:	bf00      	nop
 8007ab8:	20001b6c 	.word	0x20001b6c

08007abc <_getpid_r>:
 8007abc:	f7f9 be98 	b.w	80017f0 <_getpid>

08007ac0 <__sread>:
 8007ac0:	b510      	push	{r4, lr}
 8007ac2:	460c      	mov	r4, r1
 8007ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac8:	f000 f894 	bl	8007bf4 <_read_r>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	bfab      	itete	ge
 8007ad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8007ad4:	181b      	addge	r3, r3, r0
 8007ad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007ada:	bfac      	ite	ge
 8007adc:	6563      	strge	r3, [r4, #84]	; 0x54
 8007ade:	81a3      	strhlt	r3, [r4, #12]
 8007ae0:	bd10      	pop	{r4, pc}

08007ae2 <__swrite>:
 8007ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae6:	461f      	mov	r7, r3
 8007ae8:	898b      	ldrh	r3, [r1, #12]
 8007aea:	4605      	mov	r5, r0
 8007aec:	05db      	lsls	r3, r3, #23
 8007aee:	460c      	mov	r4, r1
 8007af0:	4616      	mov	r6, r2
 8007af2:	d505      	bpl.n	8007b00 <__swrite+0x1e>
 8007af4:	2302      	movs	r3, #2
 8007af6:	2200      	movs	r2, #0
 8007af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007afc:	f000 f868 	bl	8007bd0 <_lseek_r>
 8007b00:	89a3      	ldrh	r3, [r4, #12]
 8007b02:	4632      	mov	r2, r6
 8007b04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b08:	81a3      	strh	r3, [r4, #12]
 8007b0a:	4628      	mov	r0, r5
 8007b0c:	463b      	mov	r3, r7
 8007b0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b16:	f000 b817 	b.w	8007b48 <_write_r>

08007b1a <__sseek>:
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	460c      	mov	r4, r1
 8007b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b22:	f000 f855 	bl	8007bd0 <_lseek_r>
 8007b26:	1c43      	adds	r3, r0, #1
 8007b28:	89a3      	ldrh	r3, [r4, #12]
 8007b2a:	bf15      	itete	ne
 8007b2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007b2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b36:	81a3      	strheq	r3, [r4, #12]
 8007b38:	bf18      	it	ne
 8007b3a:	81a3      	strhne	r3, [r4, #12]
 8007b3c:	bd10      	pop	{r4, pc}

08007b3e <__sclose>:
 8007b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b42:	f000 b813 	b.w	8007b6c <_close_r>
	...

08007b48 <_write_r>:
 8007b48:	b538      	push	{r3, r4, r5, lr}
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	4608      	mov	r0, r1
 8007b4e:	4611      	mov	r1, r2
 8007b50:	2200      	movs	r2, #0
 8007b52:	4d05      	ldr	r5, [pc, #20]	; (8007b68 <_write_r+0x20>)
 8007b54:	602a      	str	r2, [r5, #0]
 8007b56:	461a      	mov	r2, r3
 8007b58:	f7f9 fe6a 	bl	8001830 <_write>
 8007b5c:	1c43      	adds	r3, r0, #1
 8007b5e:	d102      	bne.n	8007b66 <_write_r+0x1e>
 8007b60:	682b      	ldr	r3, [r5, #0]
 8007b62:	b103      	cbz	r3, 8007b66 <_write_r+0x1e>
 8007b64:	6023      	str	r3, [r4, #0]
 8007b66:	bd38      	pop	{r3, r4, r5, pc}
 8007b68:	20001b6c 	.word	0x20001b6c

08007b6c <_close_r>:
 8007b6c:	b538      	push	{r3, r4, r5, lr}
 8007b6e:	2300      	movs	r3, #0
 8007b70:	4d05      	ldr	r5, [pc, #20]	; (8007b88 <_close_r+0x1c>)
 8007b72:	4604      	mov	r4, r0
 8007b74:	4608      	mov	r0, r1
 8007b76:	602b      	str	r3, [r5, #0]
 8007b78:	f7f9 fe68 	bl	800184c <_close>
 8007b7c:	1c43      	adds	r3, r0, #1
 8007b7e:	d102      	bne.n	8007b86 <_close_r+0x1a>
 8007b80:	682b      	ldr	r3, [r5, #0]
 8007b82:	b103      	cbz	r3, 8007b86 <_close_r+0x1a>
 8007b84:	6023      	str	r3, [r4, #0]
 8007b86:	bd38      	pop	{r3, r4, r5, pc}
 8007b88:	20001b6c 	.word	0x20001b6c

08007b8c <_fstat_r>:
 8007b8c:	b538      	push	{r3, r4, r5, lr}
 8007b8e:	2300      	movs	r3, #0
 8007b90:	4d06      	ldr	r5, [pc, #24]	; (8007bac <_fstat_r+0x20>)
 8007b92:	4604      	mov	r4, r0
 8007b94:	4608      	mov	r0, r1
 8007b96:	4611      	mov	r1, r2
 8007b98:	602b      	str	r3, [r5, #0]
 8007b9a:	f7f9 fe5a 	bl	8001852 <_fstat>
 8007b9e:	1c43      	adds	r3, r0, #1
 8007ba0:	d102      	bne.n	8007ba8 <_fstat_r+0x1c>
 8007ba2:	682b      	ldr	r3, [r5, #0]
 8007ba4:	b103      	cbz	r3, 8007ba8 <_fstat_r+0x1c>
 8007ba6:	6023      	str	r3, [r4, #0]
 8007ba8:	bd38      	pop	{r3, r4, r5, pc}
 8007baa:	bf00      	nop
 8007bac:	20001b6c 	.word	0x20001b6c

08007bb0 <_isatty_r>:
 8007bb0:	b538      	push	{r3, r4, r5, lr}
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	4d05      	ldr	r5, [pc, #20]	; (8007bcc <_isatty_r+0x1c>)
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	4608      	mov	r0, r1
 8007bba:	602b      	str	r3, [r5, #0]
 8007bbc:	f7f9 fe4e 	bl	800185c <_isatty>
 8007bc0:	1c43      	adds	r3, r0, #1
 8007bc2:	d102      	bne.n	8007bca <_isatty_r+0x1a>
 8007bc4:	682b      	ldr	r3, [r5, #0]
 8007bc6:	b103      	cbz	r3, 8007bca <_isatty_r+0x1a>
 8007bc8:	6023      	str	r3, [r4, #0]
 8007bca:	bd38      	pop	{r3, r4, r5, pc}
 8007bcc:	20001b6c 	.word	0x20001b6c

08007bd0 <_lseek_r>:
 8007bd0:	b538      	push	{r3, r4, r5, lr}
 8007bd2:	4604      	mov	r4, r0
 8007bd4:	4608      	mov	r0, r1
 8007bd6:	4611      	mov	r1, r2
 8007bd8:	2200      	movs	r2, #0
 8007bda:	4d05      	ldr	r5, [pc, #20]	; (8007bf0 <_lseek_r+0x20>)
 8007bdc:	602a      	str	r2, [r5, #0]
 8007bde:	461a      	mov	r2, r3
 8007be0:	f7f9 fe3e 	bl	8001860 <_lseek>
 8007be4:	1c43      	adds	r3, r0, #1
 8007be6:	d102      	bne.n	8007bee <_lseek_r+0x1e>
 8007be8:	682b      	ldr	r3, [r5, #0]
 8007bea:	b103      	cbz	r3, 8007bee <_lseek_r+0x1e>
 8007bec:	6023      	str	r3, [r4, #0]
 8007bee:	bd38      	pop	{r3, r4, r5, pc}
 8007bf0:	20001b6c 	.word	0x20001b6c

08007bf4 <_read_r>:
 8007bf4:	b538      	push	{r3, r4, r5, lr}
 8007bf6:	4604      	mov	r4, r0
 8007bf8:	4608      	mov	r0, r1
 8007bfa:	4611      	mov	r1, r2
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	4d05      	ldr	r5, [pc, #20]	; (8007c14 <_read_r+0x20>)
 8007c00:	602a      	str	r2, [r5, #0]
 8007c02:	461a      	mov	r2, r3
 8007c04:	f7f9 fe04 	bl	8001810 <_read>
 8007c08:	1c43      	adds	r3, r0, #1
 8007c0a:	d102      	bne.n	8007c12 <_read_r+0x1e>
 8007c0c:	682b      	ldr	r3, [r5, #0]
 8007c0e:	b103      	cbz	r3, 8007c12 <_read_r+0x1e>
 8007c10:	6023      	str	r3, [r4, #0]
 8007c12:	bd38      	pop	{r3, r4, r5, pc}
 8007c14:	20001b6c 	.word	0x20001b6c

08007c18 <_init>:
 8007c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c1a:	bf00      	nop
 8007c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c1e:	bc08      	pop	{r3}
 8007c20:	469e      	mov	lr, r3
 8007c22:	4770      	bx	lr

08007c24 <_fini>:
 8007c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c26:	bf00      	nop
 8007c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c2a:	bc08      	pop	{r3}
 8007c2c:	469e      	mov	lr, r3
 8007c2e:	4770      	bx	lr
