<paper id="1874996599"><title>Efficient Timed Reachability Analysis Using Clock Difference Diagrams</title><year>1999</year><authors><author org=", Aalborg University" id="2130379315">Gerd Behrmann</author><author org=", Aalborg University" id="2146581609">Kim Guldstrand Larsen</author><author org=", Uppsala University," id="2464676005">Justin Pearson</author><author org=", Aalborg University" id="2950351445">Carsten Weise</author><author org=", Uppsala University," id="2124415778">Wang Yi</author></authors><n_citation>84</n_citation><doc_type>Conference</doc_type><references><reference>59365162</reference><reference>1482233117</reference><reference>1490546070</reference><reference>1508821727</reference><reference>1535937574</reference><reference>1543690662</reference><reference>1560527899</reference><reference>1751719170</reference><reference>1796268701</reference><reference>1903000972</reference><reference>1939356072</reference><reference>2036546797</reference><reference>2099184861</reference><reference>2118802216</reference><reference>2121539168</reference><reference>2130773092</reference><reference>2136545402</reference><reference>2150621341</reference><reference>2163014247</reference><reference>2180475648</reference><reference>2232359105</reference><reference>2242451993</reference><reference>2290972968</reference><reference>2504709972</reference><reference>2727031640</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-48683-6_30</doi><keywords><keyword weight="0.45432">Computer science</keyword><keyword weight="0.48717">Automaton</keyword><keyword weight="0.45873">Algorithm</keyword><keyword weight="0.49354">Binary decision diagram</keyword><keyword weight="0.46169">Theoretical computer science</keyword><keyword weight="0.49322">Reachability</keyword><keyword weight="0.47251">Real-time operating system</keyword><keyword weight="0.44394">Euclidean space</keyword><keyword weight="0.4837">Formal specification</keyword><keyword weight="0.46381">Probabilistic automaton</keyword><keyword weight="0.45275">Distributed computing</keyword><keyword weight="0.52702">Formal verification</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>One of the major problems in applying automatic verification tools to industrial-size systems is the excessive amount of memory required during the state-space exploration of a model. In the setting of real-time, this problem of state-explosion requires extra attention as information must be kept not only on the discrete control structure but also on the values of continuous clock this :[59],"paper, we exploit Clock Difference Diagrams, CDDu0027s, a BDD-like data-structure for representing and effectively manipulating certain nonconvex subsets of the Euclidean space, notably those encountered during verification of timed :[90],"version of the real-time verification tool Uppaal using CDDu0027s as a compact data-structure for storing explored symbolic states has been implemented. Our experimental results demonstrate significant spacesavings: for eight industrial examples, the savings are in average 42% with moderate increase in :[132],"further report on how the symbolic state-space exploration itself may be carried out using CDDu0027s.</abstract></paper>