v 20100214 2
C 49200 31700 1 0 0 beagle-expansion.sym
{
T 51100 37800 5 10 0 1 0 0 1
device=none
T 49200 31700 5 10 0 0 0 0 1
refdes=CONN1
T 49200 31700 5 10 0 0 0 0 1
footprint=HEADER28_2.fp
}
C 55700 32600 1 0 0 txb0108.sym
{
T 57000 35200 5 10 0 0 90 0 1
device=TXB0108
T 56800 35100 5 10 0 0 90 0 1
footprint=SSOP20
T 57800 36700 5 10 1 1 0 6 1
refdes=U3
}
C 56700 32000 1 0 0 gnd-1.sym
C 64000 33800 1 0 0 gnd-1.sym
C 63900 41800 1 0 0 gnd-1.sym
N 56800 32700 56800 32300 4
N 56800 36900 56800 37900 4
{
T 56800 37900 5 10 1 1 0 0 1
netname=1V8
}
N 57200 36900 57200 37900 4
C 57400 37300 1 0 0 capacitor-1.sym
{
T 57600 38000 5 10 0 0 0 0 1
device=CAPACITOR
T 57900 37800 5 10 1 1 0 0 1
refdes=C5
T 57600 38200 5 10 0 0 0 0 1
symversion=0.1
T 58000 37600 5 10 1 1 0 0 1
value=0.1u
T 57400 37300 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
N 57200 37500 57400 37500 4
C 58500 37100 1 0 0 gnd-1.sym
N 58300 37500 58600 37500 4
N 58600 37500 58600 37400 4
N 63000 46700 63600 46700 4
C 65500 46700 1 270 0 capacitor-1.sym
{
T 66200 46500 5 10 0 0 270 0 1
device=CAPACITOR
T 65800 46400 5 10 1 1 0 0 1
refdes=C7
T 66400 46500 5 10 0 0 270 0 1
symversion=0.1
T 65300 46000 5 10 1 1 0 0 1
value=0.1u
T 65500 46700 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
N 64500 46700 66500 46700 4
{
T 66500 46800 5 10 1 1 0 0 1
netname=Vref
}
N 65700 45800 64900 45800 4
C 56700 39100 1 0 0 gnd-1.sym
N 56800 39700 56800 39400 4
N 56800 43900 56800 44400 4
C 57200 43900 1 0 0 capacitor-1.sym
{
T 57400 44600 5 10 0 0 0 0 1
device=CAPACITOR
T 57400 44400 5 10 1 1 0 0 1
refdes=C3
T 57400 44800 5 10 0 0 0 0 1
symversion=0.1
T 57800 44300 5 10 1 1 0 0 1
value=0.1u
T 57200 43900 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
N 57200 44100 56800 44100 4
C 58400 43600 1 0 0 gnd-1.sym
N 58100 44100 58500 44100 4
N 58500 44100 58500 43900 4
C 55700 39600 1 0 0 sn54ahc139.sym
{
T 57800 43500 5 10 1 1 0 6 1
refdes=U2
T 56600 42000 5 10 0 0 0 0 1
device=SN54AHC139
T 56600 42200 5 10 0 0 0 0 1
footprint=SSOP20
}
C 62400 33700 1 0 0 adc_unit.sym
{
T 63900 35500 5 10 1 1 0 0 1
refdes=adc0
T 63700 35500 5 10 0 1 0 0 1
device=ADS8344
T 62400 33700 5 10 0 0 0 0 1
source=adc_unit.sch
}
C 62800 42100 1 0 0 dac_unit.sym
{
T 63795 43095 5 10 1 1 0 0 1
refdes=dac0
T 63500 43200 5 10 0 1 0 0 1
source=dac_unit.sch
T 63500 43200 5 10 0 1 0 0 1
device=ADC8568
}
N 52400 36900 54000 36900 4
C 55600 37300 1 0 0 capacitor-1.sym
{
T 55800 38000 5 10 0 0 0 0 1
device=CAPACITOR
T 55800 37800 5 10 1 1 0 0 1
refdes=C4
T 55800 38200 5 10 0 0 0 0 1
symversion=0.1
T 56200 37600 5 10 1 1 0 0 1
value=0.1u
T 55600 37300 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
C 55300 37000 1 0 0 gnd-1.sym
N 55600 37500 55400 37500 4
N 55400 37500 55400 37300 4
N 56500 37500 56800 37500 4
N 52400 36200 55800 36200 4
N 52400 35600 55400 35600 4
N 55400 35600 55400 35400 4
N 52400 35300 55100 35300 4
N 55100 35300 55100 35000 4
N 52400 34400 55100 34400 4
N 55100 34400 55100 34600 4
N 52400 34100 55400 34100 4
N 55400 34100 55400 34200 4
N 52400 33800 55800 33800 4
N 52400 33500 55400 33500 4
N 55400 33500 55400 33400 4
N 56800 37200 56400 37200 4
N 56400 37200 56400 36900 4
N 57800 34600 58400 34600 4
{
T 58000 34600 5 10 1 1 0 0 1
netname=spi4_clk
}
N 57800 34200 58400 34200 4
{
T 58000 34200 5 10 1 1 0 0 1
netname=spi4_somi
}
N 57800 33800 58400 33800 4
{
T 58000 33800 5 10 1 1 0 0 1
netname=spi4_simo
}
N 57800 33400 58400 33400 4
{
T 58000 33400 5 10 1 1 0 0 1
netname=spi4_cs
}
N 57800 35000 58400 35000 4
{
T 58000 35000 5 10 1 1 0 0 1
netname=spi3_cs
}
N 57800 35400 58400 35400 4
{
T 58000 35400 5 10 1 1 0 0 1
netname=spi3_simo
}
N 57800 35800 58400 35800 4
{
T 58000 35800 5 10 1 1 0 0 1
netname=spi3_somi
}
N 57800 36200 58400 36200 4
{
T 58000 36200 5 10 1 1 0 0 1
netname=spi3_clk
}
N 54500 41200 55800 41200 4
{
T 54500 41200 5 10 1 1 0 0 1
netname=spi4_cs
}
N 54500 42400 55800 42400 4
{
T 54500 42400 5 10 1 1 0 0 1
netname=spi3_cs
}
N 42800 40300 41700 40300 4
{
T 41800 40300 5 10 1 1 0 0 1
netname=spi3_addr0
}
N 42800 39900 41700 39900 4
{
T 41800 39900 5 10 1 1 0 0 1
netname=spi3_addr1
}
N 42800 39500 41700 39500 4
{
T 41800 39500 5 10 1 1 0 0 1
netname=spi4_addr0
}
N 42800 39100 41700 39100 4
{
T 41800 39100 5 10 1 1 0 0 1
netname=spi4_addr1
}
N 54500 42800 55800 42800 4
{
T 54500 42800 5 10 1 1 0 0 1
netname=spi3_addr1
}
N 54500 43200 55800 43200 4
{
T 54500 43200 5 10 1 1 0 0 1
netname=spi3_addr0
}
N 54500 42000 55800 42000 4
{
T 54500 42000 5 10 1 1 0 0 1
netname=spi4_addr0
}
N 54500 41600 55800 41600 4
{
T 54500 41600 5 10 1 1 0 0 1
netname=spi4_addr1
}
N 57800 43200 59100 43200 4
{
T 58600 43200 5 10 1 1 0 0 1
netname=spi3_cs0
}
N 57800 42800 59100 42800 4
{
T 58600 42800 5 10 1 1 0 0 1
netname=spi3_cs1
}
N 57800 42400 59100 42400 4
{
T 58600 42400 5 10 1 1 0 0 1
netname=spi3_cs2
}
N 57800 42000 59100 42000 4
{
T 58600 42000 5 10 1 1 0 0 1
netname=spi3_cs3
}
N 57800 41600 59100 41600 4
{
T 58600 41600 5 10 1 1 0 0 1
netname=spi4_cs0
}
N 57800 41200 59100 41200 4
{
T 58600 41200 5 10 1 1 0 0 1
netname=spi4_cs1
}
N 57800 40800 59100 40800 4
{
T 58600 40800 5 10 1 1 0 0 1
netname=spi4_cs2
}
N 57800 40400 59100 40400 4
{
T 58600 40400 5 10 1 1 0 0 1
netname=spi4_cs3
}
C 63600 46600 1 0 0 resistor-1.sym
{
T 63900 47000 5 10 0 0 0 0 1
device=RESISTOR
T 63800 46900 5 10 1 1 0 0 1
refdes=R1
T 63800 46400 5 10 1 1 0 0 1
value=1
T 63600 46600 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
C 65200 45500 1 0 0 gnd-1.sym
{
T 65200 45500 5 10 0 0 0 0 1
netname=GND
}
N 62800 43900 62200 43900 4
{
T 62300 43900 5 10 1 1 0 0 1
netname=spi3_cs0
}
N 62800 43500 62200 43500 4
{
T 62300 43500 5 10 1 1 0 0 1
netname=spi3_clk
}
N 62800 43100 62200 43100 4
{
T 62300 43100 5 10 1 1 0 0 1
netname=spi3_simo
}
C 67700 41800 1 0 0 gnd-1.sym
C 66600 42100 1 0 0 dac_unit.sym
{
T 67700 43200 5 10 1 1 0 0 1
refdes=dac1
T 67300 43200 5 10 0 1 0 0 1
source=dac_unit.sch
T 67300 43200 5 10 0 1 0 0 1
device=ADC8568
}
N 66600 43900 66000 43900 4
{
T 66100 43900 5 10 1 1 0 0 1
netname=spi3_cs1
}
N 66600 43500 66000 43500 4
{
T 66100 43500 5 10 1 1 0 0 1
netname=spi3_clk
}
N 66600 43100 66000 43100 4
{
T 66100 43100 5 10 1 1 0 0 1
netname=spi3_simo
}
C 63900 38400 1 0 0 gnd-1.sym
C 62800 38700 1 0 0 dac_unit.sym
{
T 63900 39800 5 10 1 1 0 0 1
refdes=dac2
T 63500 39800 5 10 0 1 0 0 1
source=dac_unit.sch
T 63500 39800 5 10 0 1 0 0 1
device=ADC8568
}
N 62800 40500 62200 40500 4
{
T 62300 40500 5 10 1 1 0 0 1
netname=spi3_cs2
}
N 62800 40100 62200 40100 4
{
T 62300 40100 5 10 1 1 0 0 1
netname=spi3_clk
}
N 62800 39700 62200 39700 4
{
T 62300 39700 5 10 1 1 0 0 1
netname=spi3_simo
}
C 67700 38400 1 0 0 gnd-1.sym
C 66600 38700 1 0 0 dac_unit.sym
{
T 67600 39600 5 10 1 1 0 0 1
refdes=dac3
T 67300 39500 5 10 0 1 0 0 1
source=dac_unit.sch
T 67300 39800 5 10 0 1 0 0 1
device=ADC8568
}
N 66600 40500 66000 40500 4
{
T 66100 40500 5 10 1 1 0 0 1
netname=spi3_cs3
}
N 66600 40100 66000 40100 4
{
T 66100 40100 5 10 1 1 0 0 1
netname=spi3_clk
}
N 66600 39700 66000 39700 4
{
T 66100 39700 5 10 1 1 0 0 1
netname=spi3_simo
}
N 62900 36100 62300 36100 4
{
T 62400 36100 5 10 1 1 0 0 1
netname=spi4_cs0
}
N 62900 35700 62300 35700 4
{
T 62400 35700 5 10 1 1 0 0 1
netname=spi4_clk
}
N 62900 35300 62300 35300 4
{
T 62400 35300 5 10 1 1 0 0 1
netname=spi4_simo
}
N 62900 34900 62300 34900 4
{
T 62400 34900 5 10 1 1 0 0 1
netname=spi4_somi
}
C 67800 33800 1 0 0 gnd-1.sym
C 66200 33700 1 0 0 adc_unit.sym
{
T 67700 35500 5 10 1 1 0 0 1
refdes=adc1
T 67500 35500 5 10 0 1 0 0 1
device=ADS8344
T 66200 33700 5 10 0 0 0 0 1
source=adc_unit.sch
}
N 66700 36100 66100 36100 4
{
T 66200 36100 5 10 1 1 0 0 1
netname=spi4_cs1
}
N 66700 35700 66100 35700 4
{
T 66200 35700 5 10 1 1 0 0 1
netname=spi4_clk
}
N 66700 35300 66100 35300 4
{
T 66200 35300 5 10 1 1 0 0 1
netname=spi4_simo
}
N 66700 34900 66100 34900 4
{
T 66200 34900 5 10 1 1 0 0 1
netname=spi4_somi
}
C 64000 29900 1 0 0 gnd-1.sym
C 62400 29800 1 0 0 adc_unit.sym
{
T 63900 31600 5 10 1 1 0 0 1
refdes=adc2
T 63700 31600 5 10 0 1 0 0 1
device=ADS8344
T 62400 29800 5 10 0 0 0 0 1
source=adc_unit.sch
}
N 62900 32200 62300 32200 4
{
T 62400 32200 5 10 1 1 0 0 1
netname=spi4_cs2
}
N 62900 31800 62300 31800 4
{
T 62400 31800 5 10 1 1 0 0 1
netname=spi4_clk
}
N 62900 31400 62300 31400 4
{
T 62400 31400 5 10 1 1 0 0 1
netname=spi4_simo
}
N 62900 31000 62300 31000 4
{
T 62400 31000 5 10 1 1 0 0 1
netname=spi4_somi
}
C 67800 29900 1 0 0 gnd-1.sym
C 66200 29800 1 0 0 adc_unit.sym
{
T 67700 31600 5 10 1 1 0 0 1
refdes=adc3
T 67500 31600 5 10 0 1 0 0 1
device=ADS8344
T 66200 29800 5 10 0 0 0 0 1
source=adc_unit.sch
}
N 66700 32200 66100 32200 4
{
T 66200 32200 5 10 1 1 0 0 1
netname=spi4_cs3
}
N 66700 31800 66100 31800 4
{
T 66200 31800 5 10 1 1 0 0 1
netname=spi4_clk
}
N 66700 31400 66100 31400 4
{
T 66200 31400 5 10 1 1 0 0 1
netname=spi4_simo
}
N 66700 31000 66100 31000 4
{
T 66200 31000 5 10 1 1 0 0 1
netname=spi4_somi
}
C 44900 30400 1 0 1 txb0108.sym
{
T 43600 33000 5 10 0 0 90 2 1
device=TXB0108
T 43800 32900 5 10 0 0 90 2 1
footprint=SSOP20
T 44900 30400 5 10 0 0 0 0 1
refdes=U1
}
C 43900 30200 1 0 1 gnd-1.sym
N 43800 34700 43800 35900 4
{
T 43800 35800 5 10 1 1 0 0 1
netname=1V8
}
N 43400 34700 43400 35700 4
C 43200 35100 1 0 1 capacitor-1.sym
{
T 43000 35800 5 10 0 0 0 6 1
device=CAPACITOR
T 42700 35600 5 10 1 1 0 6 1
refdes=C1
T 43000 36000 5 10 0 0 0 6 1
symversion=0.1
T 42600 35400 5 10 1 1 0 6 1
value=0.1u
T 43200 35100 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
N 43400 35300 43200 35300 4
C 42100 34900 1 0 1 gnd-1.sym
N 42300 35300 42000 35300 4
N 42000 35300 42000 35200 4
C 45000 35100 1 0 1 capacitor-1.sym
{
T 44800 35800 5 10 0 0 0 6 1
device=CAPACITOR
T 44800 35600 5 10 1 1 0 6 1
refdes=C2
T 44800 36000 5 10 0 0 0 6 1
symversion=0.1
T 44400 35400 5 10 1 1 0 6 1
value=0.1u
T 45000 35100 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
C 45300 34800 1 0 1 gnd-1.sym
N 45000 35300 45200 35300 4
N 45200 35300 45200 35100 4
N 44100 35300 43800 35300 4
N 43800 35000 44200 35000 4
N 44200 35000 44200 34700 4
N 46200 34700 49200 34700 4
N 45900 35000 49200 35000 4
N 45600 35300 49200 35300 4
C 40100 29300 1 0 1 connector16-2.sym
{
T 39400 36200 5 10 1 1 0 0 1
refdes=CONN2
T 39800 36150 5 10 0 0 0 6 1
device=CONNECTOR_16
T 39800 36350 5 10 0 0 0 6 1
footprint=HEADER16_2
}
N 40100 35300 41600 35300 4
N 41600 35300 41600 34000 4
N 41600 34000 42800 34000 4
N 42800 33600 41300 33600 4
N 41300 33600 41300 34500 4
N 41300 34500 40100 34500 4
N 40100 33700 41000 33700 4
N 41000 33200 41000 33700 4
N 41000 33200 42800 33200 4
N 42800 32800 40700 32800 4
N 40100 32900 40700 32900 4
N 40700 32900 40700 32800 4
N 40100 32100 41600 32100 4
N 41600 32100 41600 32400 4
N 41600 32400 42800 32400 4
N 42800 32000 41900 32000 4
N 41900 32000 41900 31300 4
N 41900 31300 40100 31300 4
N 40100 30500 42200 30500 4
N 42200 30500 42200 31600 4
N 42200 31600 42800 31600 4
N 42800 31200 42500 31200 4
N 42500 31200 42500 29700 4
N 42500 29700 40100 29700 4
C 40500 34600 1 0 1 gnd-1.sym
C 40500 33800 1 0 1 gnd-1.sym
C 40500 33000 1 0 1 gnd-1.sym
C 40500 32200 1 0 1 gnd-1.sym
C 40500 31400 1 0 1 gnd-1.sym
C 40500 30600 1 0 1 gnd-1.sym
C 40500 29800 1 0 1 gnd-1.sym
C 40500 35400 1 0 1 gnd-1.sym
N 40400 34900 40100 34900 4
N 40400 34100 40100 34100 4
N 40400 33300 40100 33300 4
N 40400 32500 40100 32500 4
N 40400 31700 40100 31700 4
N 40400 30900 40100 30900 4
N 40400 30100 40100 30100 4
N 40400 35700 40100 35700 4
C 52700 31600 1 0 0 gnd-1.sym
N 52800 32300 52400 32300 4
N 52800 31900 52800 32300 4
N 52800 32000 52400 32000 4
C 50200 40600 1 0 0 led-1.sym
{
T 51000 41200 5 10 0 0 0 0 1
device=LED
T 51000 41000 5 10 1 1 0 0 1
refdes=LED_5V
T 51000 41400 5 10 0 0 0 0 1
symversion=0.1
T 50200 40600 5 10 0 0 0 0 1
footprint=LED 60
}
C 50200 41600 1 0 0 led-1.sym
{
T 51000 42200 5 10 0 0 0 0 1
device=LED
T 51000 42000 5 10 1 1 0 0 1
refdes=LED_1V8
T 51000 42400 5 10 0 0 0 0 1
symversion=0.1
T 50600 41800 5 10 0 1 0 0 1
footprint=LED 60
}
C 52600 40300 1 0 0 gnd-1.sym
N 51100 40800 52700 40800 4
N 52700 40600 52700 41800 4
N 51100 41800 52700 41800 4
C 49300 41700 1 0 0 resistor-1.sym
{
T 49600 42100 5 10 0 0 0 0 1
device=RESISTOR
T 49500 42000 5 10 1 1 0 0 1
refdes=R2
T 49500 41500 5 10 1 1 0 0 1
value=90
T 49300 41700 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
C 49300 40700 1 0 0 resistor-1.sym
{
T 49600 41100 5 10 0 0 0 0 1
device=RESISTOR
T 49500 41000 5 10 1 1 0 0 1
refdes=R3
T 49500 40500 5 10 1 1 0 0 1
value=250
T 49300 40700 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
N 49300 40800 48400 40800 4
N 48400 41800 49300 41800 4
{
T 48500 41800 5 10 1 1 0 0 1
netname=1V8
}
C 50500 39600 1 0 0 gnd-1.sym
N 50600 39900 50300 39900 4
N 49000 40800 49000 39900 4
N 49000 39900 49400 39900 4
C 67700 33000 1 0 0 vcc-1.sym
C 67700 36900 1 0 0 vcc-1.sym
C 63900 36900 1 0 0 vcc-1.sym
C 63900 33000 1 0 0 vcc-1.sym
C 63600 44600 1 0 0 vcc-1.sym
C 67400 44600 1 0 0 vcc-1.sym
C 67400 41200 1 0 0 vcc-1.sym
C 63600 41200 1 0 0 vcc-1.sym
C 53800 36900 1 0 0 vcc-1.sym
N 52800 37200 52400 37200 4
{
T 52900 37100 5 10 1 1 0 0 1
netname=1V8
}
C 56600 44400 1 0 0 vcc-1.sym
C 43200 35700 1 0 0 vcc-1.sym
C 57000 37900 1 0 0 vcc-1.sym
N 64500 37100 64500 36900 4
{
T 64400 37200 5 10 1 1 0 0 1
netname=Vref
}
N 64200 41400 64200 41200 4
{
T 64300 41300 5 10 1 1 0 0 1
netname=Vref
}
N 64200 44800 64200 44600 4
{
T 64200 44800 5 10 1 1 0 0 1
netname=Vref
}
N 68000 44800 68000 44600 4
{
T 68000 44800 5 10 1 1 0 0 1
netname=Vref
}
N 68000 41400 68000 41200 4
{
T 68000 41300 5 10 1 1 0 0 1
netname=Vref
}
N 68300 37100 68300 36900 4
{
T 68400 37200 5 10 1 1 0 0 1
netname=Vref
}
N 68300 33200 68300 33000 4
{
T 68400 33200 5 10 1 1 0 0 1
netname=Vref
}
N 64500 33200 64500 33000 4
{
T 64500 33200 5 10 1 1 0 0 1
netname=Vref
}
C 62800 46700 1 0 0 vcc-1.sym
C 48200 40800 1 0 0 vcc-1.sym
C 58700 28400 1 0 0 connector5-2.sym
{
T 59400 30900 5 10 1 1 0 6 1
refdes=SPI4
T 59000 30850 5 10 0 0 0 0 1
device=CONNECTOR_5
T 59000 31050 5 10 0 0 0 0 1
footprint=HEADER5_1
}
C 52800 31600 1 0 0 connector1-2.sym
{
T 53500 32500 5 10 1 1 0 6 1
refdes=GND
T 53100 32450 5 10 0 0 0 0 1
device=CONNECTOR_1
T 53100 32650 5 10 0 0 0 0 1
footprint=HEADER1_1
}
N 58200 30400 58700 30400 4
{
T 58100 30500 5 10 1 1 0 0 1
netname=spi4_clk
}
N 58700 30000 58200 30000 4
{
T 58100 30100 5 10 1 1 0 0 1
netname=spi4_somi
}
N 58700 29600 58200 29600 4
{
T 58100 29700 5 10 1 1 0 0 1
netname=spi4_simo
}
N 58700 29200 58200 29200 4
{
T 58100 29300 5 10 1 1 0 0 1
netname=spi4_cs
}
N 58700 28800 58200 28800 4
C 58100 28500 1 0 0 gnd-1.sym
C 56700 28400 1 0 0 connector5-2.sym
{
T 57400 30900 5 10 1 1 0 6 1
refdes=SPI3
T 57000 30850 5 10 0 0 0 0 1
device=CONNECTOR_5
T 57000 31050 5 10 0 0 0 0 1
footprint=HEADER5_1
}
N 56200 30400 56700 30400 4
{
T 56100 30500 5 10 1 1 0 0 1
netname=spi3_clk
}
N 56700 30000 56200 30000 4
{
T 56100 30100 5 10 1 1 0 0 1
netname=spi3_somi
}
N 56700 29600 56200 29600 4
{
T 56100 29700 5 10 1 1 0 0 1
netname=spi3_simo
}
N 56700 29200 56200 29200 4
{
T 56100 29300 5 10 1 1 0 0 1
netname=spi3_cs
}
N 56700 28800 56200 28800 4
C 56100 28500 1 0 0 gnd-1.sym
C 51800 38900 1 0 0 vcc-1.sym
N 53500 38900 53900 38900 4
{
T 53800 38700 5 10 1 1 0 6 1
netname=1V8
}
C 52300 38100 1 0 0 connector2-2.sym
{
T 53000 39400 5 10 1 1 0 6 1
refdes=5V
T 52600 39350 5 10 0 0 0 0 1
device=CONNECTOR_2
T 52600 39550 5 10 0 0 0 0 1
footprint=CONNECTOR 1 2
}
C 53900 38100 1 0 0 connector2-2.sym
{
T 54600 39400 5 10 1 1 0 6 1
refdes=1V8
T 54200 39350 5 10 0 0 0 0 1
device=CONNECTOR_2
T 54200 39550 5 10 0 0 0 0 1
footprint=CONNECTOR 1 2
}
N 52000 38900 52300 38900 4
C 53800 38200 1 0 0 gnd-1.sym
C 52200 38200 1 0 0 gnd-1.sym
C 49400 39700 1 0 0 capacitor-2.sym
{
T 49600 40400 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 49400 40100 5 10 1 1 0 0 1
refdes=C8
T 49600 40600 5 10 0 0 0 0 1
symversion=0.1
T 49400 39700 5 10 1 1 0 0 1
value=100u
T 49400 39700 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
}
C 64700 46700 1 270 0 capacitor-2.sym
{
T 65400 46500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 64500 46400 5 10 1 1 0 0 1
refdes=C6
T 65600 46500 5 10 0 0 270 0 1
symversion=0.1
T 64400 46000 5 10 1 1 0 0 1
value=100u
T 64700 46700 5 10 0 0 0 0 1
footprint=RADIAL_CAN 200
}
N 55800 35000 55100 35000 4
N 55400 35400 55800 35400 4
N 55600 35900 55600 35800 4
N 55600 35800 55800 35800 4
N 55600 35900 52400 35900 4
N 55800 34600 55100 34600 4
N 55400 34200 55800 34200 4
N 55400 33400 55800 33400 4
N 44800 34000 45600 34000 4
N 45600 34000 45600 35300 4
N 45900 35000 45900 33600 4
N 45900 33600 44800 33600 4
N 44800 33200 46200 33200 4
N 46200 33200 46200 34700 4
N 49200 34400 46500 34400 4
N 46500 34400 46500 32800 4
N 46500 32800 44800 32800 4
N 44800 32400 46800 32400 4
N 46800 32400 46800 34100 4
N 46800 34100 49200 34100 4
N 49200 33800 47100 33800 4
N 47100 33800 47100 32000 4
N 47100 32000 44800 32000 4
N 44800 31600 47400 31600 4
N 47400 31600 47400 33500 4
N 47400 33500 49200 33500 4
N 49200 33200 47700 33200 4
N 47700 33200 47700 31200 4
N 47700 31200 44800 31200 4
C 44900 36700 1 0 1 txb0108.sym
{
T 43600 39300 5 10 0 0 90 2 1
device=TXB0108
T 43800 39200 5 10 0 0 90 2 1
footprint=SSOP20
T 44900 36700 5 10 0 0 0 0 1
refdes=U4
}
C 43900 36500 1 0 1 gnd-1.sym
N 43800 41000 43800 42000 4
{
T 43800 42100 5 10 1 1 0 0 1
netname=1V8
}
N 43400 41000 43400 42000 4
C 43200 41400 1 0 1 capacitor-1.sym
{
T 43000 42100 5 10 0 0 0 6 1
device=CAPACITOR
T 42700 41900 5 10 1 1 0 6 1
refdes=C9
T 43000 42300 5 10 0 0 0 6 1
symversion=0.1
T 42600 41700 5 10 1 1 0 6 1
value=0.1u
T 43200 41400 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
N 43400 41600 43200 41600 4
C 42100 41200 1 0 1 gnd-1.sym
N 42300 41600 42000 41600 4
N 42000 41600 42000 41500 4
C 45000 41400 1 0 1 capacitor-1.sym
{
T 44800 42100 5 10 0 0 0 6 1
device=CAPACITOR
T 44800 41900 5 10 1 1 0 6 1
refdes=C10
T 44800 42300 5 10 0 0 0 6 1
symversion=0.1
T 44400 41700 5 10 1 1 0 6 1
value=0.1u
T 45000 41400 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
C 45300 41100 1 0 1 gnd-1.sym
N 45000 41600 45200 41600 4
N 45200 41600 45200 41400 4
N 44100 41600 43800 41600 4
N 43800 41300 44200 41300 4
N 44200 41300 44200 41000 4
C 43200 42000 1 0 0 vcc-1.sym
N 49200 36500 46800 36500 4
N 46800 36500 46800 40300 4
N 46800 40300 44800 40300 4
N 44800 39900 46400 39900 4
N 46400 39900 46400 36200 4
N 46400 36200 49200 36200 4
N 49200 35900 46000 35900 4
N 46000 35900 46000 39500 4
N 46000 39500 44800 39500 4
N 44800 39100 45600 39100 4
N 45600 39100 45600 35600 4
N 45600 35600 49200 35600 4
C 48100 27500 1 0 1 at24c01.sym
{
T 46300 30000 5 10 1 1 0 0 1
refdes=U?
T 47200 29100 5 10 0 0 0 6 1
device=ATC01A
T 47200 29300 5 10 0 0 0 6 1
footprint=SSOP8
}
N 48000 29500 48200 29500 4
N 48200 29500 48200 32500 4
N 48200 32500 49200 32500 4
N 49200 32200 48500 32200 4
N 48500 32200 48500 29100 4
C 47000 30200 1 0 1 capacitor-1.sym
{
T 46800 30900 5 10 0 0 0 6 1
device=CAPACITOR
T 46500 30700 5 10 1 1 0 6 1
refdes=C1
T 46800 31100 5 10 0 0 0 6 1
symversion=0.1
T 46400 30500 5 10 1 1 0 6 1
value=0.1u
T 47000 30200 5 10 0 0 0 0 1
footprint=SMD_CHIP 1206
}
C 46200 30100 1 0 1 gnd-1.sym
N 47000 30200 47000 30800 4
{
T 47100 30700 5 10 1 1 0 0 1
netname=1V8
}
N 48500 29100 48000 29100 4
C 47100 27300 1 0 1 gnd-1.sym
C 46100 28000 1 0 1 gnd-1.sym
N 46000 29500 46000 28300 4
