# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ltc2264_adc_test.srcs/sources_1/new/ser2par.vhd" \
"../../../../ltc2264_adc_test.srcs/sim_1/new/ser2par_tb.vhd" \

# Do not sort compile order
nosort
