{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 122.1,
        "elaboration_time(ms)": 42.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 67.6,
        "elaboration_time(ms)": 42.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 136,
        "elaboration_time(ms)": 41.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 40.3,
        "elaboration_time(ms)": 34.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 123.4,
        "elaboration_time(ms)": 49.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 49.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_equal.v",
        "max_rss(MiB)": 48,
        "exec_time(ms)": 65.8,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 42.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 131.8,
        "elaboration_time(ms)": 41,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 41.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "verilog": "binary_equal.v",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 36.4,
        "elaboration_time(ms)": 33.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 33.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 121,
        "elaboration_time(ms)": 42.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 42.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 82.7,
        "elaboration_time(ms)": 54.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 125.7,
        "elaboration_time(ms)": 36.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 36.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 38.2,
        "elaboration_time(ms)": 35.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 35.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 124.1,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 49.9,
        "elaboration_time(ms)": 40.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 63.8,
        "exec_time(ms)": 119.8,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 61,
        "elaboration_time(ms)": 57.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 58.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 110.3,
        "elaboration_time(ms)": 39.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 39.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 67.6,
        "elaboration_time(ms)": 57.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 58.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 127.8,
        "elaboration_time(ms)": 46.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 47.3,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 44.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 64.8,
        "exec_time(ms)": 127.5,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 54.6,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 129.5,
        "elaboration_time(ms)": 42.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 44.9,
        "elaboration_time(ms)": 42.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 131,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 43,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 51.9,
        "elaboration_time(ms)": 45.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 45.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 126,
        "elaboration_time(ms)": 55.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 56,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 42.1,
        "elaboration_time(ms)": 39.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 39.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 129.5,
        "elaboration_time(ms)": 44.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 60.4,
        "elaboration_time(ms)": 50.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 51,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 115.3,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 49.4,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 130.1,
        "elaboration_time(ms)": 41.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 46.5,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 116.3,
        "elaboration_time(ms)": 48.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 46.8,
        "elaboration_time(ms)": 43.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 116.1,
        "elaboration_time(ms)": 35.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 35.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 88,
        "elaboration_time(ms)": 78.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 78.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 128.3,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 46.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 46.2,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 43.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 131.2,
        "elaboration_time(ms)": 44.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 53.9,
        "elaboration_time(ms)": 46.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 117.7,
        "elaboration_time(ms)": 44.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 52.2,
        "elaboration_time(ms)": 48.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 128.6,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 55.5,
        "elaboration_time(ms)": 46.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 127.5,
        "elaboration_time(ms)": 48.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 40.4,
        "elaboration_time(ms)": 37.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 118.9,
        "elaboration_time(ms)": 40.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 40.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_not_equal.v",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 66.3,
        "elaboration_time(ms)": 56.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 56.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 120,
        "elaboration_time(ms)": 40.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 41,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "verilog": "binary_not_equal.v",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 41.9,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 39.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 123.2,
        "elaboration_time(ms)": 44.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 47.5,
        "exec_time(ms)": 49.8,
        "elaboration_time(ms)": 41.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 115.6,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 46.1,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 120.1,
        "elaboration_time(ms)": 35.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 35.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 51.1,
        "elaboration_time(ms)": 43.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 43.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 121.6,
        "elaboration_time(ms)": 44.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 48.1,
        "elaboration_time(ms)": 45.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 45.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 122.7,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 43.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 59.6,
        "elaboration_time(ms)": 50,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 50.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 133.3,
        "elaboration_time(ms)": 48.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 46.3,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 43.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 124.2,
        "elaboration_time(ms)": 49.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 65.2,
        "elaboration_time(ms)": 56.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 56.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 63.8,
        "exec_time(ms)": 124.1,
        "elaboration_time(ms)": 48.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "verilog": "clog2.v",
        "max_rss(MiB)": 44.1,
        "exec_time(ms)": 49.6,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 83.3,
        "exec_time(ms)": 165.2,
        "elaboration_time(ms)": 76.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 77.8,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 50
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 95,
        "elaboration_time(ms)": 85,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 86.1,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 50
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 82.5,
        "exec_time(ms)": 144.9,
        "elaboration_time(ms)": 73.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 74.5,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 50
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "verilog": "concat.v",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 81.2,
        "elaboration_time(ms)": 76.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 78,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 73.3,
        "exec_time(ms)": 128,
        "elaboration_time(ms)": 52.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 52.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 18
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 71.5,
        "elaboration_time(ms)": 58.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.4,
        "synthesis_time(ms)": 60.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 93,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 93,
        "Total Node": 102
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 72.3,
        "exec_time(ms)": 146.4,
        "elaboration_time(ms)": 57.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 57.7,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 18
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 58.2,
        "elaboration_time(ms)": 52.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.3,
        "synthesis_time(ms)": 54.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 93,
        "latch": 8,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 93,
        "Total Node": 102
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "macromudule_test.v",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "verilog": "macromudule_test.v",
        "exit": 134,
        "errors": [
            "Yosys failed to perform elaboration, Please look at the log file for the failure cause or pass '--show_yosys_log' to Odin-II to see the logs."
        ]
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 99.6,
        "elaboration_time(ms)": 34.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 34.8,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 50.1,
        "elaboration_time(ms)": 40.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.7,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 123.4,
        "elaboration_time(ms)": 40.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 56.3,
        "elaboration_time(ms)": 53.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 53.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 134.3,
        "elaboration_time(ms)": 45.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 60.6,
        "elaboration_time(ms)": 50.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50.8,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 142.6,
        "elaboration_time(ms)": 57.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 57.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 52.5,
        "elaboration_time(ms)": 49.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 67.6,
        "exec_time(ms)": 139.5,
        "elaboration_time(ms)": 53.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.1,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 50.5,
        "exec_time(ms)": 69,
        "elaboration_time(ms)": 57.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 57.8,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 66.8,
        "exec_time(ms)": 155.1,
        "elaboration_time(ms)": 53.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 53.7,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 57.6,
        "elaboration_time(ms)": 53.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 164.3,
        "elaboration_time(ms)": 51.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 51.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 55.7,
        "elaboration_time(ms)": 44.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 44.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_asl_int_wide.v",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 148.8,
        "elaboration_time(ms)": 46.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "verilog": "signed_16bits_asl_int_wide.v",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 49.2,
        "elaboration_time(ms)": 45.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 45.4,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "max_rss(MiB)": 60.6,
        "exec_time(ms)": 153.1,
        "elaboration_time(ms)": 46.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 47.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "max_rss(MiB)": 43.3,
        "exec_time(ms)": 62.6,
        "elaboration_time(ms)": 51.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 51.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_asr_int_wide.v",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 160.5,
        "elaboration_time(ms)": 60.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 61.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "verilog": "signed_16bits_asr_int_wide.v",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 47.2,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 43.8,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 165.1,
        "elaboration_time(ms)": 61.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 62.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 62.8,
        "elaboration_time(ms)": 51.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 51.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_sl_int_wide.v",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 186.6,
        "elaboration_time(ms)": 66.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 66.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "verilog": "signed_16bits_sl_int_wide.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 46.1,
        "elaboration_time(ms)": 42.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 42.8,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 171.8,
        "elaboration_time(ms)": 48.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 49.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "max_rss(MiB)": 43.3,
        "exec_time(ms)": 86,
        "elaboration_time(ms)": 75.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 76.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_16bits_sr_int_wide.v",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 147.5,
        "elaboration_time(ms)": 47.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "verilog": "signed_16bits_sr_int_wide.v",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 47.5,
        "elaboration_time(ms)": 43.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 43.9,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 139.4,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.9,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 56.3,
        "elaboration_time(ms)": 45.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.5,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_indexed.v",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 144.7,
        "elaboration_time(ms)": 44,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.1,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "verilog": "signed_1bit_asl_indexed.v",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 44.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.5,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 150.8,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.3,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 53.3,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.9,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asl_wire.v",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 136.4,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "verilog": "signed_1bit_asl_wire.v",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 46.7,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.2,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 144.2,
        "elaboration_time(ms)": 46.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.8,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 58.8,
        "elaboration_time(ms)": 47.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.5,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_indexed.v",
        "max_rss(MiB)": 59.6,
        "exec_time(ms)": 145.8,
        "elaboration_time(ms)": 39.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "verilog": "signed_1bit_asr_indexed.v",
        "max_rss(MiB)": 39.4,
        "exec_time(ms)": 47.3,
        "elaboration_time(ms)": 43.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 156.1,
        "elaboration_time(ms)": 54.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 54.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 51.9,
        "elaboration_time(ms)": 39.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39.6,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_asr_wire.v",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 145.3,
        "elaboration_time(ms)": 48.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 48.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "verilog": "signed_1bit_asr_wire.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 49.1,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.7,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 137.3,
        "elaboration_time(ms)": 44.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.6,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 59.6,
        "elaboration_time(ms)": 48.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_indexed.v",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 131.1,
        "elaboration_time(ms)": 31.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 31.5,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "verilog": "signed_1bit_sl_indexed.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 45.7,
        "elaboration_time(ms)": 42.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.6,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 138.8,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 76.1,
        "elaboration_time(ms)": 65.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 65.9,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sl_wire.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 127.5,
        "elaboration_time(ms)": 35.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.2,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "verilog": "signed_1bit_sl_wire.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 48.3,
        "elaboration_time(ms)": 44.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.9,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 183.4,
        "elaboration_time(ms)": 79.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 79.5,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 49.5,
        "elaboration_time(ms)": 38.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.7,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_indexed.v",
        "max_rss(MiB)": 59.6,
        "exec_time(ms)": 170.9,
        "elaboration_time(ms)": 71.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 71.5,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "verilog": "signed_1bit_sr_indexed.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 51.3,
        "elaboration_time(ms)": 48,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 160.6,
        "elaboration_time(ms)": 58.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 58.8,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 67.7,
        "elaboration_time(ms)": 55.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 55.7,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_1bit_sr_wire.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 149.9,
        "elaboration_time(ms)": 47.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 47.3,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "verilog": "signed_1bit_sr_wire.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 38.8,
        "elaboration_time(ms)": 35.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.8,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 149.1,
        "elaboration_time(ms)": 44.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 66.6,
        "elaboration_time(ms)": 55.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_asl_wide.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 147.7,
        "elaboration_time(ms)": 47.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "verilog": "signed_2bits_asl_wide.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 51.4,
        "elaboration_time(ms)": 47.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 147.5,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.4,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 48.6,
        "elaboration_time(ms)": 39.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_asr_wide.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 136.6,
        "elaboration_time(ms)": 41.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.4,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "verilog": "signed_2bits_asr_wide.v",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 47.1,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.7,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 171.8,
        "elaboration_time(ms)": 63.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 63.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 53.9,
        "elaboration_time(ms)": 42.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_sl_wide.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 136.6,
        "elaboration_time(ms)": 37.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "verilog": "signed_2bits_sl_wide.v",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.5,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 141.6,
        "elaboration_time(ms)": 41.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 50.1,
        "elaboration_time(ms)": 38.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_2bits_sr_wide.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 125.8,
        "elaboration_time(ms)": 35.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "verilog": "signed_2bits_sr_wide.v",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 49.9,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.8,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 61.7,
        "exec_time(ms)": 157.5,
        "elaboration_time(ms)": 43.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 44.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 63.7,
        "elaboration_time(ms)": 52.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 52.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 167.1,
        "elaboration_time(ms)": 64.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 65.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "verilog": "signed_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 50.8,
        "elaboration_time(ms)": 46.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 47.3,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 61.7,
        "exec_time(ms)": 155.9,
        "elaboration_time(ms)": 45.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 46.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 75.1,
        "elaboration_time(ms)": 63.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 64.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 192.2,
        "elaboration_time(ms)": 89,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 89.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "verilog": "signed_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 78.5,
        "elaboration_time(ms)": 74.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 75.4,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 61.8,
        "exec_time(ms)": 159.4,
        "elaboration_time(ms)": 54.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 54.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 67.6,
        "elaboration_time(ms)": 54.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 55.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 143.5,
        "elaboration_time(ms)": 48.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 48.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "verilog": "signed_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 51.1,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 47.8,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 144.2,
        "elaboration_time(ms)": 45.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 45.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 62.5,
        "elaboration_time(ms)": 52.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 52.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 61,
        "exec_time(ms)": 154.9,
        "elaboration_time(ms)": 53.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 54.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "verilog": "signed_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 56.6,
        "elaboration_time(ms)": 52.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 53.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 62.1,
        "exec_time(ms)": 166,
        "elaboration_time(ms)": 57.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 58.6,
        "Po": 128,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 69.2,
        "elaboration_time(ms)": 55.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 56.5,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 61.2,
        "exec_time(ms)": 163.3,
        "elaboration_time(ms)": 62.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 63.5,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 41.3,
        "exec_time(ms)": 60,
        "elaboration_time(ms)": 55.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 56.3,
        "Po": 128,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 157.2,
        "elaboration_time(ms)": 48.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 56.9,
        "elaboration_time(ms)": 46.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_indexed.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 167.2,
        "elaboration_time(ms)": 58.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 58.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "verilog": "signed_variable_asl_indexed.v",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 49.4,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 45.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "max_rss(MiB)": 86.8,
        "exec_time(ms)": 195.7,
        "elaboration_time(ms)": 59.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.6,
        "synthesis_time(ms)": 83.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 105.8,
        "elaboration_time(ms)": 68.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 88.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_int_wide.v",
        "max_rss(MiB)": 85.9,
        "exec_time(ms)": 206.4,
        "elaboration_time(ms)": 74.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.8,
        "synthesis_time(ms)": 97.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "verilog": "signed_variable_asl_int_wide.v",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 96.4,
        "elaboration_time(ms)": 63.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.3,
        "synthesis_time(ms)": 87.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 189.4,
        "exec_time(ms)": 326.2,
        "elaboration_time(ms)": 77.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 130.1,
        "synthesis_time(ms)": 208,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 172.1,
        "exec_time(ms)": 310,
        "elaboration_time(ms)": 106.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 161.1,
        "synthesis_time(ms)": 267.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 188.4,
        "exec_time(ms)": 332.8,
        "elaboration_time(ms)": 82,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 118.6,
        "synthesis_time(ms)": 200.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "verilog": "signed_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 169.1,
        "exec_time(ms)": 260.1,
        "elaboration_time(ms)": 101.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 129.6,
        "synthesis_time(ms)": 231.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 113.5,
        "elaboration_time(ms)": 37.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 37.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 58.7,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 47.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wide.v",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 146.8,
        "elaboration_time(ms)": 48.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "verilog": "signed_variable_asl_wide.v",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 44.6,
        "elaboration_time(ms)": 41.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 41.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 169,
        "elaboration_time(ms)": 61.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 61.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 53.6,
        "elaboration_time(ms)": 42.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asl_wire.v",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 149.8,
        "elaboration_time(ms)": 47.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "verilog": "signed_variable_asl_wire.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 52,
        "elaboration_time(ms)": 49,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 162,
        "elaboration_time(ms)": 53.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 53.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 57.6,
        "elaboration_time(ms)": 47.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_indexed.v",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 144.4,
        "elaboration_time(ms)": 51.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 51.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "verilog": "signed_variable_asr_indexed.v",
        "max_rss(MiB)": 43.7,
        "exec_time(ms)": 48.5,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 45.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "max_rss(MiB)": 82.9,
        "exec_time(ms)": 192.7,
        "elaboration_time(ms)": 73.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 93.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 117.7,
        "elaboration_time(ms)": 73.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.6,
        "synthesis_time(ms)": 98.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_int_wide.v",
        "max_rss(MiB)": 82.1,
        "exec_time(ms)": 212.9,
        "elaboration_time(ms)": 82.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21.5,
        "synthesis_time(ms)": 103.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "verilog": "signed_variable_asr_int_wide.v",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 87.7,
        "elaboration_time(ms)": 57.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21.2,
        "synthesis_time(ms)": 78.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 175.1,
        "exec_time(ms)": 300.6,
        "elaboration_time(ms)": 69.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 120.1,
        "synthesis_time(ms)": 189.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 157.8,
        "exec_time(ms)": 268.1,
        "elaboration_time(ms)": 118.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 115.6,
        "synthesis_time(ms)": 234.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 174.2,
        "exec_time(ms)": 344.8,
        "elaboration_time(ms)": 99.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 119.5,
        "synthesis_time(ms)": 218.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "verilog": "signed_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 155.1,
        "exec_time(ms)": 228.2,
        "elaboration_time(ms)": 82.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 120.4,
        "synthesis_time(ms)": 203.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 151.2,
        "elaboration_time(ms)": 47.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 48,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 56.9,
        "elaboration_time(ms)": 45.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wide.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 160.4,
        "elaboration_time(ms)": 52.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 53.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "verilog": "signed_variable_asr_wide.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 51.4,
        "elaboration_time(ms)": 47.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 144.7,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 62.2,
        "elaboration_time(ms)": 50.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_asr_wire.v",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 141.6,
        "elaboration_time(ms)": 43.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "verilog": "signed_variable_asr_wire.v",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 57.9,
        "elaboration_time(ms)": 53.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 53.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 151.8,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 60,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_indexed.v",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 167.5,
        "elaboration_time(ms)": 66.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 66.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "verilog": "signed_variable_sl_indexed.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 80.9,
        "elaboration_time(ms)": 77.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 77.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "max_rss(MiB)": 86.5,
        "exec_time(ms)": 170.8,
        "elaboration_time(ms)": 60.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.7,
        "synthesis_time(ms)": 83,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "max_rss(MiB)": 69.5,
        "exec_time(ms)": 85.2,
        "elaboration_time(ms)": 53.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.3,
        "synthesis_time(ms)": 72.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_int_wide.v",
        "max_rss(MiB)": 85.9,
        "exec_time(ms)": 203.5,
        "elaboration_time(ms)": 72.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.7,
        "synthesis_time(ms)": 95.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "verilog": "signed_variable_sl_int_wide.v",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 102.8,
        "elaboration_time(ms)": 68.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.8,
        "synthesis_time(ms)": 92.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 189.4,
        "exec_time(ms)": 325.5,
        "elaboration_time(ms)": 81.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 121.3,
        "synthesis_time(ms)": 203.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 172.3,
        "exec_time(ms)": 263.5,
        "elaboration_time(ms)": 81,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 145.9,
        "synthesis_time(ms)": 227,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 188.7,
        "exec_time(ms)": 340.8,
        "elaboration_time(ms)": 89.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 129.5,
        "synthesis_time(ms)": 218.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "verilog": "signed_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 169.3,
        "exec_time(ms)": 225.5,
        "elaboration_time(ms)": 82.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 115.4,
        "synthesis_time(ms)": 198.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 160.2,
        "elaboration_time(ms)": 64.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 64.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 84.5,
        "elaboration_time(ms)": 71.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 71.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wide.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 157.7,
        "elaboration_time(ms)": 63.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 64,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "verilog": "signed_variable_sl_wide.v",
        "max_rss(MiB)": 44.4,
        "exec_time(ms)": 50.3,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 148.7,
        "elaboration_time(ms)": 44.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 61.5,
        "elaboration_time(ms)": 50.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sl_wire.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 151.7,
        "elaboration_time(ms)": 47.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "verilog": "signed_variable_sl_wire.v",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 48.8,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 148.8,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 51.7,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_indexed.v",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 141.8,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 43.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "verilog": "signed_variable_sr_indexed.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 49.7,
        "elaboration_time(ms)": 46.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 46.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "max_rss(MiB)": 86.6,
        "exec_time(ms)": 209,
        "elaboration_time(ms)": 68.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 27.6,
        "synthesis_time(ms)": 96.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "max_rss(MiB)": 69.6,
        "exec_time(ms)": 113.8,
        "elaboration_time(ms)": 74.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.5,
        "synthesis_time(ms)": 97.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_int_wide.v",
        "max_rss(MiB)": 86,
        "exec_time(ms)": 200,
        "elaboration_time(ms)": 64.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.4,
        "synthesis_time(ms)": 87.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "verilog": "signed_variable_sr_int_wide.v",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 100.3,
        "elaboration_time(ms)": 68,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.7,
        "synthesis_time(ms)": 90.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 189.4,
        "exec_time(ms)": 332.8,
        "elaboration_time(ms)": 76.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 129.3,
        "synthesis_time(ms)": 206.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 172,
        "exec_time(ms)": 264,
        "elaboration_time(ms)": 90.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 134.6,
        "synthesis_time(ms)": 225.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 188.6,
        "exec_time(ms)": 323.1,
        "elaboration_time(ms)": 74.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 125,
        "synthesis_time(ms)": 199.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "verilog": "signed_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 169.1,
        "exec_time(ms)": 261.2,
        "elaboration_time(ms)": 103.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 128.3,
        "synthesis_time(ms)": 232.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 155.7,
        "elaboration_time(ms)": 53.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 54.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 66.4,
        "elaboration_time(ms)": 56.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 56.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wide.v",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 152.3,
        "elaboration_time(ms)": 46.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "verilog": "signed_variable_sr_wide.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 58.3,
        "elaboration_time(ms)": 54.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 54.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 150.4,
        "elaboration_time(ms)": 48.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 48.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 54.7,
        "elaboration_time(ms)": 43.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_variable_sr_wire.v",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 141.6,
        "elaboration_time(ms)": 50.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "verilog": "signed_variable_sr_wire.v",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 72.1,
        "elaboration_time(ms)": 51.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 51.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 160,
        "elaboration_time(ms)": 53.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 54,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 56.2,
        "elaboration_time(ms)": 46.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.8,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 140.4,
        "elaboration_time(ms)": 35.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.4,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 58.9,
        "elaboration_time(ms)": 55.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.6,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 143.9,
        "elaboration_time(ms)": 41.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 55.8,
        "elaboration_time(ms)": 44.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 141.6,
        "elaboration_time(ms)": 43.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "verilog": "specparam.v",
        "max_rss(MiB)": 43.3,
        "exec_time(ms)": 86.3,
        "elaboration_time(ms)": 82.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 82.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 155.5,
        "elaboration_time(ms)": 56.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.3,
        "synthesis_time(ms)": 58.2,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 74.5,
        "elaboration_time(ms)": 61.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 63.1,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 174.3,
        "elaboration_time(ms)": 68.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 70.4,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 66.1,
        "elaboration_time(ms)": 60.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 62.3,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 167.5,
        "elaboration_time(ms)": 71.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 72.5,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 69.3,
        "elaboration_time(ms)": 55.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 57.3,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 154.6,
        "elaboration_time(ms)": 63.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.2,
        "synthesis_time(ms)": 64.9,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 43.3,
        "exec_time(ms)": 68.1,
        "elaboration_time(ms)": 62.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 64.3,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 164.8,
        "elaboration_time(ms)": 64.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.4,
        "synthesis_time(ms)": 66,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 46.2,
        "exec_time(ms)": 59.5,
        "elaboration_time(ms)": 49.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 51.1,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 202.6,
        "elaboration_time(ms)": 94.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 96.4,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "verilog": "string_test.v",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 61.5,
        "elaboration_time(ms)": 56.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.5,
        "synthesis_time(ms)": 57.7,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "max_rss(MiB)": 69.6,
        "exec_time(ms)": 154.3,
        "elaboration_time(ms)": 61.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.9,
        "synthesis_time(ms)": 62.8,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 24,
        "latch": 8,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 52
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 81.1,
        "elaboration_time(ms)": 65.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.2,
        "synthesis_time(ms)": 69.4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "max_rss(MiB)": 69.8,
        "exec_time(ms)": 176.2,
        "elaboration_time(ms)": 73.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 77.2,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "verilog": "twobits_arithmetic_div.v",
        "max_rss(MiB)": 51.1,
        "exec_time(ms)": 71,
        "elaboration_time(ms)": 62.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.2,
        "synthesis_time(ms)": 66.8,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 66.2,
        "exec_time(ms)": 150.9,
        "elaboration_time(ms)": 47.4,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 5,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 49,
        "exec_time(ms)": 78.7,
        "elaboration_time(ms)": 66.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 66.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 150.8,
        "elaboration_time(ms)": 55.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 55.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 76.6,
        "elaboration_time(ms)": 72.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 73.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "max_rss(MiB)": 66.6,
        "exec_time(ms)": 147.2,
        "elaboration_time(ms)": 48.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 49.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "max_rss(MiB)": 49.9,
        "exec_time(ms)": 79.6,
        "elaboration_time(ms)": 64.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 69.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 158.2,
        "elaboration_time(ms)": 57.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1,
        "synthesis_time(ms)": 58.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "verilog": "twobits_arithmetic_mod.v",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 57,
        "elaboration_time(ms)": 51.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.3,
        "synthesis_time(ms)": 53.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 144.5,
        "elaboration_time(ms)": 60,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 60.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 70.6,
        "elaboration_time(ms)": 57.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 58.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 140.9,
        "elaboration_time(ms)": 46.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 56.3,
        "elaboration_time(ms)": 52.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 52.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 66.3,
        "exec_time(ms)": 158.8,
        "elaboration_time(ms)": 55.3,
        "optimization_time(ms)": 0.1,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 55.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 70.7,
        "elaboration_time(ms)": 59.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 59.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 65.4,
        "exec_time(ms)": 169.8,
        "elaboration_time(ms)": 62.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 62.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 45.6,
        "exec_time(ms)": 61.4,
        "elaboration_time(ms)": 57.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 57.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 159.2,
        "elaboration_time(ms)": 57.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 58.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "max_rss(MiB)": 50.4,
        "exec_time(ms)": 76.6,
        "elaboration_time(ms)": 63.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2,
        "synthesis_time(ms)": 66,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 54,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 3,
        "Estimated LUTs": 54,
        "Total Node": 59
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "max_rss(MiB)": 65.8,
        "exec_time(ms)": 159.6,
        "elaboration_time(ms)": 57.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 58.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "verilog": "twobits_arithmetic_power.v",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 64.8,
        "elaboration_time(ms)": 58.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.1,
        "synthesis_time(ms)": 60.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 54,
        "latch": 4,
        "Longest Path": 16,
        "Average Path": 3,
        "Estimated LUTs": 54,
        "Total Node": 59
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 66,
        "exec_time(ms)": 160.3,
        "elaboration_time(ms)": 56,
        "optimization_time(ms)": 0.2,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 56.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 5,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 48.9,
        "exec_time(ms)": 68,
        "elaboration_time(ms)": 56.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 56.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 170.6,
        "elaboration_time(ms)": 73.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 73.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 64.2,
        "elaboration_time(ms)": 60.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 60.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 164.3,
        "elaboration_time(ms)": 52.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 52.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 48.3,
        "exec_time(ms)": 72.3,
        "elaboration_time(ms)": 59.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 60,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 147.7,
        "elaboration_time(ms)": 55.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 55.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 45,
        "exec_time(ms)": 71.7,
        "elaboration_time(ms)": 67.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 68.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 155.8,
        "elaboration_time(ms)": 50.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 51.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 89.5,
        "elaboration_time(ms)": 78.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 78.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 159.2,
        "elaboration_time(ms)": 59,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 59.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 45,
        "exec_time(ms)": 57.7,
        "elaboration_time(ms)": 54,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 54.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 65.3,
        "exec_time(ms)": 152.4,
        "elaboration_time(ms)": 54.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 55.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 48.4,
        "exec_time(ms)": 68,
        "elaboration_time(ms)": 56.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 56.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 64.9,
        "exec_time(ms)": 167,
        "elaboration_time(ms)": 57.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 57.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 45.2,
        "exec_time(ms)": 83,
        "elaboration_time(ms)": 79.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.5,
        "synthesis_time(ms)": 79.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 65.2,
        "exec_time(ms)": 138.4,
        "elaboration_time(ms)": 42.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 42.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 78.2,
        "elaboration_time(ms)": 66.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 66.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 144.1,
        "elaboration_time(ms)": 57.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 57.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 44.9,
        "exec_time(ms)": 77.7,
        "elaboration_time(ms)": 73.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 74.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 154.1,
        "elaboration_time(ms)": 60.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 60.6,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 56.5,
        "elaboration_time(ms)": 44.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 148.5,
        "elaboration_time(ms)": 61.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 61.4,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 40.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 40.5,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 157.1,
        "elaboration_time(ms)": 50.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 62.9,
        "elaboration_time(ms)": 51.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 51.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 159.1,
        "elaboration_time(ms)": 53.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 53.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 51.3,
        "elaboration_time(ms)": 47.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 61,
        "exec_time(ms)": 149.8,
        "elaboration_time(ms)": 41.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 42.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 64.6,
        "elaboration_time(ms)": 48.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 48.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 155.1,
        "elaboration_time(ms)": 58.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 58.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "verilog": "unsigned_16bits_asl_int_wide.v",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 43.5,
        "elaboration_time(ms)": 40.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 40.7,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 147.9,
        "elaboration_time(ms)": 45.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "max_rss(MiB)": 43.3,
        "exec_time(ms)": 59.3,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 48.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 145.9,
        "elaboration_time(ms)": 49,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 49.3,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "verilog": "unsigned_16bits_asr_int_wide.v",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 75.2,
        "elaboration_time(ms)": 71.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 71.8,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 61,
        "exec_time(ms)": 158.9,
        "elaboration_time(ms)": 51.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 52.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 62.9,
        "elaboration_time(ms)": 51.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 51.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 152.1,
        "elaboration_time(ms)": 51.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 51.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "verilog": "unsigned_16bits_sl_int_wide.v",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 46.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 47.2,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 148.2,
        "elaboration_time(ms)": 44,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 44.3,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 62.4,
        "elaboration_time(ms)": 51.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 51.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 59.8,
        "exec_time(ms)": 141.4,
        "elaboration_time(ms)": 40.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 40.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "verilog": "unsigned_16bits_sr_int_wide.v",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 52.8,
        "elaboration_time(ms)": 48.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 48.5,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 154.5,
        "elaboration_time(ms)": 52.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.8,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 59.4,
        "elaboration_time(ms)": 52,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.1,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 166.9,
        "elaboration_time(ms)": 44.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "verilog": "unsigned_1bit_asl_indexed.v",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 48.7,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.7,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 147,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.7,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 46.5,
        "elaboration_time(ms)": 35.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.4,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 149.6,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.8,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "verilog": "unsigned_1bit_asl_wire.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 46.5,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 43.1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 143.9,
        "elaboration_time(ms)": 50.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 50.7,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 52.5,
        "elaboration_time(ms)": 41.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.5,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 148.3,
        "elaboration_time(ms)": 45.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.8,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "verilog": "unsigned_1bit_asr_indexed.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 42.4,
        "elaboration_time(ms)": 39,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 39,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 148.2,
        "elaboration_time(ms)": 47.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.6,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 58.8,
        "elaboration_time(ms)": 47.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.5,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_asr_wire.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 129.4,
        "elaboration_time(ms)": 38.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 38.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "verilog": "unsigned_1bit_asr_wire.v",
        "max_rss(MiB)": 39.4,
        "exec_time(ms)": 50.4,
        "elaboration_time(ms)": 47,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 159.1,
        "elaboration_time(ms)": 56.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 56.6,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 57.3,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 136.8,
        "elaboration_time(ms)": 38.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.8,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "verilog": "unsigned_1bit_sl_indexed.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 44.6,
        "elaboration_time(ms)": 41.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 150.5,
        "elaboration_time(ms)": 43,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 54.8,
        "elaboration_time(ms)": 43.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 142.1,
        "elaboration_time(ms)": 46,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 46.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "verilog": "unsigned_1bit_sl_wire.v",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 51,
        "elaboration_time(ms)": 47.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.9,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 146.6,
        "elaboration_time(ms)": 53.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 53.8,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 71.6,
        "elaboration_time(ms)": 60.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 60.1,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 147.9,
        "elaboration_time(ms)": 49.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.9,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "verilog": "unsigned_1bit_sr_indexed.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 50.6,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.6,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 145,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 45.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 47.3,
        "elaboration_time(ms)": 37.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 37.8,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 141.6,
        "elaboration_time(ms)": 41.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 41.7,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "verilog": "unsigned_1bit_sr_wire.v",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 52.8,
        "elaboration_time(ms)": 47.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 144.6,
        "elaboration_time(ms)": 42.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 42.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 55.3,
        "elaboration_time(ms)": 44.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 183.2,
        "elaboration_time(ms)": 78.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 78.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "verilog": "unsigned_2bits_asl_wide.v",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 45.6,
        "elaboration_time(ms)": 42.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 150.7,
        "elaboration_time(ms)": 41.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 55.1,
        "elaboration_time(ms)": 43.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_asr_wide.v",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 143.1,
        "elaboration_time(ms)": 58,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 58.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "verilog": "unsigned_2bits_asr_wide.v",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 50.4,
        "elaboration_time(ms)": 47.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.6,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 144.9,
        "elaboration_time(ms)": 45.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 50.8,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 132.7,
        "elaboration_time(ms)": 36.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 36.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "verilog": "unsigned_2bits_sl_wide.v",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 43.5,
        "elaboration_time(ms)": 40.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.1,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 144.7,
        "elaboration_time(ms)": 41.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 54.2,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 133.2,
        "elaboration_time(ms)": 35,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "verilog": "unsigned_2bits_sr_wide.v",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 46.8,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.5,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 155.8,
        "elaboration_time(ms)": 61.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 62.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 66.2,
        "elaboration_time(ms)": 57.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 57.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 144.2,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 44,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_asl_ultra_wide.v",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 53.8,
        "elaboration_time(ms)": 49.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.7,
        "synthesis_time(ms)": 50.5,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 61.8,
        "exec_time(ms)": 155.2,
        "elaboration_time(ms)": 49.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 50.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 44.3,
        "exec_time(ms)": 69.7,
        "elaboration_time(ms)": 60.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 61.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 151.1,
        "elaboration_time(ms)": 49.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 49.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_asr_ultra_wide.v",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 63.6,
        "elaboration_time(ms)": 59.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 60.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 61.8,
        "exec_time(ms)": 152.9,
        "elaboration_time(ms)": 49.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 50.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 71.5,
        "elaboration_time(ms)": 59.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 60.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 151,
        "elaboration_time(ms)": 49,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 49.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_sl_ultra_wide.v",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 42.8,
        "elaboration_time(ms)": 39.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 40.2,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 150.4,
        "elaboration_time(ms)": 46.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 47.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 44.1,
        "exec_time(ms)": 70.5,
        "elaboration_time(ms)": 58.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 58.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 131.7,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 38.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "verilog": "unsigned_64bits_sr_ultra_wide.v",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 58.6,
        "elaboration_time(ms)": 54.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 55.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 139.7,
        "elaboration_time(ms)": 47.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 55.3,
        "elaboration_time(ms)": 44.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 148.7,
        "elaboration_time(ms)": 53.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 53.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "verilog": "unsigned_variable_asl_indexed.v",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 49.4,
        "elaboration_time(ms)": 45.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 86.5,
        "exec_time(ms)": 174.4,
        "elaboration_time(ms)": 60.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 80.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 69.7,
        "exec_time(ms)": 99.7,
        "elaboration_time(ms)": 60.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.6,
        "synthesis_time(ms)": 84,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 85.8,
        "exec_time(ms)": 196.3,
        "elaboration_time(ms)": 58,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.3,
        "synthesis_time(ms)": 82.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "verilog": "unsigned_variable_asl_int_wide.v",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 91.8,
        "elaboration_time(ms)": 60,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.6,
        "synthesis_time(ms)": 82.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 189.2,
        "exec_time(ms)": 328.6,
        "elaboration_time(ms)": 74.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 126.2,
        "synthesis_time(ms)": 200.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 172.1,
        "exec_time(ms)": 225.9,
        "elaboration_time(ms)": 78,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 113.5,
        "synthesis_time(ms)": 191.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 188.5,
        "exec_time(ms)": 315,
        "elaboration_time(ms)": 73.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 114.6,
        "synthesis_time(ms)": 188.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "verilog": "unsigned_variable_asl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 169.3,
        "exec_time(ms)": 219.1,
        "elaboration_time(ms)": 78.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 112.6,
        "synthesis_time(ms)": 190.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 65.1,
        "exec_time(ms)": 134.3,
        "elaboration_time(ms)": 45.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 58,
        "elaboration_time(ms)": 46.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 46.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 128.9,
        "elaboration_time(ms)": 49.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 49.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "verilog": "unsigned_variable_asl_wide.v",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 51.6,
        "elaboration_time(ms)": 48.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 48.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 146.2,
        "elaboration_time(ms)": 41.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 56.1,
        "elaboration_time(ms)": 46.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 157.8,
        "elaboration_time(ms)": 42.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 42.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "verilog": "unsigned_variable_asl_wire.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 47.6,
        "elaboration_time(ms)": 44.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 139.1,
        "elaboration_time(ms)": 37.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 37.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 66.1,
        "elaboration_time(ms)": 54.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 146.7,
        "elaboration_time(ms)": 46.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "verilog": "unsigned_variable_asr_indexed.v",
        "max_rss(MiB)": 43.7,
        "exec_time(ms)": 50.4,
        "elaboration_time(ms)": 46.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 86.8,
        "exec_time(ms)": 174.9,
        "elaboration_time(ms)": 59.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.5,
        "synthesis_time(ms)": 77.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 69.6,
        "exec_time(ms)": 98.2,
        "elaboration_time(ms)": 60.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.3,
        "synthesis_time(ms)": 83.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 86,
        "exec_time(ms)": 194,
        "elaboration_time(ms)": 66.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.5,
        "synthesis_time(ms)": 89.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "verilog": "unsigned_variable_asr_int_wide.v",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 84.9,
        "elaboration_time(ms)": 52.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.5,
        "synthesis_time(ms)": 75.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 189.4,
        "exec_time(ms)": 338.3,
        "elaboration_time(ms)": 95,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 116.8,
        "synthesis_time(ms)": 211.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 172,
        "exec_time(ms)": 218.7,
        "elaboration_time(ms)": 75,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 111.1,
        "synthesis_time(ms)": 186.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 188.4,
        "exec_time(ms)": 328.1,
        "elaboration_time(ms)": 83.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 120.4,
        "synthesis_time(ms)": 203.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "verilog": "unsigned_variable_asr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 169.2,
        "exec_time(ms)": 216.9,
        "elaboration_time(ms)": 65.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 121.3,
        "synthesis_time(ms)": 187.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 145.2,
        "elaboration_time(ms)": 44.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 44.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 57.4,
        "elaboration_time(ms)": 45.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 45.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 141.5,
        "elaboration_time(ms)": 45,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 45.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "verilog": "unsigned_variable_asr_wide.v",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 53.2,
        "elaboration_time(ms)": 49.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 49.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 138.9,
        "elaboration_time(ms)": 43.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 51.4,
        "elaboration_time(ms)": 40.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 40.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 133.6,
        "elaboration_time(ms)": 34.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 34.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "verilog": "unsigned_variable_asr_wire.v",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 52.6,
        "elaboration_time(ms)": 49.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 49.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 150.9,
        "elaboration_time(ms)": 46.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 61.1,
        "elaboration_time(ms)": 52.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 52.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 142.3,
        "elaboration_time(ms)": 44.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "verilog": "unsigned_variable_sl_indexed.v",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 51.5,
        "elaboration_time(ms)": 47.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 47.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 86.9,
        "exec_time(ms)": 184.4,
        "elaboration_time(ms)": 54.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 24.1,
        "synthesis_time(ms)": 79,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 69.4,
        "exec_time(ms)": 94,
        "elaboration_time(ms)": 53.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.8,
        "synthesis_time(ms)": 75.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 86,
        "exec_time(ms)": 192.1,
        "elaboration_time(ms)": 61.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.9,
        "synthesis_time(ms)": 84.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "verilog": "unsigned_variable_sl_int_wide.v",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 91.9,
        "elaboration_time(ms)": 60.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.7,
        "synthesis_time(ms)": 83.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 189.4,
        "exec_time(ms)": 318.1,
        "elaboration_time(ms)": 76.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 120.4,
        "synthesis_time(ms)": 196.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 172.1,
        "exec_time(ms)": 226.1,
        "elaboration_time(ms)": 70.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 118.3,
        "synthesis_time(ms)": 189,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 188.6,
        "exec_time(ms)": 325.5,
        "elaboration_time(ms)": 79.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 122.7,
        "synthesis_time(ms)": 201.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "verilog": "unsigned_variable_sl_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 169.3,
        "exec_time(ms)": 224.7,
        "elaboration_time(ms)": 78.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 117.4,
        "synthesis_time(ms)": 196.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 164.4,
        "elaboration_time(ms)": 60.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 61,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 64.1,
        "elaboration_time(ms)": 55.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 55.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 148,
        "elaboration_time(ms)": 48.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 49.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "verilog": "unsigned_variable_sl_wide.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 58.1,
        "elaboration_time(ms)": 54.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 54.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 64.3,
        "exec_time(ms)": 137.8,
        "elaboration_time(ms)": 38,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 38.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 52.2,
        "elaboration_time(ms)": 43.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 155.1,
        "elaboration_time(ms)": 54.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 54.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "verilog": "unsigned_variable_sl_wire.v",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 47.2,
        "elaboration_time(ms)": 44,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 44.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 63.8,
        "exec_time(ms)": 145.7,
        "elaboration_time(ms)": 45.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 59.1,
        "elaboration_time(ms)": 46.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 46.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 145.1,
        "elaboration_time(ms)": 45.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 45.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "verilog": "unsigned_variable_sr_indexed.v",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 39.4,
        "elaboration_time(ms)": 35.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 35.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 86.7,
        "exec_time(ms)": 188.8,
        "elaboration_time(ms)": 59.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.2,
        "synthesis_time(ms)": 82.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 69.4,
        "exec_time(ms)": 111.9,
        "elaboration_time(ms)": 71.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 23.4,
        "synthesis_time(ms)": 95.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 86,
        "exec_time(ms)": 167.4,
        "elaboration_time(ms)": 56.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.6,
        "synthesis_time(ms)": 79.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "verilog": "unsigned_variable_sr_int_wide.v",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 88,
        "elaboration_time(ms)": 57.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 22.3,
        "synthesis_time(ms)": 80.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 189.2,
        "exec_time(ms)": 339.1,
        "elaboration_time(ms)": 80.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 129.5,
        "synthesis_time(ms)": 210.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 172.1,
        "exec_time(ms)": 249.1,
        "elaboration_time(ms)": 85.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 127.7,
        "synthesis_time(ms)": 212.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 188.6,
        "exec_time(ms)": 322.8,
        "elaboration_time(ms)": 72.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 124.6,
        "synthesis_time(ms)": 197,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "verilog": "unsigned_variable_sr_ultra_wide.v",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 169.2,
        "exec_time(ms)": 232.2,
        "elaboration_time(ms)": 81.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 122.1,
        "synthesis_time(ms)": 204.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 136.7,
        "elaboration_time(ms)": 42.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 42.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 59.6,
        "elaboration_time(ms)": 48.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 48.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 149.9,
        "elaboration_time(ms)": 48,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.2,
        "synthesis_time(ms)": 48.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "verilog": "unsigned_variable_sr_wide.v",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 63.2,
        "elaboration_time(ms)": 59.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.3,
        "synthesis_time(ms)": 59.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 148,
        "elaboration_time(ms)": 43.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 43.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 58,
        "elaboration_time(ms)": 47.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 47.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 130.2,
        "elaboration_time(ms)": 39.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 39.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "verilog": "unsigned_variable_sr_wire.v",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 44.6,
        "elaboration_time(ms)": 41.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 41.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
