_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - VMOVHPS: 36 occurrences\n - VMOVLHPS: 12 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements. Use double instead of single precision only when/where needed by numerical stability and avoid mixing precision.",
          details = " - VCVTDQ2PS (INT32 to FP32, SIMD): 36 occurrences\n - VCVTPD2PS (FP64 to FP32, SIMD): 24 occurrences\n - VCVTPS2PD (FP32 to FP64, SIMD): 72 occurrences\n - VCVTTPS2DQ (FP32 to INT32, SIMD): 12 occurrences\n - VPACKUSDW: 6 occurrences\n - VPACKUSWB: 3 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "72 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in vector mode (two at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 240 FP arithmetical operations:\n - 96: addition or subtraction (all inside FMA instructions)\n - 144: multiply (96 inside FMA instructions)\nThe binary loop is loading 2720 bytes (340 double precision FP elements).\nThe binary loop is storing 1008 bytes (126 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.06 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is potentially data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 477\nnb uops            : 517\nloop length        : 3262\nused x86 registers : 3\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 59\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 86.17 cycles\nfront end            : 86.17 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | ALU0 | ALU1 | ALU2 | ALU3 | AGU0   | AGU1   | FP0   | FP1    | FP2    | FP3\n---------------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 0.50 | 0.50 | 138.50 | 138.50 | 90.00 | 123.00 | 123.00 | 144.00\ncycles | 0.50 | 0.50 | 0.50 | 0.50 | 138.50 | 138.50 | 90.00 | 123.00 | 123.00 | 144.00\n\nCycles executing div or sqrt instructions: NA\nCycles loading/storing data              : 98.00\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 86.17\nDispatch  : 144.00\nData deps.: 1.00\nOverall L1: 144.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 96%\nload   : 100%\nstore  : 100%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 96%\nFP\nall     : 100%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 100%\nINT+FP\nall     : 98%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 97%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 40%\nload   : 50%\nstore  : 50%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 40%\nFP\nall     : 40%\nload    : 42%\nstore   : 38%\nmul     : 50%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 50%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 33%\nINT+FP\nall     : 40%\nload    : 43%\nstore   : 38%\nmul     : 50%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 50%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 37%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 144.00 cycles. At this rate:\n - 59% of peak load performance is reached (18.89 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 43% of peak store performance is reached (7.00 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 15fe\n\nInstruction                           | Nb FU | ALU0 | ALU1 | ALU2 | ALU3 | AGU0 | AGU1 | FP0  | FP1  | FP2  | FP3  | Latency | Recip. throughput\n-------------------------------------------------------------------------------------------------------------------------------------------------\nVMOVDQA (%R15),%XMM9                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA 0x10(%R15),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nADD $0x30,%R15                        | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nVMOVDQA -0x10(%R15),%XMM8             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSHUFB 0x3ab4(%RIP),%XMM9,%XMM4      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xf,%XMM9,%XMM1,%XMM6       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3ab5(%RIP),%XMM6,%XMM7      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM4,%XMM12                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM13             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM13,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xe,%XMM1,%XMM8,%XMM10      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM12,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3aa2(%RIP),%XMM10,%XMM11    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM7,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM14,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM4,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM7,%XMM5              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM12,%XMM7             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM7,%XMM10                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM10,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVZXBW %XMM5,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM11,%XMM2                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM11,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM13,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVZXBW %XMM0,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM14,%XMM14            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM14,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM0,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM3,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM6,0xc0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM15,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM15,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM12,0x140(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPALIGNR $0x1,%XMM9,%XMM1,%XMM3       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0x2,%XMM9,%XMM1,%XMM9       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM10,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM5,0x150(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM11,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM11,%XMM11            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM13,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM4,0x160(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM2,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM2,%XMM2              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM14,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM11,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x39b1(%RIP),%XMM3,%XMM14     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM7,0x170(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM2,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM4,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSHUFB 0x39a6(%RIP),%XMM1,%XMM4      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM12,0x180(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM14,%XMM2             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM4,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM10,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM5,0x190(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM4,%XMM10             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM13,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM0,0xd0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXBW %XMM10,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xf,%XMM1,%XMM8,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM6,0xe0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3960(%RIP),%XMM0,%XMM7      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM14,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM11,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM15,0xf0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXBW %XMM2,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM7,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM6,%XMM4              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVAPS %XMM12,0x100(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM7,%XMM12             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM4,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM13,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM5,0x110(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM6,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM15,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM12,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM12                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM15,%XMM2             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM2,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM4,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM11,%XMM11            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM15,%XMM2                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM13,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM3,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0x1,%XMM1,%XMM8,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM5,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM11,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM15,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM6,(%RSP)                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM4,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM13,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSHUFB 0x388b(%RIP),%XMM9,%XMM13     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM11,0x10(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM10,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM6,0x20(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM11,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSHUFB 0x3879(%RIP),%XMM8,%XMM11     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM13,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM13,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM8,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM15,0x30(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3846(%RIP),%XMM1,%XMM15     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM11,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM11,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM6,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM4,0x40(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXBW %XMM15,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM3,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM15,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM6,%XMM15             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM3,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM15,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM9,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM9                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM0,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM11,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM15,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM9,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM4,%XMM9                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM4              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM4,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM15,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM1,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM9,%XMM9                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM1,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM8,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM8,%XMM8              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM1,0x90(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM8,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM1,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM1,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM3,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVHPS %XMM14,0x1a0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM13,0x1b0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM1,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVHPS %XMM7,0x1c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM6,0x1d0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM12,0x1e0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD %XMM13,%XMM1                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x374f(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD 0x1b0(%RSP),%XMM13          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM11,0x1f0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS %XMM3,0xb0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM14,%XMM3                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1a0(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x372d(%RIP),%XMM1,%XMM3  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM6,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1d0(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM3,0x130(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMULPD 0x36ff(%RIP),%XMM13,%XMM3      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM14,%XMM13                 | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM7,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1c0(%RSP),%XMM7           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x36f4(%RIP),%XMM3,%XMM13 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x36dc(%RIP),%XMM1,%XMM3       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD 0x36d4(%RIP),%XMM6,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x36db(%RIP),%XMM3,%XMM14 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM11,%XMM3                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1f0(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM7,%XMM6                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM12,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1e0(%RSP),%XMM12          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x36b2(%RIP),%XMM1,%XMM6  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x369a(%RIP),%XMM3,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD 0x3692(%RIP),%XMM11,%XMM3      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x3699(%RIP),%XMM1,%XMM7  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM0,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM12,%XMM11                 | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD132PD 0x3687(%RIP),%XMM3,%XMM11 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x366f(%RIP),%XMM1,%XMM12      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD %XMM2,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM10,0x220(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM0,0x210(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x210(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM2,0x200(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x200(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM9,0x230(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM5,0x240(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM4,0x250(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD132PD 0x362a(%RIP),%XMM12,%XMM3 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM10,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x220(%RSP),%XMM10          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3604(%RIP),%XMM0,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD %XMM9,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x230(%RSP),%XMM9           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x35fd(%RIP),%XMM1,%XMM2  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x35e5(%RIP),%XMM0,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD 0x35dd(%RIP),%XMM9,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x35e4(%RIP),%XMM1,%XMM12 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM4,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x250(%RSP),%XMM4           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM10,%XMM9                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM5,%XMM10                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x240(%RSP),%XMM5           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x35bc(%RIP),%XMM0,%XMM9  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x35a4(%RIP),%XMM1,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD 0x359c(%RIP),%XMM4,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x35a3(%RIP),%XMM0,%XMM10 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM15,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM5,%XMM4                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD (%RSP),%XMM5                | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x358c(%RIP),%XMM1,%XMM4  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x3574(%RIP),%XMM0,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x357b(%RIP),%XMM1,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS (%RSP),%XMM0                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM15,0x270(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM0,0x260(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x260(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x270(%RSP),%XMM15          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x353a(%RIP),%XMM15,%XMM1      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM0,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD 0x80(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x3534(%RIP),%XMM1,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x10(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3516(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x351d(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,(%RSP)                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x10(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x280(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x80(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x290(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x290(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x280(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x34cd(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x34d4(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x20(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM0,0x10(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0x90(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x34a7(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x34ae(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x20(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x2a0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x90(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM8,0x2d0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM1,0x2b0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x2b0(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x2a0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3451(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x3458(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x30(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM0,0x20(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM8,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x342f(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD 0x2d0(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x342d(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0x90(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x30(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x2c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x2c0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x33f4(%RIP),%XMM8,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM0,%XMM8                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD 0xa0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x33ee(%RIP),%XMM1,%XMM8  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x40(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x33d0(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x33d7(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0x30(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x40(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x2e0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0xa0(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD 0x2e0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x2f0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x2f0(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3386(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x338d(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x50(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM0,0x40(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0xb0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3360(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x3367(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x50(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x300(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0xb0(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x310(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x310(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x300(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3313(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x331a(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD 0x130(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVAPD %XMM0,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0xc0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x3309(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0xc0(%RSP),%XMM0              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x320(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPD %XMM1,0xb0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0x320(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x32dc(%RIP),%XMM1,%XMM13 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x140(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x32c6(%RIP),%XMM0,%XMM14 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM1,0x330(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x150(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD 0x330(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x340(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x3294(%RIP),%XMM0,%XMM6  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x160(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x327e(%RIP),%XMM0,%XMM7  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x340(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x350(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM14,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x325e(%RIP),%XMM0,%XMM11 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x170(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3248(%RIP),%XMM0,%XMM3  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x350(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x360(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM6,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM7,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x3225(%RIP),%XMM0,%XMM2  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x180(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x320f(%RIP),%XMM0,%XMM12 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x360(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x370(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM11,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM3,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x31eb(%RIP),%XMM0,%XMM9  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x190(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x31d5(%RIP),%XMM0,%XMM10 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x370(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x380(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM2,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM12,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x31b1(%RIP),%XMM0,%XMM4  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x31a4(%RIP),%XMM0,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x380(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM9,%XMM9                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x318d(%RIP),%XMM0,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0xd0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM10,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD (%RSP),%XMM1                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3171(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0xd0(%RSP),%XMM0              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x390(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x390(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM4,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM1,(%RSP)                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x10(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3135(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0xe0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x10(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x80(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3114(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0xe0(%RSP),%XMM0              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3a0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3a0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x20(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x30e1(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0xf0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x20(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x90(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x30c0(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0xf0(%RSP),%XMM0              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3b0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPD %XMM1,0x90(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0x3b0(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x3093(%RIP),%XMM1,%XMM8  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x100(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD 0x30(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x307b(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x100(%RSP),%XMM0             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3c0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM8,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM1,0x30(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x40(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3046(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x110(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x40(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0xa0(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3025(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x110(%RSP),%XMM0             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3d0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3d0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x50(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD132PD 0x2ff2(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM0,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPD2PSX 0xb0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM13,%XMM0,%XMM1           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM6,%XMM14,%XMM13          | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM1,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2fde(%RIP),%XMM0,%XMM0        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM13,%XMM1               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2fd1(%RIP),%XMM1,%XMM14       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM11,%XMM7,%XMM13          | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM13,%XMM1               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2fbf(%RIP),%XMM1,%XMM7        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM14,%XMM0,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVLHPS %XMM2,%XMM3,%XMM0            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVPAND 0x2fbe(%RIP),%XMM6,%XMM6        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM9,%XMM12,%XMM2           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM0,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f9d(%RIP),%XMM14,%XMM11      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM4,%XMM10,%XMM14          | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM2,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM11,%XMM7,%XMM13         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x2f98(%RIP),%XMM13,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPAND 0x2f80(%RIP),%XMM0,%XMM11       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM14,%XMM7               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f73(%RIP),%XMM7,%XMM13       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSWB %XMM1,%XMM6,%XMM3           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVLHPS %XMM15,%XMM5,%XMM1           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVDQA %XMM3,-0x30(%R15)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPD2PSX (%RSP),%XMM9               | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM1,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f53(%RIP),%XMM12,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x10(%RSP),%XMM3           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM13,%XMM11,%XMM6         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTPD2PSX 0x20(%RSP),%XMM5           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f4a(%RIP),%XMM6,%XMM7        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x80(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PSX 0x90(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM3,%XMM9,%XMM2            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM2,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f18(%RIP),%XMM10,%XMM4       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM5,%XMM6,%XMM15           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0x50(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM8,%XMM1,%XMM9            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM15,%XMM12              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2efc(%RIP),%XMM12,%XMM2       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM9,%XMM3                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2eef(%RIP),%XMM3,%XMM10       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM4,%XMM0,%XMM14          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x2ef2(%RIP),%XMM14,%XMM11      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x30(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PSX 0x40(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM10,%XMM2,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x2ed9(%RIP),%XMM4,%XMM9        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSWB %XMM11,%XMM7,%XMM13         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM13,-0x20(%R15)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPD2PSX 0xa0(%RSP),%XMM13          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM14,%XMM0,%XMM7           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM7,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2ea4(%RIP),%XMM11,%XMM12      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM6,%XMM13,%XMM5           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM5,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2e94(%RIP),%XMM15,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM1,%XMM12,%XMM8          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x2e97(%RIP),%XMM8,%XMM3        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSWB %XMM3,%XMM9,%XMM2           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM2,-0x10(%R15)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nCMP %R14,%R15                         | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nJNE 15fe <main._omp_fn.0+0xbe>        | 1     | 0.50 | 0    | 0    | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.50\n",
        },
      },
      header = {
        "6% of peak computational performance is used (1.67 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = "Use vector aligned instructions:\n 1) align your arrays on 32 bytes boundaries\n 2) inform your compiler that your arrays are vector aligned: if array 'foo' is 32 bytes-aligned, define a pointer 'p_foo' as __builtin_assume_aligned (foo, 32) and use it instead of 'foo' in the loop.\n",
          details = "98% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 97% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is highly vectorized.\nOnly 40% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your loop, you can lower the cost of an iteration from 144.00 to 85.00 cycles (1.69x speedup).",
        },
        {
          workaround = "Reduce arithmetical operations on array elements",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by execution of INT/FP operations in vector registers (the VPU is a bottleneck).\n",
        },
      },
      potential = {
        {
          title = "FMA",
          txt = "Detected 96 FMA (fused multiply-add) operations.",
        },
      },
    },
  },
  AVG = {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - VMOVHPS: 36 occurrences\n - VMOVLHPS: 12 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements. Use double instead of single precision only when/where needed by numerical stability and avoid mixing precision.",
          details = " - VCVTDQ2PS (INT32 to FP32, SIMD): 36 occurrences\n - VCVTPD2PS (FP64 to FP32, SIMD): 24 occurrences\n - VCVTPS2PD (FP32 to FP64, SIMD): 72 occurrences\n - VCVTTPS2DQ (FP32 to INT32, SIMD): 12 occurrences\n - VPACKUSDW: 6 occurrences\n - VPACKUSWB: 3 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "72 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in vector mode (two at a time).\n",
        },
        {
          title = "Matching between your loop (in the source code) and the binary loop",
          txt = "The binary loop is composed of 240 FP arithmetical operations:\n - 96: addition or subtraction (all inside FMA instructions)\n - 144: multiply (96 inside FMA instructions)\nThe binary loop is loading 2720 bytes (340 double precision FP elements).\nThe binary loop is storing 1008 bytes (126 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.06 FP operations per loaded or stored byte.",
        },
        {
          workaround = "Unroll your loop if trip count is significantly higher than target unroll factor and if some data references are common to consecutive iterations. This can be done manually. Or by recompiling with -funroll-loops and/or -floop-unroll-and-jam.",
          title = "Unroll opportunity",
          txt = "Loop is potentially data access bound.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 477\nnb uops            : 517\nloop length        : 3262\nused x86 registers : 3\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 59\n",
        },
        {
          title = "Front-end",
          txt = "ASSUMED MACRO FUSION\nFIT IN UOP CACHE\nmicro-operation queue: 86.17 cycles\nfront end            : 86.17 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | ALU0 | ALU1 | ALU2 | ALU3 | AGU0   | AGU1   | FP0   | FP1    | FP2    | FP3\n---------------------------------------------------------------------------------------\nuops   | 0.50 | 0.50 | 0.50 | 0.50 | 138.50 | 138.50 | 90.00 | 123.00 | 123.00 | 144.00\ncycles | 0.50 | 0.50 | 0.50 | 0.50 | 138.50 | 138.50 | 90.00 | 123.00 | 123.00 | 144.00\n\nCycles executing div or sqrt instructions: NA\nCycles loading/storing data              : 98.00\nLongest recurrence chain latency (RecMII): 1.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 86.17\nDispatch  : 144.00\nData deps.: 1.00\nOverall L1: 144.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 96%\nload   : 100%\nstore  : 100%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 96%\nFP\nall     : 100%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 100%\nINT+FP\nall     : 98%\nload    : 100%\nstore   : 100%\nmul     : 100%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 100%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 97%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 40%\nload   : 50%\nstore  : 50%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 40%\nFP\nall     : 40%\nload    : 42%\nstore   : 38%\nmul     : 50%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 50%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 33%\nINT+FP\nall     : 40%\nload    : 43%\nstore   : 38%\nmul     : 50%\nadd-sub : NA (no add-sub vectorizable/vectorized instructions)\nfma     : 50%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 37%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each iteration of the binary loop takes 144.00 cycles. At this rate:\n - 59% of peak load performance is reached (18.89 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 43% of peak store performance is reached (7.00 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the loop is: 15fe\n\nInstruction                           | Nb FU | ALU0 | ALU1 | ALU2 | ALU3 | AGU0 | AGU1 | FP0  | FP1  | FP2  | FP3  | Latency | Recip. throughput\n-------------------------------------------------------------------------------------------------------------------------------------------------\nVMOVDQA (%R15),%XMM9                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVDQA 0x10(%R15),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nADD $0x30,%R15                        | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nVMOVDQA -0x10(%R15),%XMM8             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVPSHUFB 0x3ab4(%RIP),%XMM9,%XMM4      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xf,%XMM9,%XMM1,%XMM6       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3ab5(%RIP),%XMM6,%XMM7      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM4,%XMM12                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM13             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM13,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xe,%XMM1,%XMM8,%XMM10      | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM12,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x3aa2(%RIP),%XMM10,%XMM11    | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM7,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM14,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM4,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM7,%XMM5              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM12,%XMM7             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM7,%XMM10                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM10,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVZXBW %XMM5,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM11,%XMM2                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM11,%XMM0             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM13,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVZXBW %XMM0,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM14,%XMM14            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM14,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM0,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM3,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM6,0xc0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM15,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM15,%XMM15            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM15,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM12,0x140(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPALIGNR $0x1,%XMM9,%XMM1,%XMM3       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0x2,%XMM9,%XMM1,%XMM9       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM10,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM5,0x150(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM11,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM11,%XMM11            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM13,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM4,0x160(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM2,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM2,%XMM2              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM14,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM11,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSHUFB 0x39b1(%RIP),%XMM3,%XMM14     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM7,0x170(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM2,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM4,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSHUFB 0x39a6(%RIP),%XMM1,%XMM4      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM12,0x180(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM14,%XMM2             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM4,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM10,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM5,0x190(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM4,%XMM10             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM13,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM0,0xd0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXBW %XMM10,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0xf,%XMM1,%XMM8,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM6,0xe0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3960(%RIP),%XMM0,%XMM7      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM14,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM11,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM15,0xf0(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXBW %XMM2,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM7,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM6,%XMM4              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVMOVAPS %XMM12,0x100(%RSP)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM7,%XMM12             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM4,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM13,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM5,0x110(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM6,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM15,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM12,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM12                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM15,%XMM2             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM2,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM13,%XMM13            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM4,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM11,%XMM11            | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM15,%XMM2                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM13,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM3,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPALIGNR $0x1,%XMM1,%XMM8,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM5,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM11,%XMM5                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM15,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM6,(%RSP)                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTDQ2PS %XMM4,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM13,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSHUFB 0x388b(%RIP),%XMM9,%XMM13     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM7,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM11,0x10(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM10,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM6,0x20(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM0,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM11,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSHUFB 0x3879(%RIP),%XMM8,%XMM11     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM6,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPSRLDQ $0x8,%XMM13,%XMM8             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM13,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM8,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVAPS %XMM15,0x30(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSHUFB 0x3846(%RIP),%XMM1,%XMM15     | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM11,%XMM8                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM11,%XMM9             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM6,%XMM13                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM4,0x40(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVZXBW %XMM15,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM3,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPSRLDQ $0x8,%XMM15,%XMM3             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPSRLDQ $0x8,%XMM6,%XMM15             | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVZXBW %XMM3,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM15,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVZXBW %XMM9,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPMOVSXWD %XMM0,%XMM9                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM0,%XMM0              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM0,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM11,%XMM6                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM15,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM9,%XMM11                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM4,%XMM9                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM4,%XMM4              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM4,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM15,%XMM4                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM1,%XMM15                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM1,%XMM1              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVPMOVSXWD %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM9,%XMM9                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTDQ2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM1,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM8,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM8,%XMM8              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM1,0x90(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM8,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTDQ2PS %XMM1,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPMOVSXWD %XMM3,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPSRLDQ $0x8,%XMM3,%XMM3              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1       | 1\nVCVTDQ2PS %XMM1,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPS %XMM1,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVPMOVSXWD %XMM3,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVHPS %XMM14,0x1a0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM13,0x1b0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTDQ2PS %XMM1,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVHPS %XMM7,0x1c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM6,0x1d0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM12,0x1e0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD %XMM13,%XMM1                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x374f(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD 0x1b0(%RSP),%XMM13          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM11,0x1f0(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS %XMM3,0xb0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM14,%XMM3                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1a0(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x372d(%RIP),%XMM1,%XMM3  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM6,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1d0(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM3,0x130(%RSP)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMULPD 0x36ff(%RIP),%XMM13,%XMM3      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM14,%XMM13                 | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM7,%XMM14                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1c0(%RSP),%XMM7           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x36f4(%RIP),%XMM3,%XMM13 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x36dc(%RIP),%XMM1,%XMM3       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD 0x36d4(%RIP),%XMM6,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x36db(%RIP),%XMM3,%XMM14 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM11,%XMM3                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1f0(%RSP),%XMM11          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM7,%XMM6                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM12,%XMM7                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x1e0(%RSP),%XMM12          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x36b2(%RIP),%XMM1,%XMM6  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x369a(%RIP),%XMM3,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD 0x3692(%RIP),%XMM11,%XMM3      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x3699(%RIP),%XMM1,%XMM7  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM0,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM12,%XMM11                 | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVFMADD132PD 0x3687(%RIP),%XMM3,%XMM11 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x366f(%RIP),%XMM1,%XMM12      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD %XMM2,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM10,0x220(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM0,0x210(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x210(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM2,0x200(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x200(%RSP),%XMM2           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM9,0x230(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM5,0x240(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM4,0x250(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVFMADD132PD 0x362a(%RIP),%XMM12,%XMM3 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM10,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x220(%RSP),%XMM10          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3604(%RIP),%XMM0,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD %XMM9,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x230(%RSP),%XMM9           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x35fd(%RIP),%XMM1,%XMM2  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x35e5(%RIP),%XMM0,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD 0x35dd(%RIP),%XMM9,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x35e4(%RIP),%XMM1,%XMM12 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM4,%XMM1                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x250(%RSP),%XMM4           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM10,%XMM9                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD %XMM5,%XMM10                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x240(%RSP),%XMM5           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x35bc(%RIP),%XMM0,%XMM9  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x35a4(%RIP),%XMM1,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMULPD 0x359c(%RIP),%XMM4,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x35a3(%RIP),%XMM0,%XMM10 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM15,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM5,%XMM4                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD (%RSP),%XMM5                | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x358c(%RIP),%XMM1,%XMM4  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMULPD 0x3574(%RIP),%XMM0,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x357b(%RIP),%XMM1,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS (%RSP),%XMM0                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM15,0x270(%RSP)            | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM0,0x260(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x260(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x270(%RSP),%XMM15          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x353a(%RIP),%XMM15,%XMM1      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM0,%XMM15                  | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD 0x80(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x3534(%RIP),%XMM1,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x10(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3516(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x351d(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,(%RSP)                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x10(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x280(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x80(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x290(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x290(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x280(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x34cd(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x34d4(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x20(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM0,0x10(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0x90(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x34a7(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x34ae(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x20(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x2a0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x90(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM8,0x2d0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVHPS %XMM1,0x2b0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x2b0(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x2a0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3451(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x3458(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x30(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM0,0x20(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD %XMM8,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x342f(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVCVTPS2PD 0x2d0(%RSP),%XMM8           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x342d(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0x90(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x30(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x2c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x2c0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x33f4(%RIP),%XMM8,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVMOVAPD %XMM0,%XMM8                   | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0       | 0.25\nVCVTPS2PD 0xa0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD132PD 0x33ee(%RIP),%XMM1,%XMM8  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x40(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x33d0(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x33d7(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0x30(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x40(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x2e0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0xa0(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD 0x2e0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x2f0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x2f0(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3386(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x338d(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x50(%RSP),%XMM1            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM0,0x40(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0xb0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3360(%RIP),%XMM0,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x3367(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM1,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPS 0x50(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x300(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0xb0(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM1,0x310(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x310(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPS2PD 0x300(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMULPD 0x3313(%RIP),%XMM1,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 4       | 0.50\nVFMADD132PD 0x331a(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD 0x130(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVAPD %XMM0,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0xc0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x3309(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0xc0(%RSP),%XMM0              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x320(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPD %XMM1,0xb0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0x320(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x32dc(%RIP),%XMM1,%XMM13 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x140(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x32c6(%RIP),%XMM0,%XMM14 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVHPS %XMM1,0x330(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPS 0x150(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVCVTPS2PD 0x330(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x340(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM13,%XMM13               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x3294(%RIP),%XMM0,%XMM6  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x160(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x327e(%RIP),%XMM0,%XMM7  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x340(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x350(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM14,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x325e(%RIP),%XMM0,%XMM11 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x170(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3248(%RIP),%XMM0,%XMM3  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x350(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x360(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM6,%XMM6                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM7,%XMM7                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x3225(%RIP),%XMM0,%XMM2  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x180(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x320f(%RIP),%XMM0,%XMM12 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x360(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x370(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM11,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM3,%XMM3                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x31eb(%RIP),%XMM0,%XMM9  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPS 0x190(%RSP),%XMM1             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x31d5(%RIP),%XMM0,%XMM10 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x370(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVHPS %XMM1,0x380(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PS %XMM2,%XMM2                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM12,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x31b1(%RIP),%XMM0,%XMM4  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD %XMM1,%XMM0                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x31a4(%RIP),%XMM0,%XMM5  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x380(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM9,%XMM9                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVFMADD231PD 0x318d(%RIP),%XMM0,%XMM15 | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0xd0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM10,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD (%RSP),%XMM1                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3171(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0xd0(%RSP),%XMM0              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x390(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x390(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM4,%XMM4                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM5,%XMM5                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PS %XMM15,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM1,(%RSP)                  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x10(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3135(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0xe0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x10(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x80(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3114(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0xe0(%RSP),%XMM0              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3a0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3a0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x80(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x20(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x30e1(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0xf0(%RSP),%XMM0            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x20(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x90(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x30c0(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0xf0(%RSP),%XMM0              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3b0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVAPD %XMM1,0x90(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPS2PD 0x3b0(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVFMADD231PD 0x3093(%RIP),%XMM1,%XMM8  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x100(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD 0x30(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x307b(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x100(%RSP),%XMM0             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3c0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3c0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVCVTPD2PS %XMM8,%XMM8                 | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVMOVAPD %XMM1,0x30(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x40(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3046(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVCVTPS2PD 0x110(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0x40(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0xa0(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD231PD 0x3025(%RIP),%XMM0,%XMM1  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPS 0x110(%RSP),%XMM0             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVMOVHPS %XMM0,0x3d0(%RSP)             | 2     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPS2PD 0x3d0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 3       | 1\nVMOVAPD %XMM1,0xa0(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVMOVAPD 0x50(%RSP),%XMM1              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 0    | 3       | 0.50\nVFMADD132PD 0x2ff2(%RIP),%XMM1,%XMM0  | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.50 | 0.50 | 0    | 0    | 5       | 0.50\nVMOVAPD %XMM0,0x50(%RSP)              | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPD2PSX 0xb0(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM13,%XMM0,%XMM1           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVLHPS %XMM6,%XMM14,%XMM13          | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM1,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2fde(%RIP),%XMM0,%XMM0        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM13,%XMM1               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2fd1(%RIP),%XMM1,%XMM14       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM11,%XMM7,%XMM13          | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM13,%XMM1               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2fbf(%RIP),%XMM1,%XMM7        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM14,%XMM0,%XMM6          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVLHPS %XMM2,%XMM3,%XMM0            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVPAND 0x2fbe(%RIP),%XMM6,%XMM6        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM9,%XMM12,%XMM2           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM0,%XMM14               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f9d(%RIP),%XMM14,%XMM11      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM4,%XMM10,%XMM14          | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM2,%XMM0                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM11,%XMM7,%XMM13         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x2f98(%RIP),%XMM13,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPAND 0x2f80(%RIP),%XMM0,%XMM11       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM14,%XMM7               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f73(%RIP),%XMM7,%XMM13       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSWB %XMM1,%XMM6,%XMM3           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVLHPS %XMM15,%XMM5,%XMM1           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVMOVDQA %XMM3,-0x30(%R15)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPD2PSX (%RSP),%XMM9               | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTTPS2DQ %XMM1,%XMM12               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f53(%RIP),%XMM12,%XMM0       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x10(%RSP),%XMM3           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM13,%XMM11,%XMM6         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVCVTPD2PSX 0x20(%RSP),%XMM5           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f4a(%RIP),%XMM6,%XMM7        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x80(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PSX 0x90(%RSP),%XMM1           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM3,%XMM9,%XMM2            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM2,%XMM10               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2f18(%RIP),%XMM10,%XMM4       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM5,%XMM6,%XMM15           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTPD2PSX 0x50(%RSP),%XMM6           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM8,%XMM1,%XMM9            | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM15,%XMM12              | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2efc(%RIP),%XMM12,%XMM2       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTTPS2DQ %XMM9,%XMM3                | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2eef(%RIP),%XMM3,%XMM10       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM4,%XMM0,%XMM14          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x2ef2(%RIP),%XMM14,%XMM11      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVCVTPD2PSX 0x30(%RSP),%XMM0           | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVCVTPD2PSX 0x40(%RSP),%XMM14          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVPACKUSDW %XMM10,%XMM2,%XMM4          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x2ed9(%RIP),%XMM4,%XMM9        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSWB %XMM11,%XMM7,%XMM13         | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM13,-0x20(%R15)            | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nVCVTPD2PSX 0xa0(%RSP),%XMM13          | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 0    | 1    | 4       | 1\nVMOVLHPS %XMM14,%XMM0,%XMM7           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM7,%XMM11               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2ea4(%RIP),%XMM11,%XMM12      | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVMOVLHPS %XMM6,%XMM13,%XMM5           | 2     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 1.50 | 0    | 2       | 1\nVCVTTPS2DQ %XMM5,%XMM15               | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 4       | 1\nVPAND 0x2e94(%RIP),%XMM15,%XMM1       | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSDW %XMM1,%XMM12,%XMM8          | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVPAND 0x2e97(%RIP),%XMM8,%XMM3        | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0.25 | 0.25 | 0.25 | 0.25 | 1       | 0.50\nVPACKUSWB %XMM3,%XMM9,%XMM2           | 1     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 1       | 0.50\nVMOVDQA %XMM2,-0x10(%R15)             | 1     | 0    | 0    | 0    | 0    | 0.50 | 0.50 | 0    | 0    | 1    | 0    | 4       | 1\nCMP %R14,%R15                         | 1     | 0.25 | 0.25 | 0.25 | 0.25 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.25\nJNE 15fe <main._omp_fn.0+0xbe>        | 1     | 0.50 | 0    | 0    | 0.50 | 0    | 0    | 0    | 0    | 0    | 0    | 1       | 0.50\n",
        },
      },
      header = {
        "6% of peak computational performance is used (1.67 out of 24.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = "Use vector aligned instructions:\n 1) align your arrays on 32 bytes boundaries\n 2) inform your compiler that your arrays are vector aligned: if array 'foo' is 32 bytes-aligned, define a pointer 'p_foo' as __builtin_assume_aligned (foo, 32) and use it instead of 'foo' in the loop.\n",
          details = "98% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 97% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized loop can use their full power.\n",
          title = "Vectorization",
          txt = "Your loop is highly vectorized.\nOnly 40% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your loop, you can lower the cost of an iteration from 144.00 to 85.00 cycles (1.69x speedup).",
        },
        {
          workaround = "Reduce arithmetical operations on array elements",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by execution of INT/FP operations in vector registers (the VPU is a bottleneck).\n",
        },
      },
      potential = {
        {
          title = "FMA",
          txt = "Detected 96 FMA (fused multiply-add) operations.",
        },
      },
    },
  common = {
    header = {
      "The loop is defined in /home/vidal/Desktop/AOC_oseret/Projet/AOC-Computer-vision/sobel.c:22-29.\n",
      "The related source loop is not unrolled or unrolled with no peel/tail loop.",
    },
    nb_paths = 1,
  },
}
