

================================================================
== Vivado HLS Report for 'append_payload_512_s'
================================================================
* Date:           Mon Mar  1 13:04:19 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     2.721|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      58|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     285|    -|
|Register         |        -|      -|    2837|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    2837|     343|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_226                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_301                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_314                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_333                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_341                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_404                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op11_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op30_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op42_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op55_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op80_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op86_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op92_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op97_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op99_write_state2    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op11          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op18          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op30          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op42          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op80          |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_182_p3           |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln1645_fu_401_p3           |  select  |      0|  0|   4|           1|           1|
    |select_ln1677_fu_349_p3           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  58|          28|          29|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_tmp_data_V_70_reg_221  |  15|          3|  512|       1536|
    |ap_phi_reg_pp0_iter1_tmp_data_V_71_reg_211  |  15|          3|  512|       1536|
    |state_6                                     |  15|          3|    3|          9|
    |tx_aethShift2payFifo_3_blk_n                |   9|          2|    1|          2|
    |tx_aethShift2payFifo_5_blk_n                |   9|          2|    1|          2|
    |tx_aethShift2payFifo_6_blk_n                |   9|          2|    1|          2|
    |tx_exh2payFifo_V_dat_blk_n                  |   9|          2|    1|          2|
    |tx_exh2payFifo_V_kee_blk_n                  |   9|          2|    1|          2|
    |tx_exh2payFifo_V_las_blk_n                  |   9|          2|    1|          2|
    |tx_exh2shiftFifo_V_d_blk_n                  |   9|          2|    1|          2|
    |tx_exh2shiftFifo_V_d_din                    |  27|          5|  512|       2560|
    |tx_exh2shiftFifo_V_k_blk_n                  |   9|          2|    1|          2|
    |tx_exh2shiftFifo_V_k_din                    |  27|          5|   64|        320|
    |tx_exh2shiftFifo_V_l_blk_n                  |   9|          2|    1|          2|
    |tx_exh2shiftFifo_V_l_din                    |  33|          6|    1|          6|
    |tx_packetInfoFifo_V_blk_n                   |   9|          2|    1|          2|
    |tx_rawPayFifo_V_data_blk_n                  |   9|          2|    1|          2|
    |tx_rawPayFifo_V_keep_blk_n                  |   9|          2|    1|          2|
    |tx_rawPayFifo_V_last_blk_n                  |   9|          2|    1|          2|
    |tx_rethShift2payFifo_3_blk_n                |   9|          2|    1|          2|
    |tx_rethShift2payFifo_5_blk_n                |   9|          2|    1|          2|
    |tx_rethShift2payFifo_6_blk_n                |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 285|         59| 1621|       6001|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    1|   0|    1|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_70_reg_221  |  512|   0|  512|          0|
    |ap_phi_reg_pp0_iter1_tmp_data_V_71_reg_211  |  512|   0|  512|          0|
    |firstPayload                                |    1|   0|    1|          0|
    |info_hasPayload                             |    1|   0|    1|          0|
    |info_hasPayload_load_reg_422                |    1|   0|    1|          0|
    |info_isAETH                                 |    1|   0|    1|          0|
    |prevWord_data_V_16                          |  512|   0|  512|          0|
    |state_6                                     |    3|   0|    3|          0|
    |state_6_load_reg_415                        |    3|   0|    3|          0|
    |tmp_238_reg_493                             |    1|   0|    1|          0|
    |tmp_239_reg_469                             |    1|   0|    1|          0|
    |tmp_240_reg_445                             |    1|   0|    1|          0|
    |tmp_241_reg_426                             |    1|   0|    1|          0|
    |tmp_data_V_69_reg_430                       |  512|   0|  512|          0|
    |tmp_data_V_reg_497                          |  512|   0|  512|          0|
    |tmp_keep_V_58_reg_478                       |   64|   0|   64|          0|
    |tmp_keep_V_59_reg_454                       |   64|   0|   64|          0|
    |tmp_keep_V_60_reg_435                       |   64|   0|   64|          0|
    |tmp_keep_V_reg_502                          |   64|   0|   64|          0|
    |tmp_last_V_46_reg_483                       |    1|   0|    1|          0|
    |tmp_last_V_47_reg_459                       |    1|   0|    1|          0|
    |tmp_last_V_48_reg_440                       |    1|   0|    1|          0|
    |tmp_last_V_reg_507                          |    1|   0|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 2837|   0| 2837|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |   append_payload<512>  | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |   append_payload<512>  | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |   append_payload<512>  | return value |
|ap_done                         | out |    1| ap_ctrl_hs |   append_payload<512>  | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |   append_payload<512>  | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |   append_payload<512>  | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |   append_payload<512>  | return value |
|tx_rawPayFifo_V_data_dout       |  in |  512|   ap_fifo  |  tx_rawPayFifo_V_data  |    pointer   |
|tx_rawPayFifo_V_data_empty_n    |  in |    1|   ap_fifo  |  tx_rawPayFifo_V_data  |    pointer   |
|tx_rawPayFifo_V_data_read       | out |    1|   ap_fifo  |  tx_rawPayFifo_V_data  |    pointer   |
|tx_rawPayFifo_V_keep_dout       |  in |   64|   ap_fifo  |  tx_rawPayFifo_V_keep  |    pointer   |
|tx_rawPayFifo_V_keep_empty_n    |  in |    1|   ap_fifo  |  tx_rawPayFifo_V_keep  |    pointer   |
|tx_rawPayFifo_V_keep_read       | out |    1|   ap_fifo  |  tx_rawPayFifo_V_keep  |    pointer   |
|tx_rawPayFifo_V_last_dout       |  in |    1|   ap_fifo  |  tx_rawPayFifo_V_last  |    pointer   |
|tx_rawPayFifo_V_last_empty_n    |  in |    1|   ap_fifo  |  tx_rawPayFifo_V_last  |    pointer   |
|tx_rawPayFifo_V_last_read       | out |    1|   ap_fifo  |  tx_rawPayFifo_V_last  |    pointer   |
|tx_rethShift2payFifo_3_dout     |  in |  512|   ap_fifo  | tx_rethShift2payFifo_3 |    pointer   |
|tx_rethShift2payFifo_3_empty_n  |  in |    1|   ap_fifo  | tx_rethShift2payFifo_3 |    pointer   |
|tx_rethShift2payFifo_3_read     | out |    1|   ap_fifo  | tx_rethShift2payFifo_3 |    pointer   |
|tx_rethShift2payFifo_5_dout     |  in |   64|   ap_fifo  | tx_rethShift2payFifo_5 |    pointer   |
|tx_rethShift2payFifo_5_empty_n  |  in |    1|   ap_fifo  | tx_rethShift2payFifo_5 |    pointer   |
|tx_rethShift2payFifo_5_read     | out |    1|   ap_fifo  | tx_rethShift2payFifo_5 |    pointer   |
|tx_rethShift2payFifo_6_dout     |  in |    1|   ap_fifo  | tx_rethShift2payFifo_6 |    pointer   |
|tx_rethShift2payFifo_6_empty_n  |  in |    1|   ap_fifo  | tx_rethShift2payFifo_6 |    pointer   |
|tx_rethShift2payFifo_6_read     | out |    1|   ap_fifo  | tx_rethShift2payFifo_6 |    pointer   |
|tx_aethShift2payFifo_3_dout     |  in |  512|   ap_fifo  | tx_aethShift2payFifo_3 |    pointer   |
|tx_aethShift2payFifo_3_empty_n  |  in |    1|   ap_fifo  | tx_aethShift2payFifo_3 |    pointer   |
|tx_aethShift2payFifo_3_read     | out |    1|   ap_fifo  | tx_aethShift2payFifo_3 |    pointer   |
|tx_aethShift2payFifo_5_dout     |  in |   64|   ap_fifo  | tx_aethShift2payFifo_5 |    pointer   |
|tx_aethShift2payFifo_5_empty_n  |  in |    1|   ap_fifo  | tx_aethShift2payFifo_5 |    pointer   |
|tx_aethShift2payFifo_5_read     | out |    1|   ap_fifo  | tx_aethShift2payFifo_5 |    pointer   |
|tx_aethShift2payFifo_6_dout     |  in |    1|   ap_fifo  | tx_aethShift2payFifo_6 |    pointer   |
|tx_aethShift2payFifo_6_empty_n  |  in |    1|   ap_fifo  | tx_aethShift2payFifo_6 |    pointer   |
|tx_aethShift2payFifo_6_read     | out |    1|   ap_fifo  | tx_aethShift2payFifo_6 |    pointer   |
|tx_exh2payFifo_V_dat_dout       |  in |  512|   ap_fifo  |  tx_exh2payFifo_V_dat  |    pointer   |
|tx_exh2payFifo_V_dat_empty_n    |  in |    1|   ap_fifo  |  tx_exh2payFifo_V_dat  |    pointer   |
|tx_exh2payFifo_V_dat_read       | out |    1|   ap_fifo  |  tx_exh2payFifo_V_dat  |    pointer   |
|tx_exh2payFifo_V_kee_dout       |  in |   64|   ap_fifo  |  tx_exh2payFifo_V_kee  |    pointer   |
|tx_exh2payFifo_V_kee_empty_n    |  in |    1|   ap_fifo  |  tx_exh2payFifo_V_kee  |    pointer   |
|tx_exh2payFifo_V_kee_read       | out |    1|   ap_fifo  |  tx_exh2payFifo_V_kee  |    pointer   |
|tx_exh2payFifo_V_las_dout       |  in |    1|   ap_fifo  |  tx_exh2payFifo_V_las  |    pointer   |
|tx_exh2payFifo_V_las_empty_n    |  in |    1|   ap_fifo  |  tx_exh2payFifo_V_las  |    pointer   |
|tx_exh2payFifo_V_las_read       | out |    1|   ap_fifo  |  tx_exh2payFifo_V_las  |    pointer   |
|tx_packetInfoFifo_V_dout        |  in |    3|   ap_fifo  |   tx_packetInfoFifo_V  |    pointer   |
|tx_packetInfoFifo_V_empty_n     |  in |    1|   ap_fifo  |   tx_packetInfoFifo_V  |    pointer   |
|tx_packetInfoFifo_V_read        | out |    1|   ap_fifo  |   tx_packetInfoFifo_V  |    pointer   |
|tx_exh2shiftFifo_V_d_din        | out |  512|   ap_fifo  |  tx_exh2shiftFifo_V_d  |    pointer   |
|tx_exh2shiftFifo_V_d_full_n     |  in |    1|   ap_fifo  |  tx_exh2shiftFifo_V_d  |    pointer   |
|tx_exh2shiftFifo_V_d_write      | out |    1|   ap_fifo  |  tx_exh2shiftFifo_V_d  |    pointer   |
|tx_exh2shiftFifo_V_k_din        | out |   64|   ap_fifo  |  tx_exh2shiftFifo_V_k  |    pointer   |
|tx_exh2shiftFifo_V_k_full_n     |  in |    1|   ap_fifo  |  tx_exh2shiftFifo_V_k  |    pointer   |
|tx_exh2shiftFifo_V_k_write      | out |    1|   ap_fifo  |  tx_exh2shiftFifo_V_k  |    pointer   |
|tx_exh2shiftFifo_V_l_din        | out |    1|   ap_fifo  |  tx_exh2shiftFifo_V_l  |    pointer   |
|tx_exh2shiftFifo_V_l_full_n     |  in |    1|   ap_fifo  |  tx_exh2shiftFifo_V_l  |    pointer   |
|tx_exh2shiftFifo_V_l_write      | out |    1|   ap_fifo  |  tx_exh2shiftFifo_V_l  |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

