and r0, r0, r1 
mvn r2, r0 
bic r3, r0, r2 
ror r2, r3, r2 
