INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Programming/University/05_Computer Aided Digital System Design/CAD_Project/Vivado/project_CAD/project_CAD.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Programming/University/05_Computer Aided Digital System Design/CAD_Project/ModelSim/Main_vivado.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_vivado
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Programming/University/05_Computer Aided Digital System Design/CAD_Project/ModelSim/Main_vivado_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_vivado_TB
