Fitter report for R32V2020
Thu May 30 16:40:31 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ALTSYNCRAM
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. I/O Rules Summary
 37. I/O Rules Details
 38. I/O Rules Matrix
 39. Fitter Device Options
 40. Operating Settings and Conditions
 41. Estimated Delay Added for Hold Timing Summary
 42. Estimated Delay Added for Hold Timing Details
 43. Fitter Messages
 44. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu May 30 16:40:31 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; R32V2020                                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,171 / 22,320 ( 19 % )                     ;
;     Total combinational functions  ; 3,123 / 22,320 ( 14 % )                     ;
;     Dedicated logic registers      ; 2,158 / 22,320 ( 10 % )                     ;
; Total registers                    ; 2158                                        ;
; Total pins                         ; 39 / 154 ( 25 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 70,656 / 608,256 ( 12 % )                   ;
; Embedded Multiplier 9-bit elements ; 6 / 132 ( 5 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE22F17C6                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; 4                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.2%      ;
;     Processor 3            ;   3.0%      ;
;     Processor 4            ;   2.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                       ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                  ; Destination Port ; Destination Port Name ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; REG_32:InstructionROMDataOutputLatch|q[0]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[0]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[1]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[1]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[2]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[2]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[3]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[3]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[4]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[4]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[5]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[5]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[6]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[6]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[7]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[7]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[8]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[8]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[9]  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[9]  ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[10] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[10] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[11] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[11] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[12] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[12] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[13] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[13] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[14] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[14] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[15] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[15] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[16] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[16] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[17] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[17] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[18] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[18] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[19] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[19] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[20] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[20] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[21] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[21] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[22] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[22] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[23] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[23] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[24] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[24] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[25] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[25] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[26] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[26] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[27] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[27] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[28] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[28] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[29] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[29] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[30] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[30] ; PORTADATAOUT     ;                       ;
; REG_32:InstructionROMDataOutputLatch|q[31] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|q_a[31] ; PORTADATAOUT     ;                       ;
+--------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; SerRts     ; PIN_C14       ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5700 ) ; 0.00 % ( 0 / 5700 )        ; 0.00 % ( 0 / 5700 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5700 ) ; 0.00 % ( 0 / 5700 )        ; 0.00 % ( 0 / 5700 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3417 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 358 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1915 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/output_files/R32V2020.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,171 / 22,320 ( 19 % )    ;
;     -- Combinational with no register       ; 2013                       ;
;     -- Register only                        ; 1048                       ;
;     -- Combinational with a register        ; 1110                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1947                       ;
;     -- 3 input functions                    ; 803                        ;
;     -- <=2 input functions                  ; 373                        ;
;     -- Register only                        ; 1048                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2792                       ;
;     -- arithmetic mode                      ; 331                        ;
;                                             ;                            ;
; Total registers*                            ; 2,158 / 23,018 ( 9 % )     ;
;     -- Dedicated logic registers            ; 2,158 / 22,320 ( 10 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 330 / 1,395 ( 24 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 39 / 154 ( 25 % )          ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 13 / 66 ( 20 % )           ;
; Total block memory bits                     ; 70,656 / 608,256 ( 12 % )  ;
; Total block memory implementation bits      ; 119,808 / 608,256 ( 20 % ) ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 8                          ;
;     -- Global clocks                        ; 8 / 20 ( 40 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 5.3% / 5.3% / 5.4%         ;
; Peak interconnect usage (total/H/V)         ; 28.1% / 26.1% / 31.1%      ;
; Maximum fan-out                             ; 1511                       ;
; Highest non-global fan-out                  ; 481                        ;
; Total fan-out                               ; 18109                      ;
; Average fan-out                             ; 2.95                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 2557 / 22320 ( 11 % ) ; 233 / 22320 ( 1 % )   ; 1381 / 22320 ( 6 % )           ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 1820                  ; 95                    ; 98                             ; 0                              ;
;     -- Register only                        ; 120                   ; 13                    ; 915                            ; 0                              ;
;     -- Combinational with a register        ; 617                   ; 125                   ; 368                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 1746                  ; 87                    ; 114                            ; 0                              ;
;     -- 3 input functions                    ; 466                   ; 87                    ; 250                            ; 0                              ;
;     -- <=2 input functions                  ; 225                   ; 46                    ; 102                            ; 0                              ;
;     -- Register only                        ; 120                   ; 13                    ; 915                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 2184                  ; 211                   ; 397                            ; 0                              ;
;     -- arithmetic mode                      ; 253                   ; 9                     ; 69                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 737                   ; 138                   ; 1283                           ; 0                              ;
;     -- Dedicated logic registers            ; 737 / 22320 ( 3 % )   ; 138 / 22320 ( < 1 % ) ; 1283 / 22320 ( 6 % )           ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 211 / 1395 ( 15 % )   ; 22 / 1395 ( 2 % )     ; 130 / 1395 ( 9 % )             ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 39                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 6 / 132 ( 5 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 49280                 ; 0                     ; 21376                          ; 0                              ;
; Total RAM block bits                        ; 73728                 ; 0                     ; 46080                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 8 / 66 ( 12 % )       ; 0 / 66 ( 0 % )        ; 5 / 66 ( 7 % )                 ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 6 / 24 ( 25 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 1 / 24 ( 4 % )                 ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 300                   ; 208                   ; 1635                           ; 2                              ;
;     -- Registered Input Connections         ; 186                   ; 147                   ; 1375                           ; 0                              ;
;     -- Output Connections                   ; 1803                  ; 283                   ; 35                             ; 24                             ;
;     -- Registered Output Connections        ; 182                   ; 283                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 13966                 ; 1477                  ; 5486                           ; 32                             ;
;     -- Registered Connections               ; 5556                  ; 1026                  ; 2997                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 278                   ; 332                   ; 1467                           ; 26                             ;
;     -- sld_hub:auto_hub                     ; 332                   ; 20                    ; 139                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 1467                  ; 139                   ; 64                             ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 26                    ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 47                    ; 111                   ; 404                            ; 2                              ;
;     -- Output Ports                         ; 50                    ; 128                   ; 183                            ; 1                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 74                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 81                    ; 169                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 2                     ; 18                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 32                    ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 14                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 71                    ; 171                            ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 76                    ; 185                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 65                    ; 171                            ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; i_CLOCK_50  ; R8    ; 3        ; 27           ; 0            ; 21           ; 1512                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_SerRxd    ; C16   ; 6        ; 53           ; 30           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_ps2Clk    ; A14   ; 7        ; 47           ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_ps2Data   ; B16   ; 6        ; 53           ; 22           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_switch[0] ; E1    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_switch[1] ; R9    ; 4        ; 27           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; i_switch[2] ; T9    ; 4        ; 27           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; Fitter               ; no        ;
; n_reset     ; J15   ; 5        ; 53           ; 14           ; 0            ; 481                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; o_Anode_Activate[0] ; F9    ; 7        ; 34           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_Anode_Activate[1] ; C9    ; 7        ; 31           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_Anode_Activate[2] ; D9    ; 7        ; 31           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_Anode_Activate[3] ; A10   ; 7        ; 34           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_BUZZER            ; B11   ; 7        ; 40           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[0]        ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_LED_out[1]        ; A13   ; 7        ; 49           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_LED_out[2]        ; B13   ; 7        ; 49           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_LED_out[3]        ; A11   ; 7        ; 40           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_LED_out[4]        ; D1    ; 1        ; 0            ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_LED_out[5]        ; B10   ; 7        ; 34           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; o_LED_out[6]        ; B1    ; 1        ; 0            ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_SerTxd            ; C15   ; 6        ; 53           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[0]      ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[10]     ; G15   ; 6        ; 53           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[11]     ; G16   ; 6        ; 53           ; 20           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[12]     ; F14   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[13]     ; F16   ; 6        ; 53           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[14]     ; F15   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[15]     ; D14   ; 7        ; 51           ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[16]     ; D15   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[17]     ; D16   ; 6        ; 53           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[1]      ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[2]      ; T11   ; 4        ; 36           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[3]      ; R12   ; 4        ; 36           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[4]      ; T12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[5]      ; R13   ; 4        ; 40           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[6]      ; T13   ; 4        ; 40           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[7]      ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[8]      ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_VideoVect[9]      ; F13   ; 6        ; 53           ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                    ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                               ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO            ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                   ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                  ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                    ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                    ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                    ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                    ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                    ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn                   ; Use as regular IO        ; n_reset                 ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                              ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                  ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R5n, INIT_DONE                  ; Use as regular IO        ; o_VideoVect[11]         ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R5p, CRC_ERROR                  ; Use as regular IO        ; o_VideoVect[10]         ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R4n, nCEO                       ; Use as programming pin   ; o_VideoVect[13]         ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                     ; Use as regular IO        ; o_VideoVect[14]         ; Dual Purpose Pin          ;
; D16      ;                                        ; Use as regular IO        ; o_VideoVect[17]         ; Dual Purpose Pin          ;
; D15      ; PADD23                                 ; Use as regular IO        ; o_VideoVect[16]         ; Dual Purpose Pin          ;
; C16      ; DIFFIO_R1n, PADD20, DQS2R/CQ3R,CDPCLK5 ; Use as regular IO        ; i_SerRxd                ; Dual Purpose Pin          ;
; B11      ; DIFFIO_T20p, PADD0                     ; Use as regular IO        ; o_BUZZER                ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                     ; Use as regular IO        ; o_LED_out[0]            ; Dual Purpose Pin          ;
; F9       ; DIFFIO_T17p, PADD4, DQS2T/CQ3T,DPCLK8  ; Use as regular IO        ; o_Anode_Activate[0]     ; Dual Purpose Pin          ;
; A10      ; DIFFIO_T16n, PADD5                     ; Use as regular IO        ; o_Anode_Activate[3]     ; Dual Purpose Pin          ;
; B10      ; DIFFIO_T16p, PADD6                     ; Use as regular IO        ; o_LED_out[5]            ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                     ; Use as regular IO        ; o_Anode_Activate[1]     ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                     ; Use as regular IO        ; o_Anode_Activate[2]     ; Dual Purpose Pin          ;
+----------+----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 7 / 14 ( 50 % )  ; 3.3V          ; --           ;
; 2        ; 0 / 16 ( 0 % )   ; 3.3V          ; --           ;
; 3        ; 1 / 25 ( 4 % )   ; 3.3V          ; --           ;
; 4        ; 11 / 20 ( 55 % ) ; 3.3V          ; --           ;
; 5        ; 1 / 18 ( 6 % )   ; 3.3V          ; --           ;
; 6        ; 11 / 13 ( 85 % ) ; 3.3V          ; --           ;
; 7        ; 12 / 24 ( 50 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; o_Anode_Activate[3]                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 188        ; 7        ; o_LED_out[3]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; o_LED_out[1]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 181        ; 7        ; i_ps2Clk                                                  ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 191        ; 7        ; o_LED_out[0]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; o_LED_out[6]                                              ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; o_LED_out[5]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 189        ; 7        ; o_BUZZER                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; o_LED_out[2]                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; i_ps2Data                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; o_Anode_Activate[1]                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; o_SerTxd                                                  ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 173        ; 6        ; i_SerRxd                                                  ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 10         ; 1        ; o_LED_out[4]                                              ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; o_Anode_Activate[2]                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; o_VideoVect[15]                                           ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 170        ; 6        ; o_VideoVect[16]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 169        ; 6        ; o_VideoVect[17]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 26         ; 1        ; i_switch[0]                                               ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; o_Anode_Activate[0]                                       ; output ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; o_VideoVect[9]                                            ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; o_VideoVect[12]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 163        ; 6        ; o_VideoVect[14]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 162        ; 6        ; o_VideoVect[13]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; o_VideoVect[10]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 159        ; 6        ; o_VideoVect[11]                                           ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 144        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 143        ; 5        ; n_reset                                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; i_CLOCK_50                                                ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; i_switch[1]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; o_VideoVect[0]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; o_VideoVect[3]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; o_VideoVect[5]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; i_switch[2]                                               ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 97         ; 4        ; o_VideoVect[1]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; o_VideoVect[2]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; o_VideoVect[4]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; o_VideoVect[6]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; o_VideoVect[7]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; o_VideoVect[8]                                            ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; Peripherals|clockGen|altpll_component|auto_generated|pll1                                                                               ;
; PLL mode                      ; Normal                                                                                                                                  ;
; Compensate clock              ; clock0                                                                                                                                  ;
; Compensated input/output pins ; --                                                                                                                                      ;
; Switchover type               ; --                                                                                                                                      ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                ;
; Input frequency 1             ; --                                                                                                                                      ;
; Nominal PFD frequency         ; 10.0 MHz                                                                                                                                ;
; Nominal VCO frequency         ; 640.0 MHz                                                                                                                               ;
; VCO post scale K counter      ; 2                                                                                                                                       ;
; VCO frequency control         ; Auto                                                                                                                                    ;
; VCO phase shift step          ; 195 ps                                                                                                                                  ;
; VCO multiply                  ; --                                                                                                                                      ;
; VCO divide                    ; --                                                                                                                                      ;
; Freq min lock                 ; 27.0 MHz                                                                                                                                ;
; Freq max lock                 ; 50.8 MHz                                                                                                                                ;
; M VCO Tap                     ; 0                                                                                                                                       ;
; M Initial                     ; 1                                                                                                                                       ;
; M value                       ; 64                                                                                                                                      ;
; N value                       ; 5                                                                                                                                       ;
; Charge pump current           ; setting 1                                                                                                                               ;
; Loop filter resistance        ; setting 16                                                                                                                              ;
; Loop filter capacitance       ; setting 0                                                                                                                               ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                                                                                      ;
; Bandwidth type                ; Medium                                                                                                                                  ;
; Real time reconfigurable      ; Off                                                                                                                                     ;
; Scan chain MIF file           ; --                                                                                                                                      ;
; Preserve PLL counter order    ; Off                                                                                                                                     ;
; PLL location                  ; PLL_4                                                                                                                                   ;
; Inclk0 signal                 ; i_CLOCK_50                                                                                                                              ;
; Inclk1 signal                 ; --                                                                                                                                      ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                           ;
; Inclk1 signal type            ; --                                                                                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------+
; Name                                                                                                                                                ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------+
; PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 64   ; 125 ; 25.6 MHz         ; 0 (0 ps)    ; 1.80 (195 ps)    ; 50/50      ; C0      ; 25            ; 13/12 Odd  ; --            ; 1       ; 0       ; Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+------------------------------------------------------------------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+---------------------+-----------------------------+
; Pin Name            ; Reason                      ;
+---------------------+-----------------------------+
; o_BUZZER            ; Missing drive strength      ;
; o_SerTxd            ; Missing drive strength      ;
; o_VideoVect[0]      ; Missing drive strength      ;
; o_VideoVect[1]      ; Missing drive strength      ;
; o_VideoVect[2]      ; Missing drive strength      ;
; o_VideoVect[3]      ; Missing drive strength      ;
; o_VideoVect[4]      ; Missing drive strength      ;
; o_VideoVect[5]      ; Missing drive strength      ;
; o_VideoVect[6]      ; Missing drive strength      ;
; o_VideoVect[7]      ; Missing drive strength      ;
; o_VideoVect[8]      ; Missing drive strength      ;
; o_VideoVect[9]      ; Missing drive strength      ;
; o_VideoVect[10]     ; Missing drive strength      ;
; o_VideoVect[11]     ; Missing drive strength      ;
; o_VideoVect[12]     ; Missing drive strength      ;
; o_VideoVect[13]     ; Missing drive strength      ;
; o_VideoVect[14]     ; Missing drive strength      ;
; o_VideoVect[15]     ; Missing drive strength      ;
; o_VideoVect[16]     ; Missing drive strength      ;
; o_VideoVect[17]     ; Missing drive strength      ;
; o_Anode_Activate[0] ; Missing drive strength      ;
; o_Anode_Activate[1] ; Missing drive strength      ;
; o_Anode_Activate[2] ; Missing drive strength      ;
; o_Anode_Activate[3] ; Missing drive strength      ;
; o_LED_out[0]        ; Missing drive strength      ;
; o_LED_out[1]        ; Missing drive strength      ;
; o_LED_out[2]        ; Missing drive strength      ;
; o_LED_out[3]        ; Missing drive strength      ;
; o_LED_out[4]        ; Missing drive strength      ;
; o_LED_out[5]        ; Missing drive strength      ;
; o_LED_out[6]        ; Missing drive strength      ;
; o_BUZZER            ; Missing location assignment ;
; o_Anode_Activate[0] ; Missing location assignment ;
; o_Anode_Activate[1] ; Missing location assignment ;
; o_Anode_Activate[2] ; Missing location assignment ;
; o_Anode_Activate[3] ; Missing location assignment ;
; o_LED_out[5]        ; Missing location assignment ;
; i_switch[1]         ; Missing location assignment ;
; i_switch[2]         ; Missing location assignment ;
+---------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 4171 (27)   ; 2158 (0)                  ; 0 (0)         ; 70656       ; 13   ; 6            ; 0       ; 3         ; 39   ; 0            ; 2013 (27)    ; 1048 (0)          ; 1110 (7)         ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |BlockRam_Data:Data_RAM|                                                                                                             ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; |top|BlockRam_Data:Data_RAM                                                                                                                                                                                                                                                                                                                     ; BlockRam_Data                     ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_gsr3:auto_generated|                                                                                               ; 94 (0)      ; 63 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 7 (0)             ; 56 (0)           ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_gsr3                   ; work         ;
;             |altsyncram_9bp2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1                                                                                                                                                                                                                          ; altsyncram_9bp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 94 (78)     ; 63 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (23)      ; 7 (7)             ; 56 (48)          ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |top|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |BlockRam_Stack:Stack_RAM|                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRam_Stack:Stack_RAM                                                                                                                                                                                                                                                                                                                   ; BlockRam_Stack                    ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_d7p3:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_d7p3                   ; work         ;
;    |BlockRom_Instruction:Instr_ROM|                                                                                                     ; 94 (0)      ; 64 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 7 (0)             ; 57 (0)           ; |top|BlockRom_Instruction:Instr_ROM                                                                                                                                                                                                                                                                                                             ; BlockRom_Instruction              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 94 (0)      ; 64 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 7 (0)             ; 57 (0)           ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_f534:auto_generated|                                                                                               ; 94 (0)      ; 64 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 7 (0)             ; 57 (0)           ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated                                                                                                                                                                                                                                              ; altsyncram_f534                   ; work         ;
;             |altsyncram_dk33:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1                                                                                                                                                                                                                  ; altsyncram_dk33                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 94 (78)     ; 64 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (22)      ; 7 (7)             ; 57 (49)          ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                    ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |PeripheralInterface:Peripherals|                                                                                                    ; 1120 (46)   ; 208 (19)                  ; 0 (0)         ; 16512       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 908 (22)     ; 41 (0)            ; 171 (29)         ; |top|PeripheralInterface:Peripherals                                                                                                                                                                                                                                                                                                            ; PeripheralInterface               ; work         ;
;       |Loadable_7S4D_LED:SevenSegDisplay|                                                                                               ; 39 (39)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 29 (29)          ; |top|PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay                                                                                                                                                                                                                                                                          ; Loadable_7S4D_LED                 ; work         ;
;       |Mem_Mapped_SVGA:SVGA|                                                                                                            ; 825 (1)     ; 24 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 800 (0)      ; 0 (0)             ; 25 (1)           ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA                                                                                                                                                                                                                                                                                       ; Mem_Mapped_SVGA                   ; work         ;
;          |DisplayRam2k:DisplayRAM|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM                                                                                                                                                                                                                                                               ; DisplayRam2k                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;                |altsyncram_b0q3:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated                                                                                                                                                                                                ; altsyncram_b0q3                   ; work         ;
;          |Video_SVGA_64x32:Video_SVGA_64x32|                                                                                            ; 824 (824)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 800 (800)    ; 0 (0)             ; 24 (24)          ; |top|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32                                                                                                                                                                                                                                                     ; Video_SVGA_64x32                  ; work         ;
;       |REG_16:SevenSegmentDisplayLatch|                                                                                                 ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 13 (13)          ; |top|PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch                                                                                                                                                                                                                                                                            ; REG_16                            ; work         ;
;       |REG_8:LedLatch|                                                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|PeripheralInterface:Peripherals|REG_8:LedLatch                                                                                                                                                                                                                                                                                             ; REG_8                             ; work         ;
;       |VideoClk_SVGA_800x600:clockGen|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen                                                                                                                                                                                                                                                                             ; VideoClk_SVGA_800x600             ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component                                                                                                                                                                                                                                                     ; altpll                            ; work         ;
;             |VideoClk_SVGA_800x600_altpll:auto_generated|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated                                                                                                                                                                                                         ; VideoClk_SVGA_800x600_altpll      ; work         ;
;       |bufferedUART:UART|                                                                                                               ; 157 (157)   ; 93 (93)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (64)      ; 25 (25)           ; 68 (68)          ; |top|PeripheralInterface:Peripherals|bufferedUART:UART                                                                                                                                                                                                                                                                                          ; bufferedUART                      ; work         ;
;          |altsyncram:rxBuffer_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;             |altsyncram_3ce1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                                                 ; altsyncram_3ce1                   ; work         ;
;       |ps2_intf:ps2Keyboard|                                                                                                            ; 47 (47)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 13 (13)           ; 22 (22)          ; |top|PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard                                                                                                                                                                                                                                                                                       ; ps2_intf                          ; work         ;
;    |R32V2020:RISC_CPU|                                                                                                                  ; 1230 (107)  ; 402 (0)                   ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 824 (106)    ; 65 (0)            ; 341 (26)         ; |top|R32V2020:RISC_CPU                                                                                                                                                                                                                                                                                                                          ; R32V2020                          ; work         ;
;       |ALU:ALU|                                                                                                                         ; 395 (365)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 388 (358)    ; 0 (0)             ; 7 (7)            ; |top|R32V2020:RISC_CPU|ALU:ALU                                                                                                                                                                                                                                                                                                                  ; ALU                               ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                   ; lpm_mult                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                                   ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                           ; mult_7dt                          ; work         ;
;       |CCRControl:flowControl|                                                                                                          ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|CCRControl:flowControl                                                                                                                                                                                                                                                                                                   ; CCRControl                        ; work         ;
;       |OneHotStateMachine:StateMachine|                                                                                                 ; 16 (16)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 9 (9)            ; |top|R32V2020:RISC_CPU|OneHotStateMachine:StateMachine                                                                                                                                                                                                                                                                                          ; OneHotStateMachine                ; work         ;
;       |OpCodeDecoder:opcodeDecoder|                                                                                                     ; 15 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (13)      ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder                                                                                                                                                                                                                                                                                              ; OpCodeDecoder                     ; work         ;
;          |OpCode_Cat_Decoder:opc_Cat_Decoder|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top|R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder                                                                                                                                                                                                                                                           ; OpCode_Cat_Decoder                ; work         ;
;       |RegisterFile:RegisterFile|                                                                                                       ; 696 (30)    ; 392 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 300 (30)     ; 64 (0)            ; 332 (2)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile                                                                                                                                                                                                                                                                                                ; RegisterFile                      ; work         ;
;          |COUNT_32:dataRamAddress|                                                                                                      ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 13 (13)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress                                                                                                                                                                                                                                                                        ; COUNT_32                          ; work         ;
;          |COUNT_32:peripheralAddress|                                                                                                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress                                                                                                                                                                                                                                                                     ; COUNT_32                          ; work         ;
;          |COUNT_32:programCounter|                                                                                                      ; 50 (50)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 16 (16)           ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter                                                                                                                                                                                                                                                                        ; COUNT_32                          ; work         ;
;          |COUNT_32:stackAddress|                                                                                                        ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 31 (31)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress                                                                                                                                                                                                                                                                          ; COUNT_32                          ; work         ;
;          |MUX_16x32:muxA|                                                                                                               ; 265 (265)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 160 (160)    ; 0 (0)             ; 105 (105)        ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA                                                                                                                                                                                                                                                                                 ; MUX_16x32                         ; work         ;
;          |MUX_16x32:muxB|                                                                                                               ; 265 (265)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (92)      ; 0 (0)             ; 173 (173)        ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB                                                                                                                                                                                                                                                                                 ; MUX_16x32                         ; work         ;
;          |REG_16:r10Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 13 (13)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r10Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r11Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r11Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r12Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r12Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r13Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r13Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r14Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r14Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r15Lower|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r15Upper|                                                                                                              ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper                                                                                                                                                                                                                                                                                ; REG_16                            ; work         ;
;          |REG_16:r8Lower|                                                                                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r8Upper|                                                                                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 11 (11)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r9Lower|                                                                                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 9 (9)            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_16:r9Upper|                                                                                                               ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 12 (12)          ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper                                                                                                                                                                                                                                                                                 ; REG_16                            ; work         ;
;          |REG_32:conditionCodeRegister|                                                                                                 ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |top|R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister                                                                                                                                                                                                                                                                   ; REG_32                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 233 (1)     ; 138 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (1)       ; 13 (0)            ; 125 (0)          ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 232 (0)     ; 138 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 13 (0)            ; 125 (0)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 232 (0)     ; 138 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 13 (0)            ; 125 (0)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 232 (8)     ; 138 (7)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (1)       ; 13 (3)            ; 125 (0)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 228 (0)     ; 131 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (0)       ; 10 (0)            ; 125 (0)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 228 (181)   ; 131 (102)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (75)      ; 10 (10)           ; 125 (98)         ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 26 (26)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 10 (10)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 19 (19)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 1381 (170)  ; 1283 (168)                ; 0 (0)         ; 21376       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (2)       ; 915 (168)         ; 368 (0)          ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1211 (0)    ; 1115 (0)                  ; 0 (0)         ; 21376       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (0)       ; 747 (0)           ; 368 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1211 (768)  ; 1115 (742)                ; 0 (0)         ; 21376       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (32)      ; 747 (678)         ; 368 (57)         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 31 (31)           ; 17 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 21376       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_i824:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 21376       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i824:auto_generated                                                                                                                                                 ; altsyncram_i824                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 69 (69)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 8 (8)             ; 38 (38)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 21 (1)      ; 21 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 4 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 2 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 11 (1)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 242 (10)    ; 217 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (10)      ; 7 (0)             ; 217 (0)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 8 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_aii:auto_generated|                                                                                             ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_aii:auto_generated                                                             ; cntr_aii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 174 (174)   ; 167 (167)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 167 (167)        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 16 (16)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 15 (15)          ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                 ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+
; o_BUZZER            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_SerTxd            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_VideoVect[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_Anode_Activate[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_Anode_Activate[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_Anode_Activate[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_Anode_Activate[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[4]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[5]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_LED_out[6]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i_CLOCK_50          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; n_reset             ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_switch[0]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_switch[1]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_switch[2]         ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_ps2Data           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_ps2Clk            ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_SerRxd            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+---------------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; i_CLOCK_50                                                                                                                                     ;                   ;         ;
; n_reset                                                                                                                                        ;                   ;         ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[4]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[4]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[4]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[4]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[11]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[12]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[13]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[14]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[15]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[4]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[4]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[4]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[4]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[0]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[1]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[2]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[3]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[4]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[5]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[6]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[7]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[8]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[9]                                                                    ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[10]                                                                   ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[11]                                                                   ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[12]                                                                   ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[13]                                                                   ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[14]                                                                   ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_16:SevenSegmentDisplayLatch|q[15]                                                                   ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|REG_8:LedLatch|q[4]                                                                                     ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[18]                                                 ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[19]                                                 ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[4]                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[17]                                                 ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[8]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[12]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[0]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[5]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[9]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[13]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[1]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[10]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[6]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[14]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[2]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[7]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[11]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[15]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[3]                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[16]                                                 ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[16]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[17]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[18]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[19]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[20]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[21]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[22]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[23]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[24]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[25]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[26]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[27]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[28]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[29]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[30]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q[31]                                                           ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[15]                                                 ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[14]                                                 ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[13]                                                 ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[12]                                                 ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[11]                                                 ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[10]                                                 ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[9]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[8]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[7]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[6]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[5]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[4]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[3]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[2]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[1]                                                  ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[0]                                                  ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[8]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[8]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[8]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[8]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[8]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[12]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[12]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[12]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[12]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[0]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[0]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[0]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[0]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[0]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[0]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[5]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[5]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[5]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[5]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[5]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[5]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[9]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[9]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[9]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[9]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[9]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[13]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[13]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[13]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[13]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[1]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[1]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[1]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[1]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[1]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[1]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[10]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[10]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[10]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[10]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[10]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[6]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[6]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[6]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[6]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[6]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[6]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[14]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[14]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[14]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[14]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[2]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[2]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[2]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[2]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[2]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[2]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[7]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[7]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[7]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[7]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[7]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[7]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[11]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[11]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[11]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[11]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[15]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[15]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[15]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[15]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Lower|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Lower|q[3]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Lower|q[3]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Lower|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[3]                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[3]                                                            ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[3]                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister|q[3]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Lower|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Lower|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Lower|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Lower|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[3]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[1]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|o_clkInstrRomData                                                                                                     ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[15]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[15]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[31]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[31]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[31]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[15]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[30]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[30]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[30]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[14]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[14]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[14]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[13]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[13]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[29]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[29]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[29]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[13]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[28]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[28]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[28]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[12]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[12]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[12]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[11]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[11]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[27]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[27]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[27]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[11]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[26]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[26]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[26]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[10]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[10]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[10]                                                                       ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[9]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[9]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[25]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[25]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[25]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[9]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[24]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[24]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[24]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[8]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[8]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[8]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[7]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[7]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[23]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[23]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[23]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[7]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[22]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[22]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[22]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[6]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[6]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[6]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[5]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[5]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[21]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[21]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[21]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[5]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[20]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[20]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[20]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[4]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[4]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[4]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[3]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[3]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[19]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[19]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[19]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[3]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[18]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[18]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[18]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[2]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[2]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[2]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[1]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[1]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[17]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[17]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[17]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[1]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress|Pre_Q[16]                                                           ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[16]                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|Pre_Q[16]                                                             ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r9Upper|q[0]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r10Upper|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r8Upper|q[0]                                                                         ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r11Upper|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r14Upper|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r13Upper|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r12Upper|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|RegisterFile:RegisterFile|REG_16:r15Upper|q[0]                                                                        ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[4]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|w_holdHaltCatchFire~0                                                                                                 ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[0]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|o_clkInstrRomAddr                                                                                                     ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|o_writeToDataRamEnable~0                                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[3]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[1]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[5]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[2]                                                                              ; 0                 ; 6       ;
;      - R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|Pre_Q[0]                                                                              ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[4]                                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[0]                                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[5]                                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[1]                                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[6]                                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[2]                                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[7]                                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[3]                                                                            ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[4]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|parity                                                                             ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_edge                                                                           ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|bit_count[3]                                                                       ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|bit_count[2]                                                                       ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|bit_count[1]                                                                       ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|ps2_dat_in                                                                         ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|bit_count[0]                                                                       ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|ERROR                                                                              ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|VALID                                                                              ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[0]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[5]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[1]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[6]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[2]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[7]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[3]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[7]                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[6]                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[5]                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[4]                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[3]                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[2]                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[1]                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[0]                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|ps2_clk_in                                                                         ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[8]                                                                        ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|pll1 ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder                                                                             ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]~feeder                                                                              ; 0                 ; 6       ;
; i_switch[0]                                                                                                                                    ;                   ;         ;
; i_switch[1]                                                                                                                                    ;                   ;         ;
; i_switch[2]                                                                                                                                    ;                   ;         ;
; i_ps2Data                                                                                                                                      ;                   ;         ;
;      - PeripheralInterface:Peripherals|w_kbdDataStatus[0]                                                                                      ; 0                 ; 6       ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|ps2_dat_in~0                                                                       ; 0                 ; 6       ;
; i_ps2Clk                                                                                                                                       ;                   ;         ;
;      - PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|clk_filter[7]~0                                                                    ; 0                 ; 6       ;
; i_SerRxd                                                                                                                                       ;                   ;         ;
;      - PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered~0                                                                         ; 1                 ; 6       ;
;      - PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter~8                                                                            ; 1                 ; 6       ;
;      - PeripheralInterface:Peripherals|bufferedUART:UART|process_2~0                                                                           ; 1                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                              ; LCCOMB_X16_Y20_N22 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                 ; LCCOMB_X18_Y20_N0  ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                 ; LCCOMB_X16_Y20_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                                 ; LCCOMB_X16_Y20_N20 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~10                                                                                                                                                                                                                      ; LCCOMB_X16_Y20_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]~2                                                                                                                                                                                                                      ; LCCOMB_X15_Y22_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2                                                                                                                                                                          ; LCCOMB_X17_Y19_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~6                                                                                                                                                                     ; LCCOMB_X17_Y19_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                      ; LCCOMB_X17_Y20_N30 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                         ; LCCOMB_X17_Y20_N0  ; 7       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                         ; LCCOMB_X17_Y20_N28 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                                         ; LCCOMB_X17_Y20_N6  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~11                                                                                                                                                                                                              ; LCCOMB_X17_Y20_N8  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~1                                                                                                                                                                                                               ; LCCOMB_X16_Y22_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]~2                                                                                                                                                                  ; LCCOMB_X12_Y16_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~4                                                                                                                                                             ; LCCOMB_X12_Y16_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|LessThan0~2                                                                                                                                                                                                                                                          ; LCCOMB_X34_Y12_N30 ; 20      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|Video_SVGA_64x32:Video_SVGA_64x32|LessThan1~2                                                                                                                                                                                                                                                          ; LCCOMB_X32_Y13_N30 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|comb~0                                                                                                                                                                                                                                                                                                 ; LCCOMB_X36_Y14_N6  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                         ; PLL_4              ; 24      ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|LessThan4~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y15_N22 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                                                                                                                                                                                                ; FF_X41_Y17_N9      ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                                                                                                                                                                                                ; FF_X41_Y17_N9      ; 40      ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]~0                                                                                                                                                                                                                                                                                           ; LCCOMB_X45_Y17_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~22                                                                                                                                                                                                                                                                                               ; LCCOMB_X41_Y17_N18 ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~24                                                                                                                                                                                                                                                                                               ; LCCOMB_X36_Y15_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[1]~15                                                                                                                                                                                                                                                                                        ; LCCOMB_X45_Y17_N28 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]~3                                                                                                                                                                                                                                                                                  ; LCCOMB_X44_Y17_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter~8                                                                                                                                                                                                                                                                                                ; LCCOMB_X47_Y18_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]~7                                                                                                                                                                                                                                                                                          ; LCCOMB_X44_Y17_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle~4                                                                                                                                                                                                                                                                                            ; LCCOMB_X45_Y17_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[0]~0                                                                                                                                                                                                                                                                                             ; LCCOMB_X45_Y21_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]~10                                                                                                                                                                                                                                                                                        ; LCCOMB_X45_Y21_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txState.idle~1                                                                                                                                                                                                                                                                                            ; LCCOMB_X45_Y21_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|txd~4                                                                                                                                                                                                                                                                                                     ; LCCOMB_X45_Y21_N14 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|comb~0                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X39_Y17_N18 ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; PeripheralInterface:Peripherals|comb~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X39_Y17_N0  ; 12      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; PeripheralInterface:Peripherals|comb~5                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X35_Y18_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|process_0~0                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X37_Y18_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|DATA[0]~1                                                                                                                                                                                                                                                                                              ; LCCOMB_X38_Y18_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|ps2_intf:ps2Keyboard|shiftreg[0]~0                                                                                                                                                                                                                                                                                          ; LCCOMB_X38_Y18_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; PeripheralInterface:Peripherals|w_serialClkEn                                                                                                                                                                                                                                                                                                               ; FF_X44_Y19_N1      ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[3]                                                                                                                                                                                                                                                                                                  ; FF_X35_Y20_N9      ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|o_WrRegFile~4                                                                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y21_N12 ; 33      ; Latch enable               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[0]                                                                                                                                                                                                                                                                             ; FF_X31_Y20_N5      ; 29      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q~42                                                                                                                                                                                                                                                                                ; LCCOMB_X30_Y23_N18 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~1                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y20_N26 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~10                                                                                                                                                                                                                                                                                                         ; LCCOMB_X31_Y18_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~11                                                                                                                                                                                                                                                                                                         ; LCCOMB_X32_Y20_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~12                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y20_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~13                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y20_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~14                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y20_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~15                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y20_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~16                                                                                                                                                                                                                                                                                                         ; LCCOMB_X32_Y20_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~17                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y20_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~18                                                                                                                                                                                                                                                                                                         ; LCCOMB_X31_Y18_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~19                                                                                                                                                                                                                                                                                                         ; LCCOMB_X30_Y20_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~2                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y20_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~3                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y20_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~4                                                                                                                                                                                                                                                                                                          ; LCCOMB_X32_Y20_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~5                                                                                                                                                                                                                                                                                                          ; LCCOMB_X31_Y20_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~6                                                                                                                                                                                                                                                                                                          ; LCCOMB_X26_Y20_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~7                                                                                                                                                                                                                                                                                                          ; LCCOMB_X26_Y20_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~8                                                                                                                                                                                                                                                                                                          ; LCCOMB_X35_Y21_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|RegisterFile:RegisterFile|comb~9                                                                                                                                                                                                                                                                                                          ; LCCOMB_X30_Y20_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|o_clkInstrRomData                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y12_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|o_writeStackRamEn~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y20_N4  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|o_writeToDataRamEnable~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X35_Y20_N30 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; R32V2020:RISC_CPU|w_holdHaltCatchFire                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y20_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 619     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i_CLOCK_50                                                                                                                                                                                                                                                                                                                                                  ; PIN_R8             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; i_CLOCK_50                                                                                                                                                                                                                                                                                                                                                  ; PIN_R8             ; 1511    ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; n_reset                                                                                                                                                                                                                                                                                                                                                     ; PIN_J15            ; 481     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X12_Y17_N15     ; 77      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X11_Y19_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X11_Y19_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X14_Y19_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X15_Y21_N21     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                            ; LCCOMB_X15_Y18_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X14_Y20_N23     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X15_Y20_N5      ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14                           ; LCCOMB_X15_Y18_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X15_Y20_N19     ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23                           ; LCCOMB_X15_Y18_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                              ; FF_X15_Y21_N15     ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                              ; FF_X15_Y21_N13     ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                              ; LCCOMB_X14_Y21_N16 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10              ; LCCOMB_X11_Y19_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9               ; LCCOMB_X12_Y19_N26 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~10                                ; LCCOMB_X12_Y17_N26 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X11_Y17_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X15_Y18_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12                    ; LCCOMB_X15_Y18_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22                    ; LCCOMB_X15_Y18_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~22      ; LCCOMB_X11_Y20_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~12 ; LCCOMB_X12_Y20_N26 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23 ; LCCOMB_X11_Y20_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X11_Y17_N25     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X11_Y17_N13     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X12_Y17_N19     ; 61      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X11_Y17_N9      ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0          ; LCCOMB_X11_Y19_N30 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X11_Y17_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X10_Y17_N17     ; 54      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X14_Y19_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X17_Y14_N8  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X17_Y14_N14 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X17_Y14_N29     ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X15_Y14_N26 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X10_Y14_N12 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X10_Y14_N30 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X16_Y17_N9      ; 261     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~1                                                                                                                                                                                               ; LCCOMB_X10_Y15_N6  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X15_Y14_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X15_Y14_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                       ; LCCOMB_X17_Y17_N12 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X16_Y17_N14 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_aii:auto_generated|counter_reg_bit[7]~0                                                         ; LCCOMB_X20_Y13_N8  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                                                                        ; LCCOMB_X17_Y17_N2  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X16_Y17_N28 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X21_Y13_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~8                                                                                                                                                                                                              ; LCCOMB_X14_Y15_N18 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]~9                                                                                                                                                                                                              ; LCCOMB_X14_Y15_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X14_Y15_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X12_Y15_N18 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]~34                                                                                                                                                                                                                          ; LCCOMB_X10_Y15_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X10_Y14_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X10_Y14_N18 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4              ; 24      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                        ; FF_X41_Y17_N9      ; 40      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; PeripheralInterface:Peripherals|comb~0                                                                                                              ; LCCOMB_X39_Y17_N18 ; 16      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; PeripheralInterface:Peripherals|comb~1                                                                                                              ; LCCOMB_X39_Y17_N0  ; 12      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|o_WrRegFile~4                                                                                         ; LCCOMB_X35_Y21_N12 ; 33      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                        ; JTAG_X1_Y17_N0     ; 619     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; i_CLOCK_50                                                                                                                                          ; PIN_R8             ; 1511    ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                               ; FF_X16_Y17_N9      ; 261     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                             ; Location                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ALTSYNCRAM                                                                          ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; yes                     ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; None                                                            ; M9K_X22_Y19_N0, M9K_X22_Y21_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_d7p3:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                                            ; M9K_X33_Y21_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ALTSYNCRAM                                                                  ; AUTO ; True Dual Port   ; Dual Clocks  ; 512          ; 32           ; 512          ; 32           ; yes                    ; yes                     ; yes                    ; no                      ; 16384 ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2    ; ../../../Programs/C018-Data_RAM_Test/C018-Data_RAM_Test_ins.HEX ; M9K_X22_Y23_N0, M9K_X22_Y20_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ALTSYNCRAM                                                ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; yes                     ; yes                    ; yes                     ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                                                            ; M9K_X33_Y12_N0, M9K_X33_Y13_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                                            ; M9K_X33_Y14_N0                                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i824:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 167          ; 128          ; 167          ; yes                    ; no                      ; yes                    ; no                      ; 21376 ; 128                         ; 167                         ; 128                         ; 167                         ; 21376               ; 5    ; None                                                            ; M9K_X22_Y11_N0, M9K_X22_Y12_N0, M9K_X22_Y14_N0, M9K_X22_Y17_N0, M9K_X22_Y18_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ALTSYNCRAM                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000011000000000000000000000) (-264967296) (543162368) (20600000)    ;(01000001100000000001001000110100) (-2007472584) (1098912308) (41801234)   ;(01000000100000000101011001111000) (-2107430478) (1082152568) (40805678)   ;(01100101011000001000000000000000) (-1912350944) (1700823040) (65608000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(01100100100100000110000000000000) (-1998390944) (1687183360) (64906000)   ;(00100010001110001001000000000000) (-78857296) (574132224) (22389000)   ;(11001000000000000000000000000011) (1812156817) (-939524093) (-3-7-15-15-15-15-15-13)   ;
;8;(00101010100010000010000000000000) (947052704) (713564160) (2A882000)    ;(11000000111111111111111111111010) (889934586) (-1056964614) (-3-1500000-6)   ;(00000001000000000000000000000000) (100000000) (16777216) (1000000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 3           ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 6           ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X42_Y20_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X42_Y21_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X42_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020:RISC_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X42_Y22_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,192 / 71,559 ( 7 % )  ;
; C16 interconnects     ; 29 / 2,597 ( 1 % )      ;
; C4 interconnects      ; 2,612 / 46,848 ( 6 % )  ;
; Direct links          ; 600 / 71,559 ( < 1 % )  ;
; Global clocks         ; 8 / 20 ( 40 % )         ;
; Local interconnects   ; 2,715 / 24,624 ( 11 % ) ;
; R24 interconnects     ; 62 / 2,496 ( 2 % )      ;
; R4 interconnects      ; 3,343 / 62,424 ( 5 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.64) ; Number of LABs  (Total = 330) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 26                            ;
; 2                                           ; 9                             ;
; 3                                           ; 1                             ;
; 4                                           ; 6                             ;
; 5                                           ; 9                             ;
; 6                                           ; 7                             ;
; 7                                           ; 1                             ;
; 8                                           ; 7                             ;
; 9                                           ; 2                             ;
; 10                                          ; 10                            ;
; 11                                          ; 5                             ;
; 12                                          ; 12                            ;
; 13                                          ; 16                            ;
; 14                                          ; 17                            ;
; 15                                          ; 45                            ;
; 16                                          ; 157                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.46) ; Number of LABs  (Total = 330) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 125                           ;
; 1 Clock                            ; 210                           ;
; 1 Clock enable                     ; 66                            ;
; 1 Sync. clear                      ; 6                             ;
; 1 Sync. load                       ; 7                             ;
; 2 Async. clears                    ; 3                             ;
; 2 Clock enables                    ; 47                            ;
; 2 Clocks                           ; 19                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.00) ; Number of LABs  (Total = 330) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 15                            ;
; 2                                            ; 17                            ;
; 3                                            ; 1                             ;
; 4                                            ; 4                             ;
; 5                                            ; 4                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 6                             ;
; 9                                            ; 2                             ;
; 10                                           ; 6                             ;
; 11                                           ; 3                             ;
; 12                                           ; 5                             ;
; 13                                           ; 2                             ;
; 14                                           ; 5                             ;
; 15                                           ; 20                            ;
; 16                                           ; 62                            ;
; 17                                           ; 8                             ;
; 18                                           ; 8                             ;
; 19                                           ; 9                             ;
; 20                                           ; 6                             ;
; 21                                           ; 12                            ;
; 22                                           ; 11                            ;
; 23                                           ; 14                            ;
; 24                                           ; 20                            ;
; 25                                           ; 13                            ;
; 26                                           ; 17                            ;
; 27                                           ; 10                            ;
; 28                                           ; 6                             ;
; 29                                           ; 3                             ;
; 30                                           ; 10                            ;
; 31                                           ; 6                             ;
; 32                                           ; 18                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.05) ; Number of LABs  (Total = 330) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 49                            ;
; 2                                               ; 41                            ;
; 3                                               ; 61                            ;
; 4                                               ; 38                            ;
; 5                                               ; 21                            ;
; 6                                               ; 8                             ;
; 7                                               ; 22                            ;
; 8                                               ; 11                            ;
; 9                                               ; 8                             ;
; 10                                              ; 6                             ;
; 11                                              ; 6                             ;
; 12                                              ; 7                             ;
; 13                                              ; 3                             ;
; 14                                              ; 5                             ;
; 15                                              ; 5                             ;
; 16                                              ; 17                            ;
; 17                                              ; 2                             ;
; 18                                              ; 5                             ;
; 19                                              ; 3                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 3                             ;
; 24                                              ; 1                             ;
; 25                                              ; 1                             ;
; 26                                              ; 1                             ;
; 27                                              ; 0                             ;
; 28                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.23) ; Number of LABs  (Total = 330) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 15                            ;
; 3                                            ; 17                            ;
; 4                                            ; 39                            ;
; 5                                            ; 18                            ;
; 6                                            ; 16                            ;
; 7                                            ; 17                            ;
; 8                                            ; 13                            ;
; 9                                            ; 23                            ;
; 10                                           ; 14                            ;
; 11                                           ; 6                             ;
; 12                                           ; 8                             ;
; 13                                           ; 8                             ;
; 14                                           ; 12                            ;
; 15                                           ; 5                             ;
; 16                                           ; 3                             ;
; 17                                           ; 6                             ;
; 18                                           ; 7                             ;
; 19                                           ; 8                             ;
; 20                                           ; 11                            ;
; 21                                           ; 2                             ;
; 22                                           ; 6                             ;
; 23                                           ; 10                            ;
; 24                                           ; 7                             ;
; 25                                           ; 4                             ;
; 26                                           ; 4                             ;
; 27                                           ; 3                             ;
; 28                                           ; 5                             ;
; 29                                           ; 8                             ;
; 30                                           ; 5                             ;
; 31                                           ; 4                             ;
; 32                                           ; 6                             ;
; 33                                           ; 4                             ;
; 34                                           ; 4                             ;
; 35                                           ; 2                             ;
; 36                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 31           ; 0            ; 31           ; 0            ; 0            ; 43        ; 31           ; 0            ; 43        ; 43        ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 43        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 12           ; 43           ; 12           ; 43           ; 43           ; 0         ; 12           ; 43           ; 0         ; 0         ; 43           ; 43           ; 43           ; 43           ; 35           ; 43           ; 43           ; 35           ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ; 43           ; 0         ; 43           ; 43           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; o_BUZZER            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_SerTxd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[4]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[5]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[6]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[7]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[8]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[9]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[10]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[11]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[12]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[13]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[14]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[15]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[16]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_VideoVect[17]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_Anode_Activate[0] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_Anode_Activate[1] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_Anode_Activate[2] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_Anode_Activate[3] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_LED_out[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_CLOCK_50          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; n_reset             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_switch[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_switch[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_switch[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_ps2Data           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_ps2Clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_SerRxd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 5.5               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                              ; Destination Register                                                                                                                                      ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.107             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a31~portb_datain_reg0 ; 0.107             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a24~portb_datain_reg0         ; 0.107             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a16~portb_datain_reg0         ; 0.107             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a3~portb_datain_reg0          ; 0.107             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a20~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a18~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a17~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a16~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a21~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a22~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a30~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a29~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a28~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a27~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a26~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a25~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a24~portb_datain_reg0 ; 0.097             ;
; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23] ; BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_f534:auto_generated|altsyncram_dk33:altsyncram1|ram_block3a23~portb_datain_reg0 ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a29~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a28~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a27~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a26~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a25~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a23~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a22~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a21~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a20~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a19~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a18~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a17~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a15~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a14~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a13~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a12~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a11~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]         ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a10~portb_datain_reg0         ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a9~portb_datain_reg0          ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a8~portb_datain_reg0          ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a7~portb_datain_reg0          ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a6~portb_datain_reg0          ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a5~portb_datain_reg0          ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a4~portb_datain_reg0          ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a2~portb_datain_reg0          ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a1~portb_datain_reg0          ; 0.097             ;
; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]          ; BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_gsr3:auto_generated|altsyncram_9bp2:altsyncram1|ram_block3a0~portb_datain_reg0          ; 0.097             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 56 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device EP4CE22F17C6 for design "R32V2020"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v Line: 46
    Info (15099): Implementing clock multiplication of 64, clock division of 125, and phase shift of 0 degrees (0 ps) for PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v Line: 46
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'R32V2020.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|Loadable_7S4D_LED:SevenSegDisplay|w_refresh_counter[18] is being clocked by i_CLOCK_50
Warning (332060): Node: R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[4] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[0] is being clocked by R32V2020:RISC_CPU|OneHotStateMachine:StateMachine|state[4]
Warning (332060): Node: REG_32:InstructionROMDataOutputLatch|q[24] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch R32V2020:RISC_CPU|ALU:ALU|w_ALUResult[17] is being clocked by REG_32:InstructionROMDataOutputLatch|q[24]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: Peripherals|clockGen|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node i_CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15
Info (176353): Automatically promoted node PeripheralInterface:Peripherals|VideoClk_SVGA_800x600:clockGen|altpll:altpll_component|VideoClk_SVGA_800x600_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|o_WrRegFile~4  File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 61
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node R32V2020:RISC_CPU|OpCodeDecoder:opcodeDecoder|o_WrRegFile~5 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd Line: 61
Info (176353): Automatically promoted node PeripheralInterface:Peripherals|comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node PeripheralInterface:Peripherals|comb~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|process_1~0
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd Line: 882
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 638
Info (176353): Automatically promoted node PeripheralInterface:Peripherals|bufferedUART:UART|func_reset  File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[4] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[3] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[6] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[2] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[5] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|txd~0 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 41
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[0] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[1] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~22 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 80
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 32 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 2 input, 6 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVCMOS.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "SerRts" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.03 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin i_CLOCK_50 uses I/O standard 3.3-V LVCMOS at R8 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 11
    Info (169178): Pin n_reset uses I/O standard 3.3-V LVCMOS at J15 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 10
    Info (169178): Pin i_switch[0] uses I/O standard 3.3-V LVCMOS at E1 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 13
    Info (169178): Pin i_switch[1] uses I/O standard 3.3-V LVCMOS at R9 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 13
    Info (169178): Pin i_switch[2] uses I/O standard 3.3-V LVCMOS at T9 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 13
    Info (169178): Pin i_ps2Data uses I/O standard 3.3-V LVCMOS at B16 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 27
    Info (169178): Pin i_ps2Clk uses I/O standard 3.3-V LVCMOS at A14 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 26
    Info (169178): Pin i_SerRxd uses I/O standard 3.3-V LVCMOS at C16 File: C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/CPU/top.vhd Line: 17
Info (144001): Generated suppressed messages file C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/output_files/R32V2020.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5597 megabytes
    Info: Processing ended: Thu May 30 16:40:32 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:20


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/output_files/R32V2020.fit.smsg.


