// Seed: 3252069368
module module_0 (
    output wor   id_0,
    output uwire module_0,
    input  tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    output tri   id_5,
    input  wand  id_6,
    input  tri0  id_7,
    output tri   id_8
);
  wor  id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_10 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8
);
  wire id_10;
  module_0(
      id_5, id_5, id_4, id_1, id_4, id_5, id_6, id_1, id_0
  );
endmodule
