$date
	Wed Sep  2 16:20:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # p_in [7:0] $end
$var reg 1 $ s0 $end
$var reg 1 % s1 $end
$var reg 1 & shiftleft_input $end
$var reg 1 ' shiftright_input $end
$scope module eightbitSR0 $end
$var wire 1 " clk $end
$var wire 8 ( p_in [7:0] $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 & shiftleft_input $end
$var wire 1 ' shiftright_input $end
$var wire 8 ) out [7:0] $end
$scope module fourbitSR0 $end
$var wire 1 " clk $end
$var wire 4 * p_in [3:0] $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 & shiftleft_input $end
$var wire 1 + shiftright_input $end
$var wire 4 , out [3:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$var reg 1 / q_bar $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 0 d $end
$var reg 1 1 q $end
$var reg 1 2 q_bar $end
$upscope $end
$scope module dff2 $end
$var wire 1 " clk $end
$var wire 1 3 d $end
$var reg 1 4 q $end
$var reg 1 5 q_bar $end
$upscope $end
$scope module dff3 $end
$var wire 1 " clk $end
$var wire 1 6 d $end
$var reg 1 7 q $end
$var reg 1 8 q_bar $end
$upscope $end
$scope module mux0 $end
$var wire 1 9 i0 $end
$var wire 1 : i1 $end
$var wire 1 & i2 $end
$var wire 1 ; i3 $end
$var wire 1 - o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 < w0 $end
$var wire 1 = w1 $end
$var wire 1 > w2 $end
$var wire 1 ? w3 $end
$upscope $end
$scope module mux1 $end
$var wire 1 @ i0 $end
$var wire 1 A i1 $end
$var wire 1 B i2 $end
$var wire 1 C i3 $end
$var wire 1 0 o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 D w0 $end
$var wire 1 E w1 $end
$var wire 1 F w2 $end
$var wire 1 G w3 $end
$upscope $end
$scope module mux2 $end
$var wire 1 H i0 $end
$var wire 1 I i1 $end
$var wire 1 J i2 $end
$var wire 1 K i3 $end
$var wire 1 3 o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 L w0 $end
$var wire 1 M w1 $end
$var wire 1 N w2 $end
$var wire 1 O w3 $end
$upscope $end
$scope module mux3 $end
$var wire 1 P i0 $end
$var wire 1 + i1 $end
$var wire 1 Q i2 $end
$var wire 1 R i3 $end
$var wire 1 6 o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 S w0 $end
$var wire 1 T w1 $end
$var wire 1 U w2 $end
$var wire 1 V w3 $end
$upscope $end
$upscope $end
$scope module fourbitSR1 $end
$var wire 1 " clk $end
$var wire 4 W p_in [3:0] $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 X shiftleft_input $end
$var wire 1 ' shiftright_input $end
$var wire 4 Y out [3:0] $end
$scope module dff0 $end
$var wire 1 " clk $end
$var wire 1 Z d $end
$var reg 1 [ q $end
$var reg 1 \ q_bar $end
$upscope $end
$scope module dff1 $end
$var wire 1 " clk $end
$var wire 1 ] d $end
$var reg 1 ^ q $end
$var reg 1 _ q_bar $end
$upscope $end
$scope module dff2 $end
$var wire 1 " clk $end
$var wire 1 ` d $end
$var reg 1 a q $end
$var reg 1 b q_bar $end
$upscope $end
$scope module dff3 $end
$var wire 1 " clk $end
$var wire 1 c d $end
$var reg 1 d q $end
$var reg 1 e q_bar $end
$upscope $end
$scope module mux0 $end
$var wire 1 f i0 $end
$var wire 1 g i1 $end
$var wire 1 X i2 $end
$var wire 1 h i3 $end
$var wire 1 Z o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 i w0 $end
$var wire 1 j w1 $end
$var wire 1 k w2 $end
$var wire 1 l w3 $end
$upscope $end
$scope module mux1 $end
$var wire 1 m i0 $end
$var wire 1 n i1 $end
$var wire 1 o i2 $end
$var wire 1 p i3 $end
$var wire 1 ] o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 q w0 $end
$var wire 1 r w1 $end
$var wire 1 s w2 $end
$var wire 1 t w3 $end
$upscope $end
$scope module mux2 $end
$var wire 1 u i0 $end
$var wire 1 v i1 $end
$var wire 1 w i2 $end
$var wire 1 x i3 $end
$var wire 1 ` o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 y w0 $end
$var wire 1 z w1 $end
$var wire 1 { w2 $end
$var wire 1 | w3 $end
$upscope $end
$scope module mux3 $end
$var wire 1 } i0 $end
$var wire 1 ' i1 $end
$var wire 1 ~ i2 $end
$var wire 1 !" i3 $end
$var wire 1 c o $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 "" w0 $end
$var wire 1 #" w1 $end
$var wire 1 $" w2 $end
$var wire 1 %" w3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%"
0$"
0#"
0""
1!"
x~
x}
1|
0{
0z
0y
1x
xw
xv
xu
1t
0s
0r
0q
1p
xo
xn
xm
1l
0k
0j
0i
1h
xg
xf
xe
xd
1c
xb
xa
1`
x_
x^
1]
x\
x[
1Z
bx Y
xX
b1111 W
1V
0U
0T
0S
1R
xQ
xP
1O
0N
0M
0L
1K
xJ
xI
xH
1G
0F
0E
0D
1C
xB
xA
x@
1?
0>
0=
0<
1;
x:
x9
x8
x7
16
x5
x4
13
x2
x1
10
x/
x.
1-
bx ,
x+
b1111 *
bx )
b11111111 (
x'
x&
1%
1$
b11111111 #
1"
bx !
$end
#5
0"
#10
1}
1v
1~
1u
1n
1w
1m
1g
1o
1f
1+
1P
1I
1X
1Q
1H
1A
1J
1@
1:
1B
19
1=
1-
1E
10
1M
13
1T
16
1j
1Z
1r
1]
1z
1`
0c
0e
1d
0b
1a
0_
1^
0\
b1111 Y
1[
08
17
05
14
02
11
0/
b11111111 !
b11111111 )
b1111 ,
1.
0?
0G
0O
0V
0l
0t
0|
0%"
1"
0%
0'
#15
0"
#20
0`
0z
0}
0v
1e
b1111111 !
b1111111 )
b111 Y
0d
1"
#25
0"
#30
0]
0r
0~
0u
0n
1b
b111111 !
b111111 )
b11 Y
0a
1"
#35
0"
#40
0Z
0j
0w
0m
0g
1_
b11111 !
b11111 )
b1 Y
0^
1"
#45
0"
#50
1Z
0]
0o
0f
0+
1>
1F
1N
1U
1k
0s
1\
b1111 !
b1111 )
b0 Y
0[
0=
0E
0M
0T
1"
0$
1%
1&
#55
0"
#60
1]
1s
1o
1f
1+
0\
b11111 !
b11111 )
b1 Y
1[
1"
#65
0"
#70
1`
1{
1w
1m
1g
0_
b111111 !
b111111 )
b11 Y
1^
1"
#75
0"
#80
1c
1$"
1~
1u
1n
0b
b1111111 !
b1111111 )
b111 Y
1a
1"
#85
0"
#90
1}
1v
0e
b11111111 !
b11111111 )
b1111 Y
1d
1"
#95
0"
#100
1"
#105
0"
#110
1"
#115
0"
#120
1"
#125
0"
#130
0-
03
0Z
0`
0>
0F
0N
0U
0k
0s
0{
0$"
0;
0K
0h
0x
0?
1G
0O
1V
0l
1t
0|
1%"
b1010 *
b1010 W
1"
1$
b10101010 #
b10101010 (
#135
0"
#140
0-
03
0Z
0`
0B
09
0Q
0H
0A
0o
0f
0+
0~
0u
0n
0<
1D
10
0L
1S
16
0i
1q
1]
0y
1""
1c
1/
0.
15
b1010 ,
04
1\
0[
1b
b10101010 !
b10101010 )
b1010 Y
0a
0G
0V
0t
0%"
1"
0%
0$
#145
0"
#150
1"
#155
0"
#160
1"
#165
0"
#170
00
0]
1O
1|
0-
0D
13
0S
0Z
0q
1`
0""
0C
1K
0p
1x
0=
0G
0M
1V
0j
0t
0z
1%"
b1100 *
b1100 W
1"
1%
1$
b11001100 #
b11001100 (
#175
0"
#180
0J
0@
0:
1Q
1H
1A
0w
0m
0g
1~
1u
1n
12
01
05
b1100 ,
14
1_
0^
0b
b11001100 !
b11001100 )
b1100 Y
1a
1"
#185
0"
#190
1"
#195
0"
#200
1"
#205
0"
#210
1"
#215
0"
#220
1"
#225
0"
#230
1"
#235
0"
#240
1"
#245
0"
#250
1"
#255
0"
#260
1"
#265
0"
#270
1"
#275
0"
#280
1"
#285
0"
#290
1"
#295
0"
#300
1"
