<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     4923, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    15313, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    12716, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    11522, user inline pragmas are applied</column>
            <column name="">(4) simplification,    11522, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2286879 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    51772, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    52036, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    51968, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    52064, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    51884, loop and instruction simplification</column>
            <column name="">(2) parallelization,    51884, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    51884, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    51884, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    51899, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    51959, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_3mm" col1="__merlinkernel_kernel_3mm.c:97" col2="4923" col3="11522" col4="52064" col5="51884" col6="51959">
                    <row id="11" col0="memcpy_wide_bus_read_float_2d_190_64" col1="mars_wide_bus_2d.h:1326" col2="562" col3="" col4="" col5="" col6="">
                        <row id="3" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="312" col2_disp=" 312 (4 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="4" col0="memcpy_wide_bus_read_float_2d_210_64" col1="mars_wide_bus_2d.h:1326" col2="562" col3="" col4="" col5="" col6="">
                        <row id="3" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="312" col2_disp=" 312 (4 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="14" col0="memcpy_wide_bus_read_float_2d_200_256" col1="mars_wide_bus_2d.h:1326" col2="562" col3="" col4="" col5="" col6="">
                        <row id="1" col0="merlin_get_range_256" col1="memcpy_256.h:32" col2="312" col2_disp=" 312 (4 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="7" col0="merlin_memcpy_0" col1="__merlinkernel_kernel_3mm.c:40" col2="38" col3="14" col4="6827" col5="6828" col6="6832"/>
                    <row id="6" col0="memcpy_wide_bus_read_float_2d_220_128" col1="mars_wide_bus_2d.h:1326" col2="562" col3="" col4="" col5="" col6="">
                        <row id="12" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="312" col2_disp=" 312 (4 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="9" col0="memcpy_wide_bus_read_float_3d_105_2_64" col1="mars_wide_bus_3d.h:1648" col2="754" col3="" col4="" col5="" col6="">
                        <row id="3" col0="merlin_get_range_64" col1="memcpy_64.h:32" col2="390" col2_disp=" 390 (5 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="10" col0="merlin_memcpy_1" col1="__merlinkernel_kernel_3mm.c:59" col2="38" col3="14" col4="56" col5="57" col6="61"/>
                    <row id="2" col0="merlin_memcpy_2" col1="__merlinkernel_kernel_3mm.c:78" col2="38" col3="14" col4="36" col5="37" col6="42"/>
                    <row id="5" col0="memcpy_wide_bus_write_float_2d_190_64" col1="mars_wide_bus_2d.h:1422" col2="766" col3="" col4="" col5="" col6="">
                        <row id="13" col0="merlin_set_range_64" col1="memcpy_64.h:72" col2="462" col2_disp=" 462 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="8" col0="memcpy_wide_bus_write_float_2d_210_64" col1="mars_wide_bus_2d.h:1422" col2="766" col3="" col4="" col5="" col6="">
                        <row id="13" col0="merlin_set_range_64" col1="memcpy_64.h:72" col2="462" col2_disp=" 462 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

