{"vcs1":{"timestamp_begin":1696909410.950194020, "rt":0.86, "ut":0.38, "st":0.27}}
{"vcselab":{"timestamp_begin":1696909411.973284543, "rt":0.93, "ut":0.54, "st":0.26}}
{"link":{"timestamp_begin":1696909413.039270558, "rt":0.51, "ut":0.16, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696909410.138830612}
{"VCS_COMP_START_TIME": 1696909410.138830612}
{"VCS_COMP_END_TIME": 1696909413.713421163}
{"VCS_USER_OPTIONS": "-sverilog mController.sve hw3.sv -debug"}
{"vcs1": {"peak_mem": 338136}}
{"stitch_vcselab": {"peak_mem": 238952}}
