# compile vhdl design source files
vhdl xbip_utils_v3_0_5  "../../../redpitaya.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl axi_utils_v2_0_1  "../../../redpitaya.ip_user_files/ipstatic/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl fir_compiler_v7_2_5  "../../../redpitaya.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd"
vhdl fir_compiler_v7_2_5  "../../../redpitaya.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/ip/fir_compiler_minimumphase_N_times_clk/sim/fir_compiler_minimumphase_N_times_clk.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/programmable_delay_line.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/boxcar_4_pts_filter.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/boxcar_2_pts_filter.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/adjustable_boxcar_filter_v2.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/N_times_clk_FIR_wrapper.vhd"
vhdl work  "../../../redpitaya.srcs/sources_1/DigitalPLL/ddc_frontend_lowpass_filter.vhd"
vhdl work  "../../../redpitaya.srcs/sim_1/imports/DigitalPLL/ddc_frontend_lowpass_filter_testbench.vhd"

# Do not sort compile order
nosort
