
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106449                       # Number of seconds simulated
sim_ticks                                106449084528                       # Number of ticks simulated
final_tick                               633442981806                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115048                       # Simulator instruction rate (inst/s)
host_op_rate                                   145155                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5580781                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887644                       # Number of bytes of host memory used
host_seconds                                 19074.23                       # Real time elapsed on the host
sim_insts                                  2194455981                       # Number of instructions simulated
sim_ops                                    2768710687                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      9014912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6173952                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15192192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2584320                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2584320                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        70429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        48234                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                118689                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20190                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20190                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     84687548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15632                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57999108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               142717921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15632                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15632                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24277522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24277522                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24277522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     84687548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57999108                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              166995443                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               255273585                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21950934                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17785074                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014149                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8974384                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8283754                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2465446                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91013                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185569288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121992236                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21950934                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10749200                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26723785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6172763                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5676259                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11614909                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012519                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    222084274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.675034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.045944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       195360489     87.97%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484161      1.12%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959588      0.88%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4591100      2.07%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          998963      0.45%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1555540      0.70%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1184314      0.53%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          742684      0.33%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13207435      5.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    222084274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085990                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.477888                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183456057                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7850151                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26613959                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        90673                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4073428                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782866                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42288                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149617810                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        75398                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4073428                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183964949                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2578047                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3759574                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26162491                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1545779                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149479781                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        46832                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        282776                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       540628                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       278072                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210291283                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697499161                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697499161                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39595765                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35761                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19218                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4791831                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14545213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7206583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       135956                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600578                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148404843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35745                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139405238                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       145831                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24778983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51564166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2677                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    222084274                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.627713                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299247                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    161954125     72.92%     72.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25787130     11.61%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12507617      5.63%     90.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8337940      3.75%     93.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7722056      3.48%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2589741      1.17%     98.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2676941      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379313      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129411      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    222084274                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400470     59.45%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        136206     20.22%     79.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       136976     20.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117094990     84.00%     84.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113818      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13030252      9.35%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7149644      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139405238                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.546101                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             673652                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004832                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501714231                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173220039                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135827036                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140078890                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       355289                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3311276                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1040                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          468                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       180857                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4073428                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1700769                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       101706                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148440588                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10353                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14545213                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7206583                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19211                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         85043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          468                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1096228                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1140840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2237068                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136864474                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12580951                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540762                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19729185                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19407671                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7148234                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.536148                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135827488                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135827036                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80462292                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        222082753                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.532084                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362308                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25633221                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015990                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    218010846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.563318                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.367889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    166437013     76.34%     76.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24275526     11.14%     87.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10599726      4.86%     92.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6014642      2.76%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360617      2.00%     97.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1710408      0.78%     97.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1326347      0.61%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954647      0.44%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331920      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    218010846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331920                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           364121530                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300958730                       # The number of ROB writes
system.switch_cpus0.timesIdled                3023729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               33189311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.552736                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.552736                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391737                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391737                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616489519                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189184015                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138159463                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               255273585                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19908222                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16274429                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1937402                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8155083                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7811162                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2040479                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87580                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191653202                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111833411                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19908222                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9851641                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23295048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5377799                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       8002994                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11740951                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1939336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    226359168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.945774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       203064120     89.71%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1119524      0.49%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1704222      0.75%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2329924      1.03%     91.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2391458      1.06%     93.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2003686      0.89%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1137902      0.50%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1672564      0.74%     95.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10935768      4.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    226359168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077988                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438092                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       189440885                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10234070                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23231136                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45392                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3407683                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3287538                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     137005999                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1332                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3407683                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189979021                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1846172                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7026505                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22749062                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1350723                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136921876                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1894                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        313105                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534198                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1986                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    190275257                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    637229265                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    637229265                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164448270                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25826982                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37769                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21715                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3916358                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12995873                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7130371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       126153                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1547406                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         136733909                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37754                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        129681984                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25857                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15562460                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36970350                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5646                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    226359168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.572904                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.263139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171516457     75.77%     75.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22361484      9.88%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11562700      5.11%     90.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8717573      3.85%     94.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6769197      2.99%     97.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2719637      1.20%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1727395      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       874762      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       109963      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    226359168                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          23175     10.11%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         84243     36.76%     46.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       121754     53.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    108644850     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2011114      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16054      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11933663      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7076303      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     129681984                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.508012                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             229172                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001767                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    485978165                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152334459                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    127735708                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129911156                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       303200                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2143788                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          336                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       174518                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          119                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3407683                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1566444                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       128534                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    136771663                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62814                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12995873                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7130371                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21700                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         91210                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          336                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1126861                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1103500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2230361                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127919907                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11253193                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1762077                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18327930                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18084328                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7074737                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.501109                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             127735944                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            127735708                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73527491                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        196934395                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.500387                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373360                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     96309863                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118368836                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18403971                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32108                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969229                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    222951485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530917                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.379795                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    174555531     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23863216     10.70%     89.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9066996      4.07%     93.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4377420      1.96%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3622130      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2167055      0.97%     97.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1833150      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       811223      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2654764      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    222951485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     96309863                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118368836                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17807938                       # Number of memory references committed
system.switch_cpus1.commit.loads             10852085                       # Number of loads committed
system.switch_cpus1.commit.membars              16054                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16976737                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        106693593                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2415220                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2654764                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           357069528                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          276953499                       # The number of ROB writes
system.switch_cpus1.timesIdled                2993233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28914417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           96309863                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118368836                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     96309863                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.650545                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.650545                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.377281                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.377281                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       576541476                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      177238678                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127525297                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32108                       # number of misc regfile writes
system.l20.replacements                         72440                       # number of replacements
system.l20.tagsinuse                              256                       # Cycle average of tags in use
system.l20.total_refs                            8289                       # Total number of references to valid blocks.
system.l20.sampled_refs                         72696                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.114023                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.997430                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.033884                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   245.388743                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.579943                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.039052                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000132                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.958550                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.002265                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         2966                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2966                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            7289                       # number of Writeback hits
system.l20.Writeback_hits::total                 7289                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         2966                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2966                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         2966                       # number of overall hits
system.l20.overall_hits::total                   2966                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        70429                       # number of ReadReq misses
system.l20.ReadReq_misses::total                70442                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        70429                       # number of demand (read+write) misses
system.l20.demand_misses::total                 70442                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        70429                       # number of overall misses
system.l20.overall_misses::total                70442                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2449620                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  14480833065                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    14483282685                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2449620                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  14480833065                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     14483282685                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2449620                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  14480833065                       # number of overall miss cycles
system.l20.overall_miss_latency::total    14483282685                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73395                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73408                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         7289                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             7289                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73395                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73408                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73395                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73408                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.959589                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.959596                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.959589                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.959596                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.959589                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.959596                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 205608.954621                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 205605.784688                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 205608.954621                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 205605.784688                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 188432.307692                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 205608.954621                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 205605.784688                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6472                       # number of writebacks
system.l20.writebacks::total                     6472                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        70429                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           70442                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        70429                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            70442                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        70429                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           70442                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1670738                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10257586143                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10259256881                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1670738                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10257586143                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10259256881                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1670738                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10257586143                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10259256881                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.959589                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.959596                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.959589                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.959596                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.959589                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.959596                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128518.307692                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145644.353079                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 145641.192485                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128518.307692                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 145644.353079                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 145641.192485                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128518.307692                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 145644.353079                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 145641.192485                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         55475                       # number of replacements
system.l21.tagsinuse                       255.997616                       # Cycle average of tags in use
system.l21.total_refs                           10406                       # Total number of references to valid blocks.
system.l21.sampled_refs                         55731                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.186718                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           31.585823                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.054576                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   223.874575                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.482643                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.123382                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000213                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.874510                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.001885                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         2498                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2498                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           15108                       # number of Writeback hits
system.l21.Writeback_hits::total                15108                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         2498                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2498                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         2498                       # number of overall hits
system.l21.overall_hits::total                   2498                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        48229                       # number of ReadReq misses
system.l21.ReadReq_misses::total                48242                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        48234                       # number of demand (read+write) misses
system.l21.demand_misses::total                 48247                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        48234                       # number of overall misses
system.l21.overall_misses::total                48247                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2363212                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9816474630                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9818837842                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1007670                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1007670                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2363212                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9817482300                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9819845512                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2363212                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9817482300                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9819845512                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        50727                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              50740                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        15108                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            15108                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50732                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50745                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50732                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50745                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.950756                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.950769                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.950761                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.950773                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.950761                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.950773                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 181785.538462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203538.838251                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203532.976286                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       201534                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       201534                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 181785.538462                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203538.630427                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203532.769126                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 181785.538462                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203538.630427                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203532.769126                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               13718                       # number of writebacks
system.l21.writebacks::total                    13718                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        48229                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           48242                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        48234                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            48247                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        48234                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           48247                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1579834                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6913722303                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6915302137                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       707170                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       707170                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1579834                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6914429473                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6916009307                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1579834                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6914429473                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6916009307                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.950756                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.950769                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.950761                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.950773                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.950761                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.950773                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 121525.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143351.972942                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143346.091310                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       141434                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       141434                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 121525.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143351.774122                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143345.893154                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 121525.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143351.774122                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143345.893154                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996680                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011622517                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060330.991853                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996680                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11614893                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11614893                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11614893                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11614893                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11614893                       # number of overall hits
system.cpu0.icache.overall_hits::total       11614893                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3076152                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3076152                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3076152                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3076152                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3076152                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3076152                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11614909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11614909                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11614909                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11614909                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11614909                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11614909                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 192259.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 192259.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 192259.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 192259.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2557520                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2557520                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2557520                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2557520                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 196732.307692                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 196732.307692                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73395                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179479796                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73651                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2436.895575                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.053709                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.946291                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902554                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097446                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9416243                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9416243                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18960                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18960                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16408901                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16408901                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16408901                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16408901                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184493                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184493                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184493                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184493                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184493                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184493                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39934514224                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39934514224                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39934514224                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39934514224                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39934514224                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39934514224                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9600736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9600736                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16593394                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16593394                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16593394                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16593394                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.019217                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.019217                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011118                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011118                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011118                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011118                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 216455.443968                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 216455.443968                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 216455.443968                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 216455.443968                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 216455.443968                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 216455.443968                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7289                       # number of writebacks
system.cpu0.dcache.writebacks::total             7289                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       111098                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       111098                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       111098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       111098                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       111098                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       111098                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73395                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73395                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73395                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73395                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73395                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73395                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15273858625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15273858625                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15273858625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15273858625                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15273858625                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15273858625                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007645                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004423                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004423                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004423                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004423                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 208104.893044                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 208104.893044                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 208104.893044                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 208104.893044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 208104.893044                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 208104.893044                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.996732                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009894667                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2048467.884381                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996732                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790059                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11740933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11740933                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11740933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11740933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11740933                       # number of overall hits
system.cpu1.icache.overall_hits::total       11740933                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3371367                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3371367                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3371367                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3371367                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3371367                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3371367                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11740951                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11740951                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11740951                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11740951                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11740951                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11740951                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 187298.166667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 187298.166667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 187298.166667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 187298.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 187298.166667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 187298.166667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2471318                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2471318                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2471318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2471318                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2471318                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2471318                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 190101.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 190101.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 190101.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 190101.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 190101.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 190101.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50732                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170973402                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50988                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3353.208637                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.205979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.794021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910961                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089039                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8257817                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8257817                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6919953                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6919953                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16873                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16873                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16054                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16054                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15177770                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15177770                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15177770                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15177770                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       144432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       144432                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2814                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2814                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       147246                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        147246                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       147246                       # number of overall misses
system.cpu1.dcache.overall_misses::total       147246                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  31566153711                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  31566153711                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    514824658                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    514824658                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32080978369                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32080978369                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32080978369                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32080978369                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8402249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8402249                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6922767                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6922767                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16873                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16054                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15325016                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15325016                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15325016                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15325016                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017190                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017190                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009608                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009608                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009608                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009608                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 218553.739552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 218553.739552                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 182951.193319                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 182951.193319                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 217873.343717                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 217873.343717                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 217873.343717                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 217873.343717                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1325905                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 165738.125000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15108                       # number of writebacks
system.cpu1.dcache.writebacks::total            15108                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        93705                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        93705                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2809                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2809                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        96514                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        96514                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        96514                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        96514                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        50727                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        50727                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50732                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50732                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50732                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10403518485                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10403518485                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1049170                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1049170                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10404567655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10404567655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10404567655                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10404567655                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006037                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003310                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003310                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003310                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003310                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 205088.384588                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 205088.384588                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       209834                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       209834                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 205088.852302                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 205088.852302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 205088.852302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 205088.852302                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
