<map id="include/sycl/vendor/Xilinx/acap/aie/memory_base.hpp" name="include/sycl/vendor/Xilinx/acap/aie/memory_base.hpp">
<area shape="rect" id="node1" title="The basic AI Engine homogeneous Memory Module, with the common infrastructure to all the memory modul..." alt="" coords="82,5,245,61"/>
<area shape="rect" id="node2" href="$sycl_2vendor_2Xilinx_2acap_2aie_2memory_8hpp.html" title="The basic AI Engine heterogeneous Memory Module (i.e." alt="" coords="5,109,191,151"/>
<area shape="rect" id="node5" href="$sycl_2vendor_2Xilinx_2acap_2aie_2program_8hpp.html" title="Model of an AI Engine program, that weaves the program of each tile with the memory of each tile for ..." alt="" coords="135,199,322,240"/>
<area shape="rect" id="node3" href="$sycl_2vendor_2Xilinx_2acap_2aie_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="131,571,267,612"/>
<area shape="rect" id="node4" href="$sycl_2vendor_2Xilinx_2acap_8hpp.html" title="Experimenting with CGRA &amp; processor arrays such as ACAP/AI Engine." alt="" coords="132,660,267,701"/>
<area shape="rect" id="node6" href="$sycl_2vendor_2Xilinx_2acap_2aie_2queue_8hpp.html" title="SYCL&#45;friendly queue for AIE cooperative program including all the tiles." alt="" coords="187,288,361,329"/>
<area shape="rect" id="node7" href="$sycl_2vendor_2Xilinx_2acap_2aie_2device_2detail_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="256,377,409,433"/>
<area shape="rect" id="node8" href="$sycl_2vendor_2Xilinx_2acap_2aie_2accessor_8hpp.html" title="SYCL accessor for AIE tile device." alt="" coords="237,481,429,523"/>
<area shape="rect" id="node9" href="$sycl_2vendor_2Xilinx_2acap_2aie_2device_8hpp.html" title="SYCL&#45;friendly device view of AIE." alt="" coords="453,481,631,523"/>
</map>
