// Seed: 2474945149
module module_0 #(
    parameter id_2 = 32'd19
);
  logic id_1;
  parameter id_2 = 1;
  parameter id_3[-  1 : id_2] = id_2#(
      .id_2(-1),
      .id_2(1'b0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout reg id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output reg id_2;
  input wire id_1;
  initial id_2 <= id_3;
  initial id_4 <= -1 & 1'b0;
endmodule
