# operation_power_w_mapping
NOP,1,2.39e-05
NOP,2,1.9e-05
NOP,3,1.72e-05
NOP,4,1.72e-05
NOP,5,1.72e-05
NOP,7,1.61e-05
NOP,8,1.4e-05
EXIT,1,2.39e-05
EXIT,2,1.9e-05
EXIT,3,1.72e-05
EXIT,4,1.72e-05
EXIT,5,1.72e-05
EXIT,8,1.4e-05
SADD,1,4.460000000000001e-05
SADD_CST, 1, 4.04e-05
SADD_EXT, 1, 4.63e-05
SADD_INT, 1, 3.47e-05
SADD,3,3.38e-05
SSUB,1,4.8e-05
SLT,1,4.2800000000000004e-05
SRT,1,4.13e-05
SRA,1,4.21e-05
LAND,1,8e-05
LAND_X0,1,3.74e-05
LOR,1,3.82e-05
LXOR,1,4.35e-05
LNAND,1,4.6e-05
LNOR,1,9.680000000000001e-05
LXNOR,1,9.580000000000001e-05
BSFA,1,3.8400000000000005e-05
BZFA,1,3.8e-05
BEQ,1,2.22e-05
BNE,1,2.22e-05
BLT,1,2.22e-05
BGQ,1,2.22e-05
JUMP,1,2.22e-05
LWD,1,3.32e-05
LWD,2,3.32e-05
LWD,4,2.75e-05
LWD,5,2.48e-05
LWD,7,3.34e-05
SWD,1,1.5300000000000003e-05
SWD,2,1.5300000000000003e-05
SWD,7,1.8e-05
LWI,1,2.2400000000000002e-05
LWI,2,2.2400000000000002e-05
SWI,1,1.66e-05
SWI,2,2.12e-05
SWI,3,2.12e-05
SWI,7,1.97e-05
SMUL,1,9.06e-05
SMUL,3,9.06e-05
SMUL_EXT,3,5.03e-05
SMUL_INT,3,7.03e-05
SMUL_X0,3,2.96e-05
SMUL_X1,3,3.01e-05
SMUL_X2,3,3.57e-05
FXPMUL,1,3.0200000000000002e-05
FXPMUL_X0,3,2.96e-05
FXPMUL_X1,3,3.01e-05

# operation_latency_cc_mapping
NOP,1
EXIT,2
SADD,1
SSUB,1
SLT,1
SRT,1
SRA,1
LAND,1
LOR,1
LXOR,1
LNAND,1
LNOR,1
LXNOR,1
BSFA,1
BZFA,1
BEQ,1
BNE,1
BLT,1
BGE,1
JUMP,1
LWD,2
SWD,2
LWI,2
SWI,2
SMUL,3
FXPMUL,3

# operation_passive_power_w_mapping
NOP, 1, 1.4e-05
SADD_CST, 2, 3.74e-05
SADD_EXT, 2, 2.93e-05
SADD_INT, 2, 3.07e-05
SADD_CST, 3, 3.2e-05
SADD_EXT, 3, 2.77e-05
SADD_INT, 3, 2.675e-05
SLT,2, 3.08e-05
SRT,2, 2.53e-05
SRA,2, 3.18e-05
LAND, 2, 3.08e-05
LOR,2, 2.88e-05
LNOR, 2, 6.52e-05

# operation_clk_gate_power_w_mapping
CLK_IDLE, 1, 3.75e-07
CLK_IDLE, 2, 4.47e-07
CLK_IDLE, 3, 5.01e-07
CLK_IDLE, 8, 6.02e-07
CLK_ACTIVE, 1, 2.60e-06
CLK_ACTIVE, 2, 2.45e-06
CLK_ACTIVE, 3, 2.21e-06
CLK_ACTIVE, 8, 1.76e-06

# operation_active_row_coef_mapping
ONE-TO-M, 1
N-TO-M, 0 
INTERLEAVED, 0
# operation_cpu_loop_instrs_mapping
ONE-TO-M, 5
N-TO-M, 0 
INTERLEAVED, 0