<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 12.43</td>
<td class="s2 cl rt"><a href="mod777.html#Line" > 29.65</a></td>
<td class="s1 cl rt"><a href="mod777.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod777.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod777.html#Branch" >  3.39</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod777.html#inst_tag_73304"  onclick="showContent('inst_tag_73304')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.pll_reg_inst</a></td>
<td class="s1 cl rt"> 12.43</td>
<td class="s2 cl rt"><a href="mod777.html#Line" > 29.65</a></td>
<td class="s1 cl rt"><a href="mod777.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod777.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod777.html#Branch" >  3.39</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_73304"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_73304" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_test_top.c_test_regs.pll_reg_inst</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 12.43</td>
<td class="s2 cl rt"><a href="mod777.html#Line" > 29.65</a></td>
<td class="s1 cl rt"><a href="mod777.html#Cond" > 16.67</a></td>
<td class="s0 cl rt"><a href="mod777.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod777.html#Branch" >  3.39</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 12.43</td>
<td class="s2 cl rt"> 29.65</td>
<td class="s1 cl rt"> 16.67</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.39</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 26.06</td>
<td class="s6 cl rt"> 64.29</td>
<td class="s1 cl rt"> 11.11</td>
<td class="s0 cl rt">  0.25</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.57</td>
<td class="wht cl rt"></td>
<td><a href="mod1380.html#inst_tag_170293" >c_test_regs</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod777.html" >pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">TOTAL</td><td></td><td>226</td><td>67</td><td>29.65</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>514</td><td>148</td><td>65</td><td>43.92</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>707</td><td>78</td><td>2</td><td>2.56</td></tr>
</table>
<pre class="code"><br clear=all>
513                     begin
514        1/1          if(!PRESETn)
515                       begin
516        1/1              PLL_REG0_initial_wait_time         &lt;= PLL_REG0_initial_wait_time_BIT_RESET;
517        1/1              PLL_REG1_rst_fdbk_div_delay_value  &lt;= PLL_REG1_rst_fdbk_div_delay_value_BIT_RESET;
518        1/1              PLL_REG1_rst_fdbk_div_delay_en     &lt;= PLL_REG1_rst_fdbk_div_delay_en_BIT_RESET;
519        1/1              PLL_REG1_fbdiv_en                  &lt;= PLL_REG1_fbdiv_en_BIT_RESET;
520        1/1              PLL_REG1_initial_wait_time_en      &lt;= PLL_REG1_initial_wait_time_en_BIT_RESET;
521        1/1              PLL_REG2_unused                    &lt;= PLL_REG2_unused_BIT_RESET;
522        1/1              PLL_REG2_vco_settling_time_en      &lt;= PLL_REG2_vco_settling_time_en_BIT_RESET;
523        1/1              PLL_REG2_vco_settling_time         &lt;= PLL_REG2_vco_settling_time_BIT_RESET;
524        1/1              PLL_REG3_fbdiv_value               &lt;= PLL_REG3_fbdiv_value_BIT_RESET;
525        1/1              PLL_REG4_unused                    &lt;= PLL_REG4_unused_BIT_RESET;
526        1/1              PLL_REG4_pll_lock_time_15          &lt;= PLL_REG4_pll_lock_time_15_BIT_RESET;
527        1/1              PLL_REG4_pd_pfd_value              &lt;= PLL_REG4_pd_pfd_value_BIT_RESET;
528        1/1              PLL_REG4_pd_pfd_en                 &lt;= PLL_REG4_pd_pfd_en_BIT_RESET;
529        1/1              PLL_REG4_pll_lock_en               &lt;= PLL_REG4_pll_lock_en_BIT_RESET;
530        1/1              PLL_REG4_pll_lock_value            &lt;= PLL_REG4_pll_lock_value_BIT_RESET;
531        1/1              PLL_REG4_coarsedone_en             &lt;= PLL_REG4_coarsedone_en_BIT_RESET;
532        1/1              PLL_REG4_coarsedone_value          &lt;= PLL_REG4_coarsedone_value_BIT_RESET;
533        1/1              PLL_REG5_startloop_en_4_0          &lt;= PLL_REG5_startloop_en_4_0_BIT_RESET;
534        1/1              PLL_REG5_startloop_en_5            &lt;= PLL_REG5_startloop_en_5_BIT_RESET;
535        1/1              PLL_REG5_startloop_5               &lt;= PLL_REG5_startloop_5_BIT_RESET;
536        1/1              PLL_REG5_startloop_4_0             &lt;= PLL_REG5_startloop_4_0_BIT_RESET;
537        1/1              PLL_REG6_unused                    &lt;= PLL_REG6_unused_BIT_RESET;
538        1/1              PLL_REG6_coarse_code_sel           &lt;= PLL_REG6_coarse_code_sel_BIT_RESET;
539        1/1              PLL_REG6_lsb_error_0p5             &lt;= PLL_REG6_lsb_error_0p5_BIT_RESET;
540        1/1              PLL_REG6_big_jump_en               &lt;= PLL_REG6_big_jump_en_BIT_RESET;
541        1/1              PLL_REG6_vco_cnt_window_value      &lt;= PLL_REG6_vco_cnt_window_value_BIT_RESET;
542        1/1              PLL_REG6_vco_cnt_window_en         &lt;= PLL_REG6_vco_cnt_window_en_BIT_RESET;
543        1/1              PLL_REG6_rst_fdbk_div_value        &lt;= PLL_REG6_rst_fdbk_div_value_BIT_RESET;
544        1/1              PLL_REG6_rst_fdbk_div_en           &lt;= PLL_REG6_rst_fdbk_div_en_BIT_RESET;
545        1/1              PLL_REG7_unused                    &lt;= PLL_REG7_unused_BIT_RESET;
546        1/1              PLL_REG7_refclk_sel                &lt;= PLL_REG7_refclk_sel_BIT_RESET;
547        1/1              PLL_REG7_refclk_sel_en             &lt;= PLL_REG7_refclk_sel_en_BIT_RESET;
548        1/1              PLL_REG8_coarse_code               &lt;= PLL_REG8_coarse_code_BIT_RESET;
549        1/1              PLL_REG9_coarse_code               &lt;= PLL_REG9_coarse_code_BIT_RESET;
550        1/1              PLL_REG9_V2I_code_en               &lt;= PLL_REG9_V2I_code_en_BIT_RESET;
551        1/1              PLL_REG9_V2I_code                  &lt;= PLL_REG9_V2I_code_BIT_RESET;
552        1/1              PLL_REG10_unused                   &lt;= PLL_REG10_unused_BIT_RESET;
553        1/1              PLL_REG10_ipdiv_value              &lt;= PLL_REG10_ipdiv_value_BIT_RESET;
554        1/1              PLL_REG10_ipdiv_en                 &lt;= PLL_REG10_ipdiv_en_BIT_RESET;
555        1/1              PLL_REG10_coarse_code_en           &lt;= PLL_REG10_coarse_code_en_BIT_RESET;
556        1/1              PLL_REG11_pll_standby              &lt;= PLL_REG11_pll_standby_BIT_RESET;
557        1/1              PLL_REG11_pll_standby_en           &lt;= PLL_REG11_pll_standby_en_BIT_RESET;
558        1/1              PLL_REG11_pll_pd                   &lt;= PLL_REG11_pll_pd_BIT_RESET;
559        1/1              PLL_REG11_pll_pd_en                &lt;= PLL_REG11_pll_pd_en_BIT_RESET;
560        1/1              PLL_REG11_pll_pso_del              &lt;= PLL_REG11_pll_pso_del_BIT_RESET;
561        1/1              PLL_REG11_pll_pso_del_en           &lt;= PLL_REG11_pll_pso_del_en_BIT_RESET;
562        1/1              PLL_REG11_pll_pso                  &lt;= PLL_REG11_pll_pso_BIT_RESET;
563        1/1              PLL_REG11_pll_pso_en               &lt;= PLL_REG11_pll_pso_en_BIT_RESET;
564        1/1              PLL_REG12_unused                   &lt;= PLL_REG12_unused_BIT_RESET;
565        1/1              PLL_REG12_pll_ldo_ref_en           &lt;= PLL_REG12_pll_ldo_ref_en_BIT_RESET;
566        1/1              PLL_REG12_pll_ldo_ref_en_en        &lt;= PLL_REG12_pll_ldo_ref_en_en_BIT_RESET;
567        1/1              PLL_REG12_pll_ldo_core_en          &lt;= PLL_REG12_pll_ldo_core_en_BIT_RESET;
568        1/1              PLL_REG12_pll_ldo_core_en_en       &lt;= PLL_REG12_pll_ldo_core_en_en_BIT_RESET;
569        1/1              PLL_REG12_pll_pd_ana               &lt;= PLL_REG12_pll_pd_ana_BIT_RESET;
570        1/1              PLL_REG12_pll_pd_ana_en            &lt;= PLL_REG12_pll_pd_ana_en_BIT_RESET;
571        1/1              PLL_REG13_pll_clkon                &lt;= PLL_REG13_pll_clkon_BIT_RESET;
572        1/1              PLL_REG13_pll_ldo_ref_core         &lt;= PLL_REG13_pll_ldo_ref_core_BIT_RESET;
573        1/1              PLL_REG13_pll_ldo_ref_core_en      &lt;= PLL_REG13_pll_ldo_ref_core_en_BIT_RESET;
574        1/1              PLL_REG14_pll_ldo_cnt_threshold    &lt;= PLL_REG14_pll_ldo_cnt_threshold_BIT_RESET;
575        1/1              PLL_REG14_pll_ldo_cnt_threshold_en &lt;= PLL_REG14_pll_ldo_cnt_threshold_en_BIT_RESET;
576        1/1              PLL_REG14_pll_ldo_iso_cnt_threshold &lt;= PLL_REG14_pll_ldo_iso_cnt_threshold_BIT_RESET;
577        1/1              PLL_REG14_pll_ldo_iso_cnt_threshold_en &lt;= PLL_REG14_pll_ldo_iso_cnt_threshold_en_BIT_RESET;
578        1/1              PLL_UNUSED_REG0_unused             &lt;= PLL_UNUSED_REG0_unused_BIT_RESET;
579        1/1              PLL_UNUSED_REG1_unused             &lt;= PLL_UNUSED_REG1_unused_BIT_RESET;
580                       end
581                     else  
582                       begin
583        <font color = "red">0/1     ==>      if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1) )</font>
584                         begin  
585        <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
586                             PLL_REG0_REG_OFFSET[7:0]:
587        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
588        <font color = "red">0/1     ==>              PLL_REG0_initial_wait_time[7:0] &lt;= PWDATA[7:0];</font>
589                               end
                   <font color = "red">==>  MISSING_ELSE</font>
590                             PLL_REG1_REG_OFFSET[7:0]:
591        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
592        <font color = "red">0/1     ==>              PLL_REG1_rst_fdbk_div_delay_value[4:0] &lt;= PWDATA[7:3];</font>
593        <font color = "red">0/1     ==>              PLL_REG1_rst_fdbk_div_delay_en &lt;= PWDATA[2];</font>
594        <font color = "red">0/1     ==>              PLL_REG1_fbdiv_en          &lt;= PWDATA[1];</font>
595        <font color = "red">0/1     ==>              PLL_REG1_initial_wait_time_en &lt;= PWDATA[0];</font>
596                               end
                   <font color = "red">==>  MISSING_ELSE</font>
597                             PLL_REG2_REG_OFFSET[7:0]:
598        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
599        <font color = "red">0/1     ==>              PLL_REG2_unused            &lt;= PWDATA[7];</font>
600        <font color = "red">0/1     ==>              PLL_REG2_vco_settling_time_en &lt;= PWDATA[6];</font>
601        <font color = "red">0/1     ==>              PLL_REG2_vco_settling_time[5:0] &lt;= PWDATA[5:0];</font>
602                               end
                   <font color = "red">==>  MISSING_ELSE</font>
603                             PLL_REG3_REG_OFFSET[7:0]:
604        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
605        <font color = "red">0/1     ==>              PLL_REG3_fbdiv_value[7:0]  &lt;= PWDATA[7:0];</font>
606                               end
                   <font color = "red">==>  MISSING_ELSE</font>
607                             PLL_REG4_REG_OFFSET[7:0]:
608        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
609        <font color = "red">0/1     ==>              PLL_REG4_unused            &lt;= PWDATA[7];</font>
610        <font color = "red">0/1     ==>              PLL_REG4_pll_lock_time_15  &lt;= PWDATA[6];</font>
611        <font color = "red">0/1     ==>              PLL_REG4_pd_pfd_value      &lt;= PWDATA[5];</font>
612        <font color = "red">0/1     ==>              PLL_REG4_pd_pfd_en         &lt;= PWDATA[4];</font>
613        <font color = "red">0/1     ==>              PLL_REG4_pll_lock_en       &lt;= PWDATA[3];</font>
614        <font color = "red">0/1     ==>              PLL_REG4_pll_lock_value    &lt;= PWDATA[2];</font>
615        <font color = "red">0/1     ==>              PLL_REG4_coarsedone_en     &lt;= PWDATA[1];</font>
616        <font color = "red">0/1     ==>              PLL_REG4_coarsedone_value  &lt;= PWDATA[0];</font>
617                               end
                   <font color = "red">==>  MISSING_ELSE</font>
618                             PLL_REG5_REG_OFFSET[7:0]:
619        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
620        <font color = "red">0/1     ==>              PLL_REG5_startloop_en_4_0  &lt;= PWDATA[7];</font>
621        <font color = "red">0/1     ==>              PLL_REG5_startloop_en_5    &lt;= PWDATA[6];</font>
622        <font color = "red">0/1     ==>              PLL_REG5_startloop_5       &lt;= PWDATA[5];</font>
623        <font color = "red">0/1     ==>              PLL_REG5_startloop_4_0[4:0] &lt;= PWDATA[4:0];</font>
624                               end
                   <font color = "red">==>  MISSING_ELSE</font>
625                             PLL_REG6_REG_OFFSET[7:0]:
626        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
627        <font color = "red">0/1     ==>              PLL_REG6_unused            &lt;= PWDATA[7];</font>
628        <font color = "red">0/1     ==>              PLL_REG6_coarse_code_sel   &lt;= PWDATA[6];</font>
629        <font color = "red">0/1     ==>              PLL_REG6_lsb_error_0p5     &lt;= PWDATA[5];</font>
630        <font color = "red">0/1     ==>              PLL_REG6_big_jump_en       &lt;= PWDATA[4];</font>
631        <font color = "red">0/1     ==>              PLL_REG6_vco_cnt_window_value &lt;= PWDATA[3];</font>
632        <font color = "red">0/1     ==>              PLL_REG6_vco_cnt_window_en &lt;= PWDATA[2];</font>
633        <font color = "red">0/1     ==>              PLL_REG6_rst_fdbk_div_value &lt;= PWDATA[1];</font>
634        <font color = "red">0/1     ==>              PLL_REG6_rst_fdbk_div_en   &lt;= PWDATA[0];</font>
635                               end
                   <font color = "red">==>  MISSING_ELSE</font>
636                             PLL_REG7_REG_OFFSET[7:0]:
637        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
638        <font color = "red">0/1     ==>              PLL_REG7_unused[2:0]       &lt;= PWDATA[7:5];</font>
639        <font color = "red">0/1     ==>              PLL_REG7_refclk_sel[3:0]   &lt;= PWDATA[4:1];</font>
640        <font color = "red">0/1     ==>              PLL_REG7_refclk_sel_en     &lt;= PWDATA[0];</font>
641                               end
                   <font color = "red">==>  MISSING_ELSE</font>
642                             PLL_REG8_REG_OFFSET[7:0]:
643        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
644        <font color = "red">0/1     ==>              PLL_REG8_coarse_code[7:0]  &lt;= PWDATA[7:0];</font>
645                               end
                   <font color = "red">==>  MISSING_ELSE</font>
646                             PLL_REG9_REG_OFFSET[7:0]:
647        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
648        <font color = "red">0/1     ==>              PLL_REG9_coarse_code       &lt;= PWDATA[7];</font>
649        <font color = "red">0/1     ==>              PLL_REG9_V2I_code_en       &lt;= PWDATA[6];</font>
650        <font color = "red">0/1     ==>              PLL_REG9_V2I_code[5:0]     &lt;= PWDATA[5:0];</font>
651                               end
                   <font color = "red">==>  MISSING_ELSE</font>
652                             PLL_REG10_REG_OFFSET[7:0]:
653        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
654        <font color = "red">0/1     ==>              PLL_REG10_unused           &lt;= PWDATA[7];</font>
655        <font color = "red">0/1     ==>              PLL_REG10_ipdiv_value[4:0] &lt;= PWDATA[6:2];</font>
656        <font color = "red">0/1     ==>              PLL_REG10_ipdiv_en         &lt;= PWDATA[1];</font>
657        <font color = "red">0/1     ==>              PLL_REG10_coarse_code_en   &lt;= PWDATA[0];</font>
658                               end
                   <font color = "red">==>  MISSING_ELSE</font>
659                             PLL_REG11_REG_OFFSET[7:0]:
660        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
661        <font color = "red">0/1     ==>              PLL_REG11_pll_standby      &lt;= PWDATA[7];</font>
662        <font color = "red">0/1     ==>              PLL_REG11_pll_standby_en   &lt;= PWDATA[6];</font>
663        <font color = "red">0/1     ==>              PLL_REG11_pll_pd           &lt;= PWDATA[5];</font>
664        <font color = "red">0/1     ==>              PLL_REG11_pll_pd_en        &lt;= PWDATA[4];</font>
665        <font color = "red">0/1     ==>              PLL_REG11_pll_pso_del      &lt;= PWDATA[3];</font>
666        <font color = "red">0/1     ==>              PLL_REG11_pll_pso_del_en   &lt;= PWDATA[2];</font>
667        <font color = "red">0/1     ==>              PLL_REG11_pll_pso          &lt;= PWDATA[1];</font>
668        <font color = "red">0/1     ==>              PLL_REG11_pll_pso_en       &lt;= PWDATA[0];</font>
669                               end
                   <font color = "red">==>  MISSING_ELSE</font>
670                             PLL_REG12_REG_OFFSET[7:0]:
671        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
672        <font color = "red">0/1     ==>              PLL_REG12_unused[1:0]      &lt;= PWDATA[7:6];</font>
673        <font color = "red">0/1     ==>              PLL_REG12_pll_ldo_ref_en   &lt;= PWDATA[5];</font>
674        <font color = "red">0/1     ==>              PLL_REG12_pll_ldo_ref_en_en &lt;= PWDATA[4];</font>
675        <font color = "red">0/1     ==>              PLL_REG12_pll_ldo_core_en  &lt;= PWDATA[3];</font>
676        <font color = "red">0/1     ==>              PLL_REG12_pll_ldo_core_en_en &lt;= PWDATA[2];</font>
677        <font color = "red">0/1     ==>              PLL_REG12_pll_pd_ana       &lt;= PWDATA[1];</font>
678        <font color = "red">0/1     ==>              PLL_REG12_pll_pd_ana_en    &lt;= PWDATA[0];</font>
679                               end
                   <font color = "red">==>  MISSING_ELSE</font>
680                             PLL_REG13_REG_OFFSET[7:0]:
681        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
682        <font color = "red">0/1     ==>              PLL_REG13_pll_clkon        &lt;= PWDATA[7];</font>
683        <font color = "red">0/1     ==>              PLL_REG13_pll_ldo_ref_core[5:0] &lt;= PWDATA[6:1];</font>
684        <font color = "red">0/1     ==>              PLL_REG13_pll_ldo_ref_core_en &lt;= PWDATA[0];</font>
685                               end
                   <font color = "red">==>  MISSING_ELSE</font>
686                             PLL_REG14_REG_OFFSET[7:0]:
687        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
688        <font color = "red">0/1     ==>              PLL_REG14_pll_ldo_cnt_threshold[2:0] &lt;= PWDATA[7:5];</font>
689        <font color = "red">0/1     ==>              PLL_REG14_pll_ldo_cnt_threshold_en &lt;= PWDATA[4];</font>
690        <font color = "red">0/1     ==>              PLL_REG14_pll_ldo_iso_cnt_threshold[2:0] &lt;= PWDATA[3:1];</font>
691        <font color = "red">0/1     ==>              PLL_REG14_pll_ldo_iso_cnt_threshold_en &lt;= PWDATA[0];</font>
692                               end
                   <font color = "red">==>  MISSING_ELSE</font>
693                             PLL_UNUSED_REG0_REG_OFFSET[7:0]:
694        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
695        <font color = "red">0/1     ==>              PLL_UNUSED_REG0_unused[7:0] &lt;= PWDATA[7:0];</font>
696                               end
                   <font color = "red">==>  MISSING_ELSE</font>
697                             PLL_UNUSED_REG1_REG_OFFSET[7:0]:
698        <font color = "red">0/1     ==>            if (PENABLE == 1'b1) begin</font>
699        <font color = "red">0/1     ==>              PLL_UNUSED_REG1_unused[7:0] &lt;= PWDATA[7:0];</font>
700                               end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_DEFAULT</font>
701                             endcase
702                         end  
                   <font color = "red">==>  MISSING_ELSE</font>
703                       end  
704                     end  
705                     always @(*)
706                     begin
707        1/1            PRDATA[7:0] = 8'h0;
708        1/1              if ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
709                         begin
710        <font color = "red">0/1     ==>        case (PADDR[7:0])</font>
711                             PLL_REG0_REG_OFFSET[7:0]: begin
712        <font color = "red">0/1     ==>            PRDATA[7:0] = PLL_REG0_initial_wait_time[7:0];</font>
713                             end
714                             PLL_REG1_REG_OFFSET[7:0]: begin
715        <font color = "red">0/1     ==>            PRDATA[7:3] = PLL_REG1_rst_fdbk_div_delay_value[4:0];</font>
716        <font color = "red">0/1     ==>            PRDATA[2] = PLL_REG1_rst_fdbk_div_delay_en;</font>
717        <font color = "red">0/1     ==>            PRDATA[1] = PLL_REG1_fbdiv_en;</font>
718        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG1_initial_wait_time_en;</font>
719                             end
720                             PLL_REG2_REG_OFFSET[7:0]: begin
721        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG2_unused;</font>
722        <font color = "red">0/1     ==>            PRDATA[6] = PLL_REG2_vco_settling_time_en;</font>
723        <font color = "red">0/1     ==>            PRDATA[5:0] = PLL_REG2_vco_settling_time[5:0];</font>
724                             end
725                             PLL_REG3_REG_OFFSET[7:0]: begin
726        <font color = "red">0/1     ==>            PRDATA[7:0] = PLL_REG3_fbdiv_value[7:0];</font>
727                             end
728                             PLL_REG4_REG_OFFSET[7:0]: begin
729        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG4_unused;</font>
730        <font color = "red">0/1     ==>            PRDATA[6] = PLL_REG4_pll_lock_time_15;</font>
731        <font color = "red">0/1     ==>            PRDATA[5] = PLL_REG4_pd_pfd_value;</font>
732        <font color = "red">0/1     ==>            PRDATA[4] = PLL_REG4_pd_pfd_en;</font>
733        <font color = "red">0/1     ==>            PRDATA[3] = PLL_REG4_pll_lock_en;</font>
734        <font color = "red">0/1     ==>            PRDATA[2] = PLL_REG4_pll_lock_value;</font>
735        <font color = "red">0/1     ==>            PRDATA[1] = PLL_REG4_coarsedone_en;</font>
736        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG4_coarsedone_value;</font>
737                             end
738                             PLL_REG5_REG_OFFSET[7:0]: begin
739        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG5_startloop_en_4_0;</font>
740        <font color = "red">0/1     ==>            PRDATA[6] = PLL_REG5_startloop_en_5;</font>
741        <font color = "red">0/1     ==>            PRDATA[5] = PLL_REG5_startloop_5;</font>
742        <font color = "red">0/1     ==>            PRDATA[4:0] = PLL_REG5_startloop_4_0[4:0];</font>
743                             end
744                             PLL_REG6_REG_OFFSET[7:0]: begin
745        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG6_unused;</font>
746        <font color = "red">0/1     ==>            PRDATA[6] = PLL_REG6_coarse_code_sel;</font>
747        <font color = "red">0/1     ==>            PRDATA[5] = PLL_REG6_lsb_error_0p5;</font>
748        <font color = "red">0/1     ==>            PRDATA[4] = PLL_REG6_big_jump_en;</font>
749        <font color = "red">0/1     ==>            PRDATA[3] = PLL_REG6_vco_cnt_window_value;</font>
750        <font color = "red">0/1     ==>            PRDATA[2] = PLL_REG6_vco_cnt_window_en;</font>
751        <font color = "red">0/1     ==>            PRDATA[1] = PLL_REG6_rst_fdbk_div_value;</font>
752        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG6_rst_fdbk_div_en;</font>
753                             end
754                             PLL_REG7_REG_OFFSET[7:0]: begin
755        <font color = "red">0/1     ==>            PRDATA[7:5] = PLL_REG7_unused[2:0];</font>
756        <font color = "red">0/1     ==>            PRDATA[4:1] = PLL_REG7_refclk_sel[3:0];</font>
757        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG7_refclk_sel_en;</font>
758                             end
759                             PLL_REG8_REG_OFFSET[7:0]: begin
760        <font color = "red">0/1     ==>            PRDATA[7:0] = PLL_REG8_coarse_code[7:0];</font>
761                             end
762                             PLL_REG9_REG_OFFSET[7:0]: begin
763        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG9_coarse_code;</font>
764        <font color = "red">0/1     ==>            PRDATA[6] = PLL_REG9_V2I_code_en;</font>
765        <font color = "red">0/1     ==>            PRDATA[5:0] = PLL_REG9_V2I_code[5:0];</font>
766                             end
767                             PLL_REG10_REG_OFFSET[7:0]: begin
768        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG10_unused;</font>
769        <font color = "red">0/1     ==>            PRDATA[6:2] = PLL_REG10_ipdiv_value[4:0];</font>
770        <font color = "red">0/1     ==>            PRDATA[1] = PLL_REG10_ipdiv_en;</font>
771        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG10_coarse_code_en;</font>
772                             end
773                             PLL_REG11_REG_OFFSET[7:0]: begin
774        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG11_pll_standby;</font>
775        <font color = "red">0/1     ==>            PRDATA[6] = PLL_REG11_pll_standby_en;</font>
776        <font color = "red">0/1     ==>            PRDATA[5] = PLL_REG11_pll_pd;</font>
777        <font color = "red">0/1     ==>            PRDATA[4] = PLL_REG11_pll_pd_en;</font>
778        <font color = "red">0/1     ==>            PRDATA[3] = PLL_REG11_pll_pso_del;</font>
779        <font color = "red">0/1     ==>            PRDATA[2] = PLL_REG11_pll_pso_del_en;</font>
780        <font color = "red">0/1     ==>            PRDATA[1] = PLL_REG11_pll_pso;</font>
781        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG11_pll_pso_en;</font>
782                             end
783                             PLL_REG12_REG_OFFSET[7:0]: begin
784        <font color = "red">0/1     ==>            PRDATA[7:6] = PLL_REG12_unused[1:0];</font>
785        <font color = "red">0/1     ==>            PRDATA[5] = PLL_REG12_pll_ldo_ref_en;</font>
786        <font color = "red">0/1     ==>            PRDATA[4] = PLL_REG12_pll_ldo_ref_en_en;</font>
787        <font color = "red">0/1     ==>            PRDATA[3] = PLL_REG12_pll_ldo_core_en;</font>
788        <font color = "red">0/1     ==>            PRDATA[2] = PLL_REG12_pll_ldo_core_en_en;</font>
789        <font color = "red">0/1     ==>            PRDATA[1] = PLL_REG12_pll_pd_ana;</font>
790        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG12_pll_pd_ana_en;</font>
791                             end
792                             PLL_REG13_REG_OFFSET[7:0]: begin
793        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG13_pll_clkon;</font>
794        <font color = "red">0/1     ==>            PRDATA[6:1] = PLL_REG13_pll_ldo_ref_core[5:0];</font>
795        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG13_pll_ldo_ref_core_en;</font>
796                             end
797                             PLL_REG14_REG_OFFSET[7:0]: begin
798        <font color = "red">0/1     ==>            PRDATA[7:5] = PLL_REG14_pll_ldo_cnt_threshold[2:0];</font>
799        <font color = "red">0/1     ==>            PRDATA[4] = PLL_REG14_pll_ldo_cnt_threshold_en;</font>
800        <font color = "red">0/1     ==>            PRDATA[3:1] = PLL_REG14_pll_ldo_iso_cnt_threshold[2:0];</font>
801        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG14_pll_ldo_iso_cnt_threshold_en;</font>
802                             end
803                             PLL_UNUSED_REG0_REG_OFFSET[7:0]: begin
804        <font color = "red">0/1     ==>            PRDATA[7:0] = PLL_UNUSED_REG0_unused[7:0];</font>
805                             end
806                             PLL_UNUSED_REG1_REG_OFFSET[7:0]: begin
807        <font color = "red">0/1     ==>            PRDATA[7:0] = PLL_UNUSED_REG1_unused[7:0];</font>
808                             end
809                             PLL_REG15_REG_OFFSET[7:0]: begin
810        <font color = "red">0/1     ==>            PRDATA[7] = PLL_REG15_pll_lock_IN;</font>
811        <font color = "red">0/1     ==>            PRDATA[6] = PLL_REG15_coarsedone_IN;</font>
812        <font color = "red">0/1     ==>            PRDATA[5] = PLL_REG15_vco_cnt_win_IN;</font>
813        <font color = "red">0/1     ==>            PRDATA[4] = PLL_REG15_rst_fdbk_div_IN;</font>
814        <font color = "red">0/1     ==>            PRDATA[3] = PLL_REG15_unused_IN;</font>
815        <font color = "red">0/1     ==>            PRDATA[2] = PLL_REG15_pd_pfd_IN;</font>
816        <font color = "red">0/1     ==>            PRDATA[1] = PLL_REG15_startloop_IN;</font>
817        <font color = "red">0/1     ==>            PRDATA[0] = PLL_REG15_coarse_code_8_IN;</font>
818                             end
819                             PLL_REG16_REG_OFFSET[7:0]: begin
820        <font color = "red">0/1     ==>            PRDATA[7:0] = PLL_REG16_coarse_code_IN[7:0];</font>
821                             end
822                             PLL_UNUSED_REG2_REG_OFFSET[7:0]: begin
823        <font color = "red">0/1     ==>            PRDATA[7:0] = PLL_UNUSED_REG2_unused_IN[7:0];</font>
824                             end
825                            default:
826        <font color = "red">0/1     ==>            PRDATA = 8'h0;</font>
827                           endcase
828                         end  
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod777.html" >pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s1"><td class="lf">Conditions</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="s1"><td class="lf">Logical</td><td>6</td><td>1</td><td>16.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       583
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b1))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       708
 EXPRESSION ((PSELx == 1'b1) &amp;&amp; (PWRITE == 1'b0))
             -------1-------    --------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod777.html" >pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">82</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">378</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">189</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">189</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">82</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">378</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">189</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">189</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>PRDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PADDR[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWDATA[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PWRITE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PSELx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PENABLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PCLK</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PRESETn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG0_initial_wait_time_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG1_rst_fdbk_div_delay_value_OUT[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG1_rst_fdbk_div_delay_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG1_fbdiv_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG1_initial_wait_time_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG2_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG2_vco_settling_time_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG2_vco_settling_time_OUT[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG3_fbdiv_value_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG4_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG4_pll_lock_time_15_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG4_pd_pfd_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG4_pd_pfd_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG4_pll_lock_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG4_pll_lock_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG4_coarsedone_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG4_coarsedone_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG5_startloop_en_4_0_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG5_startloop_en_5_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG5_startloop_5_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG5_startloop_4_0_OUT[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG6_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG6_coarse_code_sel_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG6_lsb_error_0p5_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG6_big_jump_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG6_vco_cnt_window_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG6_vco_cnt_window_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG6_rst_fdbk_div_value_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG6_rst_fdbk_div_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG7_unused_OUT[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG7_refclk_sel_OUT[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG7_refclk_sel_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG8_coarse_code_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG9_coarse_code_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG9_V2I_code_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG9_V2I_code_OUT[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG10_unused_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG10_ipdiv_value_OUT[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG10_ipdiv_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG10_coarse_code_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG11_pll_standby_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG11_pll_standby_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG11_pll_pd_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG11_pll_pd_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG11_pll_pso_del_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG11_pll_pso_del_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG11_pll_pso_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG11_pll_pso_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG12_unused_OUT[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG12_pll_ldo_ref_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG12_pll_ldo_ref_en_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG12_pll_ldo_core_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG12_pll_ldo_core_en_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG12_pll_pd_ana_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG12_pll_pd_ana_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG13_pll_clkon_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG13_pll_ldo_ref_core_OUT[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG13_pll_ldo_ref_core_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG14_pll_ldo_cnt_threshold_OUT[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG14_pll_ldo_cnt_threshold_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG14_pll_ldo_iso_cnt_threshold_OUT[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG14_pll_ldo_iso_cnt_threshold_en_OUT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_UNUSED_REG0_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_UNUSED_REG1_unused_OUT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PLL_REG15_pll_lock_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG15_coarsedone_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG15_vco_cnt_win_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG15_rst_fdbk_div_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG15_unused_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG15_pd_pfd_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG15_startloop_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG15_coarse_code_8_IN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_REG16_coarse_code_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PLL_UNUSED_REG2_unused_IN[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod777.html" >pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Branches</td>
<td></td>
<td class="rt">59</td>
<td class="rt">2</td>
<td class="rt">3.39  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">514</td>
<td class="rt">37</td>
<td class="rt">1</td>
<td class="rt">2.70  </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">708</td>
<td class="rt">22</td>
<td class="rt">1</td>
<td class="rt">4.55  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
514        if(!PRESETn)
           <font color = "red">-1-</font>  
515          begin
516            PLL_REG0_initial_wait_time         <= PLL_REG0_initial_wait_time_BIT_RESET;
           <font color = "green">    ==></font>
517            PLL_REG1_rst_fdbk_div_delay_value  <= PLL_REG1_rst_fdbk_div_delay_value_BIT_RESET;
518            PLL_REG1_rst_fdbk_div_delay_en     <= PLL_REG1_rst_fdbk_div_delay_en_BIT_RESET;
519            PLL_REG1_fbdiv_en                  <= PLL_REG1_fbdiv_en_BIT_RESET;
520            PLL_REG1_initial_wait_time_en      <= PLL_REG1_initial_wait_time_en_BIT_RESET;
521            PLL_REG2_unused                    <= PLL_REG2_unused_BIT_RESET;
522            PLL_REG2_vco_settling_time_en      <= PLL_REG2_vco_settling_time_en_BIT_RESET;
523            PLL_REG2_vco_settling_time         <= PLL_REG2_vco_settling_time_BIT_RESET;
524            PLL_REG3_fbdiv_value               <= PLL_REG3_fbdiv_value_BIT_RESET;
525            PLL_REG4_unused                    <= PLL_REG4_unused_BIT_RESET;
526            PLL_REG4_pll_lock_time_15          <= PLL_REG4_pll_lock_time_15_BIT_RESET;
527            PLL_REG4_pd_pfd_value              <= PLL_REG4_pd_pfd_value_BIT_RESET;
528            PLL_REG4_pd_pfd_en                 <= PLL_REG4_pd_pfd_en_BIT_RESET;
529            PLL_REG4_pll_lock_en               <= PLL_REG4_pll_lock_en_BIT_RESET;
530            PLL_REG4_pll_lock_value            <= PLL_REG4_pll_lock_value_BIT_RESET;
531            PLL_REG4_coarsedone_en             <= PLL_REG4_coarsedone_en_BIT_RESET;
532            PLL_REG4_coarsedone_value          <= PLL_REG4_coarsedone_value_BIT_RESET;
533            PLL_REG5_startloop_en_4_0          <= PLL_REG5_startloop_en_4_0_BIT_RESET;
534            PLL_REG5_startloop_en_5            <= PLL_REG5_startloop_en_5_BIT_RESET;
535            PLL_REG5_startloop_5               <= PLL_REG5_startloop_5_BIT_RESET;
536            PLL_REG5_startloop_4_0             <= PLL_REG5_startloop_4_0_BIT_RESET;
537            PLL_REG6_unused                    <= PLL_REG6_unused_BIT_RESET;
538            PLL_REG6_coarse_code_sel           <= PLL_REG6_coarse_code_sel_BIT_RESET;
539            PLL_REG6_lsb_error_0p5             <= PLL_REG6_lsb_error_0p5_BIT_RESET;
540            PLL_REG6_big_jump_en               <= PLL_REG6_big_jump_en_BIT_RESET;
541            PLL_REG6_vco_cnt_window_value      <= PLL_REG6_vco_cnt_window_value_BIT_RESET;
542            PLL_REG6_vco_cnt_window_en         <= PLL_REG6_vco_cnt_window_en_BIT_RESET;
543            PLL_REG6_rst_fdbk_div_value        <= PLL_REG6_rst_fdbk_div_value_BIT_RESET;
544            PLL_REG6_rst_fdbk_div_en           <= PLL_REG6_rst_fdbk_div_en_BIT_RESET;
545            PLL_REG7_unused                    <= PLL_REG7_unused_BIT_RESET;
546            PLL_REG7_refclk_sel                <= PLL_REG7_refclk_sel_BIT_RESET;
547            PLL_REG7_refclk_sel_en             <= PLL_REG7_refclk_sel_en_BIT_RESET;
548            PLL_REG8_coarse_code               <= PLL_REG8_coarse_code_BIT_RESET;
549            PLL_REG9_coarse_code               <= PLL_REG9_coarse_code_BIT_RESET;
550            PLL_REG9_V2I_code_en               <= PLL_REG9_V2I_code_en_BIT_RESET;
551            PLL_REG9_V2I_code                  <= PLL_REG9_V2I_code_BIT_RESET;
552            PLL_REG10_unused                   <= PLL_REG10_unused_BIT_RESET;
553            PLL_REG10_ipdiv_value              <= PLL_REG10_ipdiv_value_BIT_RESET;
554            PLL_REG10_ipdiv_en                 <= PLL_REG10_ipdiv_en_BIT_RESET;
555            PLL_REG10_coarse_code_en           <= PLL_REG10_coarse_code_en_BIT_RESET;
556            PLL_REG11_pll_standby              <= PLL_REG11_pll_standby_BIT_RESET;
557            PLL_REG11_pll_standby_en           <= PLL_REG11_pll_standby_en_BIT_RESET;
558            PLL_REG11_pll_pd                   <= PLL_REG11_pll_pd_BIT_RESET;
559            PLL_REG11_pll_pd_en                <= PLL_REG11_pll_pd_en_BIT_RESET;
560            PLL_REG11_pll_pso_del              <= PLL_REG11_pll_pso_del_BIT_RESET;
561            PLL_REG11_pll_pso_del_en           <= PLL_REG11_pll_pso_del_en_BIT_RESET;
562            PLL_REG11_pll_pso                  <= PLL_REG11_pll_pso_BIT_RESET;
563            PLL_REG11_pll_pso_en               <= PLL_REG11_pll_pso_en_BIT_RESET;
564            PLL_REG12_unused                   <= PLL_REG12_unused_BIT_RESET;
565            PLL_REG12_pll_ldo_ref_en           <= PLL_REG12_pll_ldo_ref_en_BIT_RESET;
566            PLL_REG12_pll_ldo_ref_en_en        <= PLL_REG12_pll_ldo_ref_en_en_BIT_RESET;
567            PLL_REG12_pll_ldo_core_en          <= PLL_REG12_pll_ldo_core_en_BIT_RESET;
568            PLL_REG12_pll_ldo_core_en_en       <= PLL_REG12_pll_ldo_core_en_en_BIT_RESET;
569            PLL_REG12_pll_pd_ana               <= PLL_REG12_pll_pd_ana_BIT_RESET;
570            PLL_REG12_pll_pd_ana_en            <= PLL_REG12_pll_pd_ana_en_BIT_RESET;
571            PLL_REG13_pll_clkon                <= PLL_REG13_pll_clkon_BIT_RESET;
572            PLL_REG13_pll_ldo_ref_core         <= PLL_REG13_pll_ldo_ref_core_BIT_RESET;
573            PLL_REG13_pll_ldo_ref_core_en      <= PLL_REG13_pll_ldo_ref_core_en_BIT_RESET;
574            PLL_REG14_pll_ldo_cnt_threshold    <= PLL_REG14_pll_ldo_cnt_threshold_BIT_RESET;
575            PLL_REG14_pll_ldo_cnt_threshold_en <= PLL_REG14_pll_ldo_cnt_threshold_en_BIT_RESET;
576            PLL_REG14_pll_ldo_iso_cnt_threshold <= PLL_REG14_pll_ldo_iso_cnt_threshold_BIT_RESET;
577            PLL_REG14_pll_ldo_iso_cnt_threshold_en <= PLL_REG14_pll_ldo_iso_cnt_threshold_en_BIT_RESET;
578            PLL_UNUSED_REG0_unused             <= PLL_UNUSED_REG0_unused_BIT_RESET;
579            PLL_UNUSED_REG1_unused             <= PLL_UNUSED_REG1_unused_BIT_RESET;
580          end
581        else  
582          begin
583            if ((PSELx == 1'b1) && (PWRITE == 1'b1) )
               <font color = "red">-2-</font>  
584            begin  
585              case (PADDR[7:0])
                 <font color = "red">-3-</font>  
586                PLL_REG0_REG_OFFSET[7:0]:
587                  if (PENABLE == 1'b1) begin
                     <font color = "red">-4-</font>  
588                    PLL_REG0_initial_wait_time[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
589                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
590                PLL_REG1_REG_OFFSET[7:0]:
591                  if (PENABLE == 1'b1) begin
                     <font color = "red">-5-</font>  
592                    PLL_REG1_rst_fdbk_div_delay_value[4:0] <= PWDATA[7:3];
           <font color = "red">            ==></font>
593                    PLL_REG1_rst_fdbk_div_delay_en <= PWDATA[2];
594                    PLL_REG1_fbdiv_en          <= PWDATA[1];
595                    PLL_REG1_initial_wait_time_en <= PWDATA[0];
596                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
597                PLL_REG2_REG_OFFSET[7:0]:
598                  if (PENABLE == 1'b1) begin
                     <font color = "red">-6-</font>  
599                    PLL_REG2_unused            <= PWDATA[7];
           <font color = "red">            ==></font>
600                    PLL_REG2_vco_settling_time_en <= PWDATA[6];
601                    PLL_REG2_vco_settling_time[5:0] <= PWDATA[5:0];
602                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
603                PLL_REG3_REG_OFFSET[7:0]:
604                  if (PENABLE == 1'b1) begin
                     <font color = "red">-7-</font>  
605                    PLL_REG3_fbdiv_value[7:0]  <= PWDATA[7:0];
           <font color = "red">            ==></font>
606                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
607                PLL_REG4_REG_OFFSET[7:0]:
608                  if (PENABLE == 1'b1) begin
                     <font color = "red">-8-</font>  
609                    PLL_REG4_unused            <= PWDATA[7];
           <font color = "red">            ==></font>
610                    PLL_REG4_pll_lock_time_15  <= PWDATA[6];
611                    PLL_REG4_pd_pfd_value      <= PWDATA[5];
612                    PLL_REG4_pd_pfd_en         <= PWDATA[4];
613                    PLL_REG4_pll_lock_en       <= PWDATA[3];
614                    PLL_REG4_pll_lock_value    <= PWDATA[2];
615                    PLL_REG4_coarsedone_en     <= PWDATA[1];
616                    PLL_REG4_coarsedone_value  <= PWDATA[0];
617                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
618                PLL_REG5_REG_OFFSET[7:0]:
619                  if (PENABLE == 1'b1) begin
                     <font color = "red">-9-</font>  
620                    PLL_REG5_startloop_en_4_0  <= PWDATA[7];
           <font color = "red">            ==></font>
621                    PLL_REG5_startloop_en_5    <= PWDATA[6];
622                    PLL_REG5_startloop_5       <= PWDATA[5];
623                    PLL_REG5_startloop_4_0[4:0] <= PWDATA[4:0];
624                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
625                PLL_REG6_REG_OFFSET[7:0]:
626                  if (PENABLE == 1'b1) begin
                     <font color = "red">-10-</font>  
627                    PLL_REG6_unused            <= PWDATA[7];
           <font color = "red">            ==></font>
628                    PLL_REG6_coarse_code_sel   <= PWDATA[6];
629                    PLL_REG6_lsb_error_0p5     <= PWDATA[5];
630                    PLL_REG6_big_jump_en       <= PWDATA[4];
631                    PLL_REG6_vco_cnt_window_value <= PWDATA[3];
632                    PLL_REG6_vco_cnt_window_en <= PWDATA[2];
633                    PLL_REG6_rst_fdbk_div_value <= PWDATA[1];
634                    PLL_REG6_rst_fdbk_div_en   <= PWDATA[0];
635                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
636                PLL_REG7_REG_OFFSET[7:0]:
637                  if (PENABLE == 1'b1) begin
                     <font color = "red">-11-</font>  
638                    PLL_REG7_unused[2:0]       <= PWDATA[7:5];
           <font color = "red">            ==></font>
639                    PLL_REG7_refclk_sel[3:0]   <= PWDATA[4:1];
640                    PLL_REG7_refclk_sel_en     <= PWDATA[0];
641                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
642                PLL_REG8_REG_OFFSET[7:0]:
643                  if (PENABLE == 1'b1) begin
                     <font color = "red">-12-</font>  
644                    PLL_REG8_coarse_code[7:0]  <= PWDATA[7:0];
           <font color = "red">            ==></font>
645                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
646                PLL_REG9_REG_OFFSET[7:0]:
647                  if (PENABLE == 1'b1) begin
                     <font color = "red">-13-</font>  
648                    PLL_REG9_coarse_code       <= PWDATA[7];
           <font color = "red">            ==></font>
649                    PLL_REG9_V2I_code_en       <= PWDATA[6];
650                    PLL_REG9_V2I_code[5:0]     <= PWDATA[5:0];
651                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
652                PLL_REG10_REG_OFFSET[7:0]:
653                  if (PENABLE == 1'b1) begin
                     <font color = "red">-14-</font>  
654                    PLL_REG10_unused           <= PWDATA[7];
           <font color = "red">            ==></font>
655                    PLL_REG10_ipdiv_value[4:0] <= PWDATA[6:2];
656                    PLL_REG10_ipdiv_en         <= PWDATA[1];
657                    PLL_REG10_coarse_code_en   <= PWDATA[0];
658                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
659                PLL_REG11_REG_OFFSET[7:0]:
660                  if (PENABLE == 1'b1) begin
                     <font color = "red">-15-</font>  
661                    PLL_REG11_pll_standby      <= PWDATA[7];
           <font color = "red">            ==></font>
662                    PLL_REG11_pll_standby_en   <= PWDATA[6];
663                    PLL_REG11_pll_pd           <= PWDATA[5];
664                    PLL_REG11_pll_pd_en        <= PWDATA[4];
665                    PLL_REG11_pll_pso_del      <= PWDATA[3];
666                    PLL_REG11_pll_pso_del_en   <= PWDATA[2];
667                    PLL_REG11_pll_pso          <= PWDATA[1];
668                    PLL_REG11_pll_pso_en       <= PWDATA[0];
669                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
670                PLL_REG12_REG_OFFSET[7:0]:
671                  if (PENABLE == 1'b1) begin
                     <font color = "red">-16-</font>  
672                    PLL_REG12_unused[1:0]      <= PWDATA[7:6];
           <font color = "red">            ==></font>
673                    PLL_REG12_pll_ldo_ref_en   <= PWDATA[5];
674                    PLL_REG12_pll_ldo_ref_en_en <= PWDATA[4];
675                    PLL_REG12_pll_ldo_core_en  <= PWDATA[3];
676                    PLL_REG12_pll_ldo_core_en_en <= PWDATA[2];
677                    PLL_REG12_pll_pd_ana       <= PWDATA[1];
678                    PLL_REG12_pll_pd_ana_en    <= PWDATA[0];
679                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
680                PLL_REG13_REG_OFFSET[7:0]:
681                  if (PENABLE == 1'b1) begin
                     <font color = "red">-17-</font>  
682                    PLL_REG13_pll_clkon        <= PWDATA[7];
           <font color = "red">            ==></font>
683                    PLL_REG13_pll_ldo_ref_core[5:0] <= PWDATA[6:1];
684                    PLL_REG13_pll_ldo_ref_core_en <= PWDATA[0];
685                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
686                PLL_REG14_REG_OFFSET[7:0]:
687                  if (PENABLE == 1'b1) begin
                     <font color = "red">-18-</font>  
688                    PLL_REG14_pll_ldo_cnt_threshold[2:0] <= PWDATA[7:5];
           <font color = "red">            ==></font>
689                    PLL_REG14_pll_ldo_cnt_threshold_en <= PWDATA[4];
690                    PLL_REG14_pll_ldo_iso_cnt_threshold[2:0] <= PWDATA[3:1];
691                    PLL_REG14_pll_ldo_iso_cnt_threshold_en <= PWDATA[0];
692                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
693                PLL_UNUSED_REG0_REG_OFFSET[7:0]:
694                  if (PENABLE == 1'b1) begin
                     <font color = "red">-19-</font>  
695                    PLL_UNUSED_REG0_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
696                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
697                PLL_UNUSED_REG1_REG_OFFSET[7:0]:
698                  if (PENABLE == 1'b1) begin
                     <font color = "red">-20-</font>  
699                    PLL_UNUSED_REG1_unused[7:0] <= PWDATA[7:0];
           <font color = "red">            ==></font>
700                  end
                     MISSING_ELSE
           <font color = "red">          ==></font>
                     MISSING_DEFAULT
           <font color = "red">          ==></font>
701                endcase
702            end  
               MISSING_ELSE
           <font color = "red">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>-16-</th><th nowrap width=80>-17-</th><th nowrap width=80>-18-</th><th nowrap width=80>-19-</th><th nowrap width=80>-20-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG0_REG_OFFSET[7:0] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG0_REG_OFFSET[7:0] </td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG2_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG3_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG4_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG5_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG6_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG7_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG8_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG8_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG9_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG9_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG10_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG10_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG11_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG11_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG12_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG12_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG13_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG13_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG14_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_REG14_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>PLL_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>MISSING_DEFAULT</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
708            if ((PSELx == 1'b1) && (PWRITE == 1'b0))
               <font color = "red">-1-</font>  
709            begin
710              case (PADDR[7:0])
                 <font color = "red">-2-</font>  
711                PLL_REG0_REG_OFFSET[7:0]: begin
712                  PRDATA[7:0] = PLL_REG0_initial_wait_time[7:0];
           <font color = "red">          ==></font>
713                end
714                PLL_REG1_REG_OFFSET[7:0]: begin
715                  PRDATA[7:3] = PLL_REG1_rst_fdbk_div_delay_value[4:0];
           <font color = "red">          ==></font>
716                  PRDATA[2] = PLL_REG1_rst_fdbk_div_delay_en;
717                  PRDATA[1] = PLL_REG1_fbdiv_en;
718                  PRDATA[0] = PLL_REG1_initial_wait_time_en;
719                end
720                PLL_REG2_REG_OFFSET[7:0]: begin
721                  PRDATA[7] = PLL_REG2_unused;
           <font color = "red">          ==></font>
722                  PRDATA[6] = PLL_REG2_vco_settling_time_en;
723                  PRDATA[5:0] = PLL_REG2_vco_settling_time[5:0];
724                end
725                PLL_REG3_REG_OFFSET[7:0]: begin
726                  PRDATA[7:0] = PLL_REG3_fbdiv_value[7:0];
           <font color = "red">          ==></font>
727                end
728                PLL_REG4_REG_OFFSET[7:0]: begin
729                  PRDATA[7] = PLL_REG4_unused;
           <font color = "red">          ==></font>
730                  PRDATA[6] = PLL_REG4_pll_lock_time_15;
731                  PRDATA[5] = PLL_REG4_pd_pfd_value;
732                  PRDATA[4] = PLL_REG4_pd_pfd_en;
733                  PRDATA[3] = PLL_REG4_pll_lock_en;
734                  PRDATA[2] = PLL_REG4_pll_lock_value;
735                  PRDATA[1] = PLL_REG4_coarsedone_en;
736                  PRDATA[0] = PLL_REG4_coarsedone_value;
737                end
738                PLL_REG5_REG_OFFSET[7:0]: begin
739                  PRDATA[7] = PLL_REG5_startloop_en_4_0;
           <font color = "red">          ==></font>
740                  PRDATA[6] = PLL_REG5_startloop_en_5;
741                  PRDATA[5] = PLL_REG5_startloop_5;
742                  PRDATA[4:0] = PLL_REG5_startloop_4_0[4:0];
743                end
744                PLL_REG6_REG_OFFSET[7:0]: begin
745                  PRDATA[7] = PLL_REG6_unused;
           <font color = "red">          ==></font>
746                  PRDATA[6] = PLL_REG6_coarse_code_sel;
747                  PRDATA[5] = PLL_REG6_lsb_error_0p5;
748                  PRDATA[4] = PLL_REG6_big_jump_en;
749                  PRDATA[3] = PLL_REG6_vco_cnt_window_value;
750                  PRDATA[2] = PLL_REG6_vco_cnt_window_en;
751                  PRDATA[1] = PLL_REG6_rst_fdbk_div_value;
752                  PRDATA[0] = PLL_REG6_rst_fdbk_div_en;
753                end
754                PLL_REG7_REG_OFFSET[7:0]: begin
755                  PRDATA[7:5] = PLL_REG7_unused[2:0];
           <font color = "red">          ==></font>
756                  PRDATA[4:1] = PLL_REG7_refclk_sel[3:0];
757                  PRDATA[0] = PLL_REG7_refclk_sel_en;
758                end
759                PLL_REG8_REG_OFFSET[7:0]: begin
760                  PRDATA[7:0] = PLL_REG8_coarse_code[7:0];
           <font color = "red">          ==></font>
761                end
762                PLL_REG9_REG_OFFSET[7:0]: begin
763                  PRDATA[7] = PLL_REG9_coarse_code;
           <font color = "red">          ==></font>
764                  PRDATA[6] = PLL_REG9_V2I_code_en;
765                  PRDATA[5:0] = PLL_REG9_V2I_code[5:0];
766                end
767                PLL_REG10_REG_OFFSET[7:0]: begin
768                  PRDATA[7] = PLL_REG10_unused;
           <font color = "red">          ==></font>
769                  PRDATA[6:2] = PLL_REG10_ipdiv_value[4:0];
770                  PRDATA[1] = PLL_REG10_ipdiv_en;
771                  PRDATA[0] = PLL_REG10_coarse_code_en;
772                end
773                PLL_REG11_REG_OFFSET[7:0]: begin
774                  PRDATA[7] = PLL_REG11_pll_standby;
           <font color = "red">          ==></font>
775                  PRDATA[6] = PLL_REG11_pll_standby_en;
776                  PRDATA[5] = PLL_REG11_pll_pd;
777                  PRDATA[4] = PLL_REG11_pll_pd_en;
778                  PRDATA[3] = PLL_REG11_pll_pso_del;
779                  PRDATA[2] = PLL_REG11_pll_pso_del_en;
780                  PRDATA[1] = PLL_REG11_pll_pso;
781                  PRDATA[0] = PLL_REG11_pll_pso_en;
782                end
783                PLL_REG12_REG_OFFSET[7:0]: begin
784                  PRDATA[7:6] = PLL_REG12_unused[1:0];
           <font color = "red">          ==></font>
785                  PRDATA[5] = PLL_REG12_pll_ldo_ref_en;
786                  PRDATA[4] = PLL_REG12_pll_ldo_ref_en_en;
787                  PRDATA[3] = PLL_REG12_pll_ldo_core_en;
788                  PRDATA[2] = PLL_REG12_pll_ldo_core_en_en;
789                  PRDATA[1] = PLL_REG12_pll_pd_ana;
790                  PRDATA[0] = PLL_REG12_pll_pd_ana_en;
791                end
792                PLL_REG13_REG_OFFSET[7:0]: begin
793                  PRDATA[7] = PLL_REG13_pll_clkon;
           <font color = "red">          ==></font>
794                  PRDATA[6:1] = PLL_REG13_pll_ldo_ref_core[5:0];
795                  PRDATA[0] = PLL_REG13_pll_ldo_ref_core_en;
796                end
797                PLL_REG14_REG_OFFSET[7:0]: begin
798                  PRDATA[7:5] = PLL_REG14_pll_ldo_cnt_threshold[2:0];
           <font color = "red">          ==></font>
799                  PRDATA[4] = PLL_REG14_pll_ldo_cnt_threshold_en;
800                  PRDATA[3:1] = PLL_REG14_pll_ldo_iso_cnt_threshold[2:0];
801                  PRDATA[0] = PLL_REG14_pll_ldo_iso_cnt_threshold_en;
802                end
803                PLL_UNUSED_REG0_REG_OFFSET[7:0]: begin
804                  PRDATA[7:0] = PLL_UNUSED_REG0_unused[7:0];
           <font color = "red">          ==></font>
805                end
806                PLL_UNUSED_REG1_REG_OFFSET[7:0]: begin
807                  PRDATA[7:0] = PLL_UNUSED_REG1_unused[7:0];
           <font color = "red">          ==></font>
808                end
809                PLL_REG15_REG_OFFSET[7:0]: begin
810                  PRDATA[7] = PLL_REG15_pll_lock_IN;
           <font color = "red">          ==></font>
811                  PRDATA[6] = PLL_REG15_coarsedone_IN;
812                  PRDATA[5] = PLL_REG15_vco_cnt_win_IN;
813                  PRDATA[4] = PLL_REG15_rst_fdbk_div_IN;
814                  PRDATA[3] = PLL_REG15_unused_IN;
815                  PRDATA[2] = PLL_REG15_pd_pfd_IN;
816                  PRDATA[1] = PLL_REG15_startloop_IN;
817                  PRDATA[0] = PLL_REG15_coarse_code_8_IN;
818                end
819                PLL_REG16_REG_OFFSET[7:0]: begin
820                  PRDATA[7:0] = PLL_REG16_coarse_code_IN[7:0];
           <font color = "red">          ==></font>
821                end
822                PLL_UNUSED_REG2_REG_OFFSET[7:0]: begin
823                  PRDATA[7:0] = PLL_UNUSED_REG2_unused_IN[7:0];
           <font color = "red">          ==></font>
824                end
825               default:
826                  PRDATA = 8'h0;
           <font color = "red">          ==></font>
827              endcase
828            end  
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG3_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG4_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG5_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG6_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG7_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG8_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG9_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG10_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG11_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG12_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG13_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG14_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_UNUSED_REG0_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_UNUSED_REG1_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG15_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_REG16_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>PLL_UNUSED_REG2_REG_OFFSET[7:0] </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_73304">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_pll_reg_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
