<p>Blocks:</p><ul class="childpages-macro"><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+CHI-AIU+microarchitecture+specification" rel="nofollow" style="text-decoration: none;">Ncore 3.2 CHI-AIU microarchitecture specification</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+DCE+micro-architecture+specification" rel="nofollow" style="text-decoration: none;">Ncore 3.2 DCE micro-architecture specification</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+DII+Micro+Architecture+Specification" rel="nofollow" style="text-decoration: none;">Ncore 3.2 DII Micro Architecture Specification</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+DMI+Micro+Architecture+specifications" rel="nofollow" style="text-decoration: none;">Ncore 3.2 DMI Micro Architecture specifications</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+DVE+micro-architecture+specification" rel="nofollow" style="text-decoration: none;">Ncore 3.2 DVE micro-architecture specification</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+IOAIU+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: none;">Ncore 3.2 IOAIU Micro-Architecture Specification</a></li><li><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170915/Ncore+3.2+LEGATO+Micro-Architecture+Specification" data-linked-resource-id="16170915" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.2 LEGATO Micro-Architecture Specification</a></span></li></ul><p><br/></p><p>Feature specification:</p><ul class="childpages-macro"><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+Trace+and+Debug+Micro+Architecture+Specification" rel="nofollow" style="text-decoration: none;">Ncore 3.2 Trace and Debug Micro Architecture Specification</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.x+Performance+Monitor+Micro-Architecture+Specification" rel="nofollow" style="text-decoration: none;">Ncore 3.2 Performance Monitor Micro-Architecture Specification</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.x+Resiliency+Microarchitecture" rel="nofollow" style="text-decoration: none;">Ncore 3.2 Resiliency Microarchitecture</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+SRAM+Address+Protection" rel="nofollow">Ncore 3.2 SRAM Address Protection</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+QoS+Details" rel="nofollow" style="text-decoration: none;">Ncore 3.2 QoS Details</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.X+to+SMI+Mapping" rel="nofollow" style="text-decoration: none;">Ncore 3.2 to SMI Mapping</a></li><li><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/System+Event+and+Coherency+Wrapper" rel="nofollow">Ncore 3.2 </a><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16159947/System+Event+and+Coherency+Wrapper" data-linked-resource-id="16159947" data-linked-resource-version="130" data-linked-resource-type="page">System Event and Coherency </a><a class="external-link" href="https://confluence.arteris.com/display/ENGR/System+Event+and+Coherency+Wrapper" rel="nofollow"><span style="letter-spacing: 0.0px;">micro-architecture specification</span></a></p></li><li><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/OP/pages/16778053/Ncore+3.4+FSC+Micro-Architecture+Specification" data-linked-resource-id="16778053" data-linked-resource-version="10" data-linked-resource-type="page">Ncore 3.4 FSC Micro-Architecture Specification</a></span></li><li><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16158206/NCore+3.2+Power+Microarchitecture" data-linked-resource-id="16158206" data-linked-resource-version="14" data-linked-resource-type="page">NCore 3.2 Power Microarchitecture</a></span></li><li><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170640/Ncore+3.2+Address+Map" data-linked-resource-id="16170640" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.2 Address Map</a></span></li><li><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162128/Ncore+3.2+New+Memories+Generation+Support" data-linked-resource-id="16162128" data-linked-resource-version="26" data-linked-resource-type="page">Ncore 3.2 New Memories Generation Support</a> , Additional link:<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168521/gen_wrapper" data-linked-resource-id="16168521" data-linked-resource-version="20" data-linked-resource-type="page">gen_wrapper</a></span></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.2+Error+Micro+Architecture+specification" rel="nofollow" style="text-decoration: none;">Ncore 3.2 Error Micro Architecture specification</a></li></ul><p><br/></p><p><span style="letter-spacing: 0.0px;">Documents for common library elements used in Ncore3.2</span></p><p><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329957/HW-Library" data-linked-resource-id="16329957" data-linked-resource-version="16" data-linked-resource-type="page">HW-Library</a></span></p><p><span><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169332/Ncore+3.0+CCP+Micro-Architecture+Specification" data-linked-resource-id="16169332" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.0 CCP Micro-Architecture Specification</a></span></p><p><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170743/HW-Symphony" data-linked-resource-id="16170743" data-linked-resource-version="6" data-linked-resource-type="page">HW-Symphony</a></span></p><p><span style="letter-spacing: 0.0px;"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16329961/HW-CTF" data-linked-resource-id="16329961" data-linked-resource-version="1" data-linked-resource-type="page">HW-CTF</a></span></p><p><br/></p><p><span style="letter-spacing: 0.0px;"><a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=42534763" rel="nofollow">Parameter spec by Junie [updated one needed from MF/MK]</a></span></p><p><a class="external-link" href="https://confluence.arteris.com/display/ENGR/LINT+RULES" rel="nofollow">LINT RULES</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170644/Ncore+3.x+path+to+1.6Ghz" data-linked-resource-id="16170644" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.x path to 1.6Ghz</a></p><p><br/></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16171301/Tools+used+in+Ncore3.2+Version" data-linked-resource-id="16171301" data-linked-resource-version="1" data-linked-resource-type="page">Tools used in Ncore3.2 + Version</a></p>