 ==  Bambu executed with: bambu -I/home/dews/Scrivania/bambu-hls/RESULTS/BAMBU/28x28/astar/includes/values_27 --simulate --simulator=VERILATOR --clock-period=5 --experimental-setup=BAMBU-AREA --device-name=xc7a100t-1csg324-VVD /home/dews/Scrivania/bambu-hls/cc4cs_bambu/benchmarkBasic/astar/thrd.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
    Version: PandA 0.9.6 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    make_oriented
    init_camefrom
    insert
    remove_min
    set_estimates
    heuristic
    astarF
    main


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 8
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 4
    Internally allocated memory (no private memories): 256
    Internally allocated memory: 256
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 8
    ADDRESS bus bitsize: 9
    SIZE bus bitsize: 4
    Internally allocated memory (no private memories): 256
    Internally allocated memory: 256
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function heuristic:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Module allocation information for function init_camefrom:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function insert:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Module allocation information for function make_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Module allocation information for function remove_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Module allocation information for function set_estimates:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function heuristic:
    Number of control steps: 9
    Minimum slack: 1.0825999929999988
    Estimated max frequency (MHz): 255.27135299257165
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function heuristic:
    Number of states: 7
    Minimum number of cycles: 6
    Maximum number of cycles 6
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function init_camefrom:
    Number of control steps: 6
    Minimum slack: 1.5610000000000017
    Estimated max frequency (MHz): 290.78220412910747
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function init_camefrom:
    Number of states: 4
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function insert:
    Number of control steps: 5
    Minimum slack: 0.26799999999999902
    Estimated max frequency (MHz): 211.32713440405743
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function insert:
    Number of states: 4
    Minimum number of cycles: 4
    Maximum number of cycles 4
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function make_oriented:
    Number of control steps: 19
    Minimum slack: 0.85799999899999879
    Estimated max frequency (MHz): 241.42926116817247
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function make_oriented:
    Number of states: 18
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function remove_min:
    Number of control steps: 12
    Minimum slack: 0.19500000000000217
    Estimated max frequency (MHz): 208.11654526534869
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function remove_min:
    Number of states: 11
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function set_estimates:
    Number of control steps: 8
    Minimum slack: 0.85799999899999879
    Estimated max frequency (MHz): 241.42926116817247
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function set_estimates:
    Number of states: 6
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function heuristic:
    Bound operations:24/26
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function init_camefrom:
    Bound operations:15/15
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function insert:
    Bound operations:11/13
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_oriented:
    Bound operations:53/78
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function remove_min:
    Bound operations:25/34
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function set_estimates:
    Bound operations:22/32
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function heuristic:
    Number of storage values inserted: 4
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function init_camefrom:
    Number of storage values inserted: 6
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function insert:
    Number of storage values inserted: 3
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_oriented:
    Number of storage values inserted: 27
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function remove_min:
    Number of storage values inserted: 17
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function set_estimates:
    Number of storage values inserted: 10
  Time to compute storage value information: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Module binding information for function heuristic:
    Number of modules instantiated: 26
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 77
    Estimated area of MUX21: 0
    Total estimated area: 77
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function heuristic:
    Register allocation algorithm obtains a sub-optimal result: 4 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function heuristic:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function heuristic: 31

  Module binding information for function init_camefrom:
    Number of modules instantiated: 15
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 31
    Estimated area of MUX21: 0
    Total estimated area: 31
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function init_camefrom:
    Register allocation algorithm obtains an optimal result: 5 registers
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function init_camefrom:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function init_camefrom: 26

  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 3 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 3 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Module binding information for function insert:
    Number of modules instantiated: 12
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 28
    Estimated area of MUX21: 33
    Total estimated area: 61
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function insert:
    Register allocation algorithm obtains a sub-optimal result: 3 registers(LB:2)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function insert:
    Number of allocated multiplexers (2-to-1 equivalent): 1
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function insert: 25

  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 23 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Module binding information for function make_oriented:
    Number of modules instantiated: 71
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 645
    Estimated area of MUX21: 132
    Total estimated area: 777
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function make_oriented:
    Register allocation algorithm obtains a sub-optimal result: 24 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function make_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 11
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function make_oriented: 162

  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Module binding information for function remove_min:
    Number of modules instantiated: 30
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 90
    Estimated area of MUX21: 33
    Total estimated area: 123
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function remove_min:
    Register allocation algorithm obtains a sub-optimal result: 17 registers(LB:13)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function remove_min:
    Number of allocated multiplexers (2-to-1 equivalent): 8
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function remove_min: 112

  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Module binding information for function set_estimates:
    Number of modules instantiated: 30
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 66
    Estimated area of MUX21: 132
    Total estimated area: 198
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function set_estimates:
    Register allocation algorithm obtains a sub-optimal result: 9 registers(LB:8)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function set_estimates:
    Number of allocated multiplexers (2-to-1 equivalent): 5
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function set_estimates: 42

  Module allocation information for function astarF:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.07 seconds


  Scheduling Information of function astarF:
    Number of control steps: 45
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function astarF:
    Number of states: 49
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function astarF:
    Bound operations:71/114
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function astarF:
    Number of storage values inserted: 43
  Time to compute storage value information: 0.00 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 32 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 40 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 40 registers(LB:11)
  Time to perform register binding: 0.01 seconds


  Module binding information for function astarF:
    Number of modules instantiated: 104
    Number of possible conflicts for possible false paths introduced by resource sharing: 12
    Estimated resources area (no Muxes and address logic): 11666
    Estimated area of MUX21: 132
    Total estimated area: 11798
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function astarF:
    Register allocation algorithm obtains a sub-optimal result: 40 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function astarF:
    Number of allocated multiplexers (2-to-1 equivalent): 6
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function astarF: 287

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function main:
    Number of control steps: 5
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 5
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:7/7
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 1
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 7
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 4002
    Estimated area of MUX21: 0
    Total estimated area: 4002
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 9
[0mWarning: XML file "test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 391 cycles
  Number of executions     : 1
  Average execution        : 391 cycles
