
led_h7_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008534  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  080087d4  080087d4  000097d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008888  08008888  0000a130  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008888  08008888  00009888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008890  08008890  0000a130  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008890  08008890  00009890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008894  08008894  00009894  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  24000000  08008898  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDescripSection 00000060  24000070  08008908  0000a070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDescripSection 00000060  240000d0  08008968  0000a0d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000047dc  24000130  080089c8  0000a130  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2400490c  080089c8  0000a90c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  0000a130  2**0
                  CONTENTS, READONLY
 14 .debug_info   00023658  00000000  00000000  0000a15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004ec4  00000000  00000000  0002d7b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000016c0  00000000  00000000  00032680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000010f2  00000000  00000000  00033d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000406d2  00000000  00000000  00034e32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00022c02  00000000  00000000  00075504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00199a78  00000000  00000000  00098106  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00231b7e  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005df0  00000000  00000000  00231bc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000133  00000000  00000000  002379b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000130 	.word	0x24000130
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080087bc 	.word	0x080087bc

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000134 	.word	0x24000134
 80002dc:	080087bc 	.word	0x080087bc

080002e0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80002e0:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80002e2:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80002e6:	4919      	ldr	r1, [pc, #100]	@ (800034c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 80002e8:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 80002ec:	4818      	ldr	r0, [pc, #96]	@ (8000350 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 80002ee:	4917      	ldr	r1, [pc, #92]	@ (800034c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 80002f0:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 80002f2:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 80002f4:	4817      	ldr	r0, [pc, #92]	@ (8000354 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 80002f6:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 80002f8:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 80002fc:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80002fe:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000302:	4915      	ldr	r1, [pc, #84]	@ (8000358 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000304:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000306:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800030a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800030c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000310:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000314:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000318:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800031c:	490f      	ldr	r1, [pc, #60]	@ (800035c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800031e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000322:	4770      	bx	lr

08000324 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000324:	f7ff bffe 	b.w	8000324 <__tx_BadHandler>

08000328 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000328:	f7ff bffe 	b.w	8000328 <__tx_HardfaultHandler>

0800032c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800032c:	f7ff bffe 	b.w	800032c <__tx_SVCallHandler>

08000330 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000330:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000332:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000336:	4770      	bx	lr

08000338 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000338:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800033a:	f000 f891 	bl	8000460 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800033e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000342:	4770      	bx	lr

08000344 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000344:	f7ff bffe 	b.w	8000344 <__tx_NMIHandler>

08000348 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000348:	f7ff bffe 	b.w	8000348 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800034c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000350:	240041b4 	.word	0x240041b4
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000354:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000358:	0009c3ff 	.word	0x0009c3ff
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800035c:	40ff0000 	.word	0x40ff0000

08000360 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000360:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000364:	4a2a      	ldr	r2, [pc, #168]	@ (8000410 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000366:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000368:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800036c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000370:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000374:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000376:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800037a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800037e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000382:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000386:	f3bf 8f6f 	isb	sy

0800038a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800038a:	e7fe      	b.n	800038a <__tx_wait_here>

0800038c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800038c:	4821      	ldr	r0, [pc, #132]	@ (8000414 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800038e:	4a22      	ldr	r2, [pc, #136]	@ (8000418 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 8000390:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000394:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000396:	b191      	cbz	r1, 80003be <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000398:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800039a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800039e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003a2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80003a6:	d101      	bne.n	80003ac <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80003a8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080003ac <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003ac:	4c1b      	ldr	r4, [pc, #108]	@ (800041c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80003ae:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80003b2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80003b4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80003b8:	b10d      	cbz	r5, 80003be <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80003ba:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80003bc:	6023      	str	r3, [r4, #0]

080003be <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80003be:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80003c0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80003c2:	b1b1      	cbz	r1, 80003f2 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80003c4:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003c6:	b662      	cpsie	i

080003c8 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80003c8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003ca:	4c14      	ldr	r4, [pc, #80]	@ (800041c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80003cc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80003ce:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 80003d2:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 80003d4:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 80003d6:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 80003da:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80003de:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 80003e2:	d101      	bne.n	80003e8 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 80003e4:	ecbc 8a10 	vldmia	ip!, {s16-s31}

080003e8 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 80003e8:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 80003ec:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 80003f0:	4770      	bx	lr

080003f2 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80003f2:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 80003f4:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 80003f6:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 80003f8:	b909      	cbnz	r1, 80003fe <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003fa:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 80003fc:	e7f9      	b.n	80003f2 <__tx_ts_wait>

080003fe <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 80003fe:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000402:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000406:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800040a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800040c:	e7dc      	b.n	80003c8 <__tx_ts_restore>

0800040e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800040e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000410:	24004250 	.word	0x24004250
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000414:	240041b8 	.word	0x240041b8
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000418:	240041bc 	.word	0x240041bc
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800041c:	240047bc 	.word	0x240047bc

08000420 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000420:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000422:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000426:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800042a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800042e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000430:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000434:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000436:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000438:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800043a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800043c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800043e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000440:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000442:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000444:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000446:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000448:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800044a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800044c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800044e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000452:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000454:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000456:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800045a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800045c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800045e:	4770      	bx	lr

08000460 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000460:	4922      	ldr	r1, [pc, #136]	@ (80004ec <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 8000462:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000464:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000468:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800046a:	4b21      	ldr	r3, [pc, #132]	@ (80004f0 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 800046c:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800046e:	b13a      	cbz	r2, 8000480 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 8000470:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000474:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000476:	b91a      	cbnz	r2, 8000480 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000478:	4b1e      	ldr	r3, [pc, #120]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 800047a:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800047e:	6018      	str	r0, [r3, #0]

08000480 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000480:	491d      	ldr	r1, [pc, #116]	@ (80004f8 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 8000482:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000484:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000486:	b122      	cbz	r2, 8000492 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000488:	4b1c      	ldr	r3, [pc, #112]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 800048a:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800048e:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 8000490:	e008      	b.n	80004a4 <__tx_timer_done>

08000492 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 8000492:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000496:	4b1a      	ldr	r3, [pc, #104]	@ (8000500 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000498:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 800049a:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 800049c:	d101      	bne.n	80004a2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800049e:	4b19      	ldr	r3, [pc, #100]	@ (8000504 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80004a0:	6818      	ldr	r0, [r3, #0]

080004a2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80004a2:	6008      	str	r0, [r1, #0]

080004a4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80004a4:	4b13      	ldr	r3, [pc, #76]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80004a6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80004a8:	b912      	cbnz	r2, 80004b0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80004aa:	4914      	ldr	r1, [pc, #80]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004ac:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80004ae:	b1d0      	cbz	r0, 80004e6 <__tx_timer_nothing_expired>

080004b0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80004b0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80004b4:	4911      	ldr	r1, [pc, #68]	@ (80004fc <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80004b6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80004b8:	b108      	cbz	r0, 80004be <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80004ba:	f007 f8fb 	bl	80076b4 <_tx_timer_expiration_process>

080004be <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80004be:	4b0d      	ldr	r3, [pc, #52]	@ (80004f4 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 80004c0:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 80004c2:	b172      	cbz	r2, 80004e2 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 80004c4:	f007 f868 	bl	8007598 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004c8:	480f      	ldr	r0, [pc, #60]	@ (8000508 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 80004ca:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 80004cc:	b949      	cbnz	r1, 80004e2 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004ce:	480f      	ldr	r0, [pc, #60]	@ (800050c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 80004d0:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004d2:	4a0f      	ldr	r2, [pc, #60]	@ (8000510 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 80004d4:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004d6:	480f      	ldr	r0, [pc, #60]	@ (8000514 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 80004d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 80004dc:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 80004de:	d000      	beq.n	80004e2 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 80004e0:	6002      	str	r2, [r0, #0]

080004e2 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 80004e2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

080004e6 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 80004e6:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 80004ea:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80004ec:	2400425c 	.word	0x2400425c
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80004f0:	240047bc 	.word	0x240047bc
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80004f4:	24004260 	.word	0x24004260
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80004f8:	240042ec 	.word	0x240042ec
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80004fc:	240042f0 	.word	0x240042f0
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000500:	240042e8 	.word	0x240042e8
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000504:	240042e4 	.word	0x240042e4
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000508:	24004250 	.word	0x24004250
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800050c:	240041b8 	.word	0x240041b8
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000510:	240041bc 	.word	0x240041bc
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000514:	e000ed04 	.word	0xe000ed04

08000518 <__aeabi_uldivmod>:
 8000518:	b953      	cbnz	r3, 8000530 <__aeabi_uldivmod+0x18>
 800051a:	b94a      	cbnz	r2, 8000530 <__aeabi_uldivmod+0x18>
 800051c:	2900      	cmp	r1, #0
 800051e:	bf08      	it	eq
 8000520:	2800      	cmpeq	r0, #0
 8000522:	bf1c      	itt	ne
 8000524:	f04f 31ff 	movne.w	r1, #4294967295
 8000528:	f04f 30ff 	movne.w	r0, #4294967295
 800052c:	f000 b988 	b.w	8000840 <__aeabi_idiv0>
 8000530:	f1ad 0c08 	sub.w	ip, sp, #8
 8000534:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000538:	f000 f806 	bl	8000548 <__udivmoddi4>
 800053c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000540:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000544:	b004      	add	sp, #16
 8000546:	4770      	bx	lr

08000548 <__udivmoddi4>:
 8000548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800054c:	9d08      	ldr	r5, [sp, #32]
 800054e:	468e      	mov	lr, r1
 8000550:	4604      	mov	r4, r0
 8000552:	4688      	mov	r8, r1
 8000554:	2b00      	cmp	r3, #0
 8000556:	d14a      	bne.n	80005ee <__udivmoddi4+0xa6>
 8000558:	428a      	cmp	r2, r1
 800055a:	4617      	mov	r7, r2
 800055c:	d962      	bls.n	8000624 <__udivmoddi4+0xdc>
 800055e:	fab2 f682 	clz	r6, r2
 8000562:	b14e      	cbz	r6, 8000578 <__udivmoddi4+0x30>
 8000564:	f1c6 0320 	rsb	r3, r6, #32
 8000568:	fa01 f806 	lsl.w	r8, r1, r6
 800056c:	fa20 f303 	lsr.w	r3, r0, r3
 8000570:	40b7      	lsls	r7, r6
 8000572:	ea43 0808 	orr.w	r8, r3, r8
 8000576:	40b4      	lsls	r4, r6
 8000578:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800057c:	fa1f fc87 	uxth.w	ip, r7
 8000580:	fbb8 f1fe 	udiv	r1, r8, lr
 8000584:	0c23      	lsrs	r3, r4, #16
 8000586:	fb0e 8811 	mls	r8, lr, r1, r8
 800058a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800058e:	fb01 f20c 	mul.w	r2, r1, ip
 8000592:	429a      	cmp	r2, r3
 8000594:	d909      	bls.n	80005aa <__udivmoddi4+0x62>
 8000596:	18fb      	adds	r3, r7, r3
 8000598:	f101 30ff 	add.w	r0, r1, #4294967295
 800059c:	f080 80ea 	bcs.w	8000774 <__udivmoddi4+0x22c>
 80005a0:	429a      	cmp	r2, r3
 80005a2:	f240 80e7 	bls.w	8000774 <__udivmoddi4+0x22c>
 80005a6:	3902      	subs	r1, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	1a9a      	subs	r2, r3, r2
 80005ac:	b2a3      	uxth	r3, r4
 80005ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80005b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80005b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80005ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80005be:	459c      	cmp	ip, r3
 80005c0:	d909      	bls.n	80005d6 <__udivmoddi4+0x8e>
 80005c2:	18fb      	adds	r3, r7, r3
 80005c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80005c8:	f080 80d6 	bcs.w	8000778 <__udivmoddi4+0x230>
 80005cc:	459c      	cmp	ip, r3
 80005ce:	f240 80d3 	bls.w	8000778 <__udivmoddi4+0x230>
 80005d2:	443b      	add	r3, r7
 80005d4:	3802      	subs	r0, #2
 80005d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80005da:	eba3 030c 	sub.w	r3, r3, ip
 80005de:	2100      	movs	r1, #0
 80005e0:	b11d      	cbz	r5, 80005ea <__udivmoddi4+0xa2>
 80005e2:	40f3      	lsrs	r3, r6
 80005e4:	2200      	movs	r2, #0
 80005e6:	e9c5 3200 	strd	r3, r2, [r5]
 80005ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ee:	428b      	cmp	r3, r1
 80005f0:	d905      	bls.n	80005fe <__udivmoddi4+0xb6>
 80005f2:	b10d      	cbz	r5, 80005f8 <__udivmoddi4+0xb0>
 80005f4:	e9c5 0100 	strd	r0, r1, [r5]
 80005f8:	2100      	movs	r1, #0
 80005fa:	4608      	mov	r0, r1
 80005fc:	e7f5      	b.n	80005ea <__udivmoddi4+0xa2>
 80005fe:	fab3 f183 	clz	r1, r3
 8000602:	2900      	cmp	r1, #0
 8000604:	d146      	bne.n	8000694 <__udivmoddi4+0x14c>
 8000606:	4573      	cmp	r3, lr
 8000608:	d302      	bcc.n	8000610 <__udivmoddi4+0xc8>
 800060a:	4282      	cmp	r2, r0
 800060c:	f200 8105 	bhi.w	800081a <__udivmoddi4+0x2d2>
 8000610:	1a84      	subs	r4, r0, r2
 8000612:	eb6e 0203 	sbc.w	r2, lr, r3
 8000616:	2001      	movs	r0, #1
 8000618:	4690      	mov	r8, r2
 800061a:	2d00      	cmp	r5, #0
 800061c:	d0e5      	beq.n	80005ea <__udivmoddi4+0xa2>
 800061e:	e9c5 4800 	strd	r4, r8, [r5]
 8000622:	e7e2      	b.n	80005ea <__udivmoddi4+0xa2>
 8000624:	2a00      	cmp	r2, #0
 8000626:	f000 8090 	beq.w	800074a <__udivmoddi4+0x202>
 800062a:	fab2 f682 	clz	r6, r2
 800062e:	2e00      	cmp	r6, #0
 8000630:	f040 80a4 	bne.w	800077c <__udivmoddi4+0x234>
 8000634:	1a8a      	subs	r2, r1, r2
 8000636:	0c03      	lsrs	r3, r0, #16
 8000638:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800063c:	b280      	uxth	r0, r0
 800063e:	b2bc      	uxth	r4, r7
 8000640:	2101      	movs	r1, #1
 8000642:	fbb2 fcfe 	udiv	ip, r2, lr
 8000646:	fb0e 221c 	mls	r2, lr, ip, r2
 800064a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800064e:	fb04 f20c 	mul.w	r2, r4, ip
 8000652:	429a      	cmp	r2, r3
 8000654:	d907      	bls.n	8000666 <__udivmoddi4+0x11e>
 8000656:	18fb      	adds	r3, r7, r3
 8000658:	f10c 38ff 	add.w	r8, ip, #4294967295
 800065c:	d202      	bcs.n	8000664 <__udivmoddi4+0x11c>
 800065e:	429a      	cmp	r2, r3
 8000660:	f200 80e0 	bhi.w	8000824 <__udivmoddi4+0x2dc>
 8000664:	46c4      	mov	ip, r8
 8000666:	1a9b      	subs	r3, r3, r2
 8000668:	fbb3 f2fe 	udiv	r2, r3, lr
 800066c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000670:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000674:	fb02 f404 	mul.w	r4, r2, r4
 8000678:	429c      	cmp	r4, r3
 800067a:	d907      	bls.n	800068c <__udivmoddi4+0x144>
 800067c:	18fb      	adds	r3, r7, r3
 800067e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000682:	d202      	bcs.n	800068a <__udivmoddi4+0x142>
 8000684:	429c      	cmp	r4, r3
 8000686:	f200 80ca 	bhi.w	800081e <__udivmoddi4+0x2d6>
 800068a:	4602      	mov	r2, r0
 800068c:	1b1b      	subs	r3, r3, r4
 800068e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000692:	e7a5      	b.n	80005e0 <__udivmoddi4+0x98>
 8000694:	f1c1 0620 	rsb	r6, r1, #32
 8000698:	408b      	lsls	r3, r1
 800069a:	fa22 f706 	lsr.w	r7, r2, r6
 800069e:	431f      	orrs	r7, r3
 80006a0:	fa0e f401 	lsl.w	r4, lr, r1
 80006a4:	fa20 f306 	lsr.w	r3, r0, r6
 80006a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80006ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80006b0:	4323      	orrs	r3, r4
 80006b2:	fa00 f801 	lsl.w	r8, r0, r1
 80006b6:	fa1f fc87 	uxth.w	ip, r7
 80006ba:	fbbe f0f9 	udiv	r0, lr, r9
 80006be:	0c1c      	lsrs	r4, r3, #16
 80006c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80006c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80006c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80006cc:	45a6      	cmp	lr, r4
 80006ce:	fa02 f201 	lsl.w	r2, r2, r1
 80006d2:	d909      	bls.n	80006e8 <__udivmoddi4+0x1a0>
 80006d4:	193c      	adds	r4, r7, r4
 80006d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80006da:	f080 809c 	bcs.w	8000816 <__udivmoddi4+0x2ce>
 80006de:	45a6      	cmp	lr, r4
 80006e0:	f240 8099 	bls.w	8000816 <__udivmoddi4+0x2ce>
 80006e4:	3802      	subs	r0, #2
 80006e6:	443c      	add	r4, r7
 80006e8:	eba4 040e 	sub.w	r4, r4, lr
 80006ec:	fa1f fe83 	uxth.w	lr, r3
 80006f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80006f4:	fb09 4413 	mls	r4, r9, r3, r4
 80006f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80006fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000700:	45a4      	cmp	ip, r4
 8000702:	d908      	bls.n	8000716 <__udivmoddi4+0x1ce>
 8000704:	193c      	adds	r4, r7, r4
 8000706:	f103 3eff 	add.w	lr, r3, #4294967295
 800070a:	f080 8082 	bcs.w	8000812 <__udivmoddi4+0x2ca>
 800070e:	45a4      	cmp	ip, r4
 8000710:	d97f      	bls.n	8000812 <__udivmoddi4+0x2ca>
 8000712:	3b02      	subs	r3, #2
 8000714:	443c      	add	r4, r7
 8000716:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800071a:	eba4 040c 	sub.w	r4, r4, ip
 800071e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000722:	4564      	cmp	r4, ip
 8000724:	4673      	mov	r3, lr
 8000726:	46e1      	mov	r9, ip
 8000728:	d362      	bcc.n	80007f0 <__udivmoddi4+0x2a8>
 800072a:	d05f      	beq.n	80007ec <__udivmoddi4+0x2a4>
 800072c:	b15d      	cbz	r5, 8000746 <__udivmoddi4+0x1fe>
 800072e:	ebb8 0203 	subs.w	r2, r8, r3
 8000732:	eb64 0409 	sbc.w	r4, r4, r9
 8000736:	fa04 f606 	lsl.w	r6, r4, r6
 800073a:	fa22 f301 	lsr.w	r3, r2, r1
 800073e:	431e      	orrs	r6, r3
 8000740:	40cc      	lsrs	r4, r1
 8000742:	e9c5 6400 	strd	r6, r4, [r5]
 8000746:	2100      	movs	r1, #0
 8000748:	e74f      	b.n	80005ea <__udivmoddi4+0xa2>
 800074a:	fbb1 fcf2 	udiv	ip, r1, r2
 800074e:	0c01      	lsrs	r1, r0, #16
 8000750:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000754:	b280      	uxth	r0, r0
 8000756:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800075a:	463b      	mov	r3, r7
 800075c:	4638      	mov	r0, r7
 800075e:	463c      	mov	r4, r7
 8000760:	46b8      	mov	r8, r7
 8000762:	46be      	mov	lr, r7
 8000764:	2620      	movs	r6, #32
 8000766:	fbb1 f1f7 	udiv	r1, r1, r7
 800076a:	eba2 0208 	sub.w	r2, r2, r8
 800076e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000772:	e766      	b.n	8000642 <__udivmoddi4+0xfa>
 8000774:	4601      	mov	r1, r0
 8000776:	e718      	b.n	80005aa <__udivmoddi4+0x62>
 8000778:	4610      	mov	r0, r2
 800077a:	e72c      	b.n	80005d6 <__udivmoddi4+0x8e>
 800077c:	f1c6 0220 	rsb	r2, r6, #32
 8000780:	fa2e f302 	lsr.w	r3, lr, r2
 8000784:	40b7      	lsls	r7, r6
 8000786:	40b1      	lsls	r1, r6
 8000788:	fa20 f202 	lsr.w	r2, r0, r2
 800078c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000790:	430a      	orrs	r2, r1
 8000792:	fbb3 f8fe 	udiv	r8, r3, lr
 8000796:	b2bc      	uxth	r4, r7
 8000798:	fb0e 3318 	mls	r3, lr, r8, r3
 800079c:	0c11      	lsrs	r1, r2, #16
 800079e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007a2:	fb08 f904 	mul.w	r9, r8, r4
 80007a6:	40b0      	lsls	r0, r6
 80007a8:	4589      	cmp	r9, r1
 80007aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80007ae:	b280      	uxth	r0, r0
 80007b0:	d93e      	bls.n	8000830 <__udivmoddi4+0x2e8>
 80007b2:	1879      	adds	r1, r7, r1
 80007b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80007b8:	d201      	bcs.n	80007be <__udivmoddi4+0x276>
 80007ba:	4589      	cmp	r9, r1
 80007bc:	d81f      	bhi.n	80007fe <__udivmoddi4+0x2b6>
 80007be:	eba1 0109 	sub.w	r1, r1, r9
 80007c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80007c6:	fb09 f804 	mul.w	r8, r9, r4
 80007ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80007ce:	b292      	uxth	r2, r2
 80007d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80007d4:	4542      	cmp	r2, r8
 80007d6:	d229      	bcs.n	800082c <__udivmoddi4+0x2e4>
 80007d8:	18ba      	adds	r2, r7, r2
 80007da:	f109 31ff 	add.w	r1, r9, #4294967295
 80007de:	d2c4      	bcs.n	800076a <__udivmoddi4+0x222>
 80007e0:	4542      	cmp	r2, r8
 80007e2:	d2c2      	bcs.n	800076a <__udivmoddi4+0x222>
 80007e4:	f1a9 0102 	sub.w	r1, r9, #2
 80007e8:	443a      	add	r2, r7
 80007ea:	e7be      	b.n	800076a <__udivmoddi4+0x222>
 80007ec:	45f0      	cmp	r8, lr
 80007ee:	d29d      	bcs.n	800072c <__udivmoddi4+0x1e4>
 80007f0:	ebbe 0302 	subs.w	r3, lr, r2
 80007f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80007f8:	3801      	subs	r0, #1
 80007fa:	46e1      	mov	r9, ip
 80007fc:	e796      	b.n	800072c <__udivmoddi4+0x1e4>
 80007fe:	eba7 0909 	sub.w	r9, r7, r9
 8000802:	4449      	add	r1, r9
 8000804:	f1a8 0c02 	sub.w	ip, r8, #2
 8000808:	fbb1 f9fe 	udiv	r9, r1, lr
 800080c:	fb09 f804 	mul.w	r8, r9, r4
 8000810:	e7db      	b.n	80007ca <__udivmoddi4+0x282>
 8000812:	4673      	mov	r3, lr
 8000814:	e77f      	b.n	8000716 <__udivmoddi4+0x1ce>
 8000816:	4650      	mov	r0, sl
 8000818:	e766      	b.n	80006e8 <__udivmoddi4+0x1a0>
 800081a:	4608      	mov	r0, r1
 800081c:	e6fd      	b.n	800061a <__udivmoddi4+0xd2>
 800081e:	443b      	add	r3, r7
 8000820:	3a02      	subs	r2, #2
 8000822:	e733      	b.n	800068c <__udivmoddi4+0x144>
 8000824:	f1ac 0c02 	sub.w	ip, ip, #2
 8000828:	443b      	add	r3, r7
 800082a:	e71c      	b.n	8000666 <__udivmoddi4+0x11e>
 800082c:	4649      	mov	r1, r9
 800082e:	e79c      	b.n	800076a <__udivmoddi4+0x222>
 8000830:	eba1 0109 	sub.w	r1, r1, r9
 8000834:	46c4      	mov	ip, r8
 8000836:	fbb1 f9fe 	udiv	r9, r1, lr
 800083a:	fb09 f804 	mul.w	r8, r9, r4
 800083e:	e7c4      	b.n	80007ca <__udivmoddi4+0x282>

08000840 <__aeabi_idiv0>:
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop

08000844 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b086      	sub	sp, #24
 8000848:	af02      	add	r7, sp, #8
 800084a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000850:	2334      	movs	r3, #52	@ 0x34
 8000852:	9300      	str	r3, [sp, #0]
 8000854:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000858:	4a16      	ldr	r2, [pc, #88]	@ (80008b4 <tx_application_define+0x70>)
 800085a:	4917      	ldr	r1, [pc, #92]	@ (80008b8 <tx_application_define+0x74>)
 800085c:	4817      	ldr	r0, [pc, #92]	@ (80008bc <tx_application_define+0x78>)
 800085e:	f007 f95f 	bl	8007b20 <_txe_byte_pool_create>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d10a      	bne.n	800087e <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000868:	4b14      	ldr	r3, [pc, #80]	@ (80008bc <tx_application_define+0x78>)
 800086a:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 800086c:	68b8      	ldr	r0, [r7, #8]
 800086e:	f000 f913 	bl	8000a98 <App_ThreadX_Init>
 8000872:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000874:	68fb      	ldr	r3, [r7, #12]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 800087a:	bf00      	nop
 800087c:	e7fd      	b.n	800087a <tx_application_define+0x36>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&nx_app_byte_pool, "Nx App memory pool", nx_byte_pool_buffer, NX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800087e:	2334      	movs	r3, #52	@ 0x34
 8000880:	9300      	str	r3, [sp, #0]
 8000882:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000886:	4a0e      	ldr	r2, [pc, #56]	@ (80008c0 <tx_application_define+0x7c>)
 8000888:	490e      	ldr	r1, [pc, #56]	@ (80008c4 <tx_application_define+0x80>)
 800088a:	480f      	ldr	r0, [pc, #60]	@ (80008c8 <tx_application_define+0x84>)
 800088c:	f007 f948 	bl	8007b20 <_txe_byte_pool_create>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d10a      	bne.n	80008ac <tx_application_define+0x68>
  {
    /* USER CODE BEGIN NX_Byte_Pool_Success */

    /* USER CODE END NX_Byte_Pool_Success */

    memory_ptr = (VOID *)&nx_app_byte_pool;
 8000896:	4b0c      	ldr	r3, [pc, #48]	@ (80008c8 <tx_application_define+0x84>)
 8000898:	60bb      	str	r3, [r7, #8]
    status = MX_NetXDuo_Init(memory_ptr);
 800089a:	68b8      	ldr	r0, [r7, #8]
 800089c:	f007 fad2 	bl	8007e44 <MX_NetXDuo_Init>
 80008a0:	60f8      	str	r0, [r7, #12]
    if (status != NX_SUCCESS)
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <tx_application_define+0x68>
    {
      /* USER CODE BEGIN  MX_NetXDuo_Init_Error */
      while(1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <tx_application_define+0x64>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 80008ac:	bf00      	nop
 80008ae:	3710      	adds	r7, #16
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	2400014c 	.word	0x2400014c
 80008b8:	080087d4 	.word	0x080087d4
 80008bc:	2400054c 	.word	0x2400054c
 80008c0:	24000580 	.word	0x24000580
 80008c4:	080087e8 	.word	0x080087e8
 80008c8:	24003580 	.word	0x24003580

080008cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80008d0:	4b49      	ldr	r3, [pc, #292]	@ (80009f8 <SystemInit+0x12c>)
 80008d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008d6:	4a48      	ldr	r2, [pc, #288]	@ (80009f8 <SystemInit+0x12c>)
 80008d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80008e0:	4b45      	ldr	r3, [pc, #276]	@ (80009f8 <SystemInit+0x12c>)
 80008e2:	691b      	ldr	r3, [r3, #16]
 80008e4:	4a44      	ldr	r2, [pc, #272]	@ (80009f8 <SystemInit+0x12c>)
 80008e6:	f043 0310 	orr.w	r3, r3, #16
 80008ea:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80008ec:	4b43      	ldr	r3, [pc, #268]	@ (80009fc <SystemInit+0x130>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f003 030f 	and.w	r3, r3, #15
 80008f4:	2b06      	cmp	r3, #6
 80008f6:	d807      	bhi.n	8000908 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80008f8:	4b40      	ldr	r3, [pc, #256]	@ (80009fc <SystemInit+0x130>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f023 030f 	bic.w	r3, r3, #15
 8000900:	4a3e      	ldr	r2, [pc, #248]	@ (80009fc <SystemInit+0x130>)
 8000902:	f043 0307 	orr.w	r3, r3, #7
 8000906:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000908:	4b3d      	ldr	r3, [pc, #244]	@ (8000a00 <SystemInit+0x134>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a3c      	ldr	r2, [pc, #240]	@ (8000a00 <SystemInit+0x134>)
 800090e:	f043 0301 	orr.w	r3, r3, #1
 8000912:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000914:	4b3a      	ldr	r3, [pc, #232]	@ (8000a00 <SystemInit+0x134>)
 8000916:	2200      	movs	r2, #0
 8000918:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800091a:	4b39      	ldr	r3, [pc, #228]	@ (8000a00 <SystemInit+0x134>)
 800091c:	681a      	ldr	r2, [r3, #0]
 800091e:	4938      	ldr	r1, [pc, #224]	@ (8000a00 <SystemInit+0x134>)
 8000920:	4b38      	ldr	r3, [pc, #224]	@ (8000a04 <SystemInit+0x138>)
 8000922:	4013      	ands	r3, r2
 8000924:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000926:	4b35      	ldr	r3, [pc, #212]	@ (80009fc <SystemInit+0x130>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f003 0308 	and.w	r3, r3, #8
 800092e:	2b00      	cmp	r3, #0
 8000930:	d007      	beq.n	8000942 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000932:	4b32      	ldr	r3, [pc, #200]	@ (80009fc <SystemInit+0x130>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	f023 030f 	bic.w	r3, r3, #15
 800093a:	4a30      	ldr	r2, [pc, #192]	@ (80009fc <SystemInit+0x130>)
 800093c:	f043 0307 	orr.w	r3, r3, #7
 8000940:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000942:	4b2f      	ldr	r3, [pc, #188]	@ (8000a00 <SystemInit+0x134>)
 8000944:	2200      	movs	r2, #0
 8000946:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000948:	4b2d      	ldr	r3, [pc, #180]	@ (8000a00 <SystemInit+0x134>)
 800094a:	2200      	movs	r2, #0
 800094c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800094e:	4b2c      	ldr	r3, [pc, #176]	@ (8000a00 <SystemInit+0x134>)
 8000950:	2200      	movs	r2, #0
 8000952:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000954:	4b2a      	ldr	r3, [pc, #168]	@ (8000a00 <SystemInit+0x134>)
 8000956:	4a2c      	ldr	r2, [pc, #176]	@ (8000a08 <SystemInit+0x13c>)
 8000958:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800095a:	4b29      	ldr	r3, [pc, #164]	@ (8000a00 <SystemInit+0x134>)
 800095c:	4a2b      	ldr	r2, [pc, #172]	@ (8000a0c <SystemInit+0x140>)
 800095e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000960:	4b27      	ldr	r3, [pc, #156]	@ (8000a00 <SystemInit+0x134>)
 8000962:	4a2b      	ldr	r2, [pc, #172]	@ (8000a10 <SystemInit+0x144>)
 8000964:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000966:	4b26      	ldr	r3, [pc, #152]	@ (8000a00 <SystemInit+0x134>)
 8000968:	2200      	movs	r2, #0
 800096a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800096c:	4b24      	ldr	r3, [pc, #144]	@ (8000a00 <SystemInit+0x134>)
 800096e:	4a28      	ldr	r2, [pc, #160]	@ (8000a10 <SystemInit+0x144>)
 8000970:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000972:	4b23      	ldr	r3, [pc, #140]	@ (8000a00 <SystemInit+0x134>)
 8000974:	2200      	movs	r2, #0
 8000976:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000978:	4b21      	ldr	r3, [pc, #132]	@ (8000a00 <SystemInit+0x134>)
 800097a:	4a25      	ldr	r2, [pc, #148]	@ (8000a10 <SystemInit+0x144>)
 800097c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800097e:	4b20      	ldr	r3, [pc, #128]	@ (8000a00 <SystemInit+0x134>)
 8000980:	2200      	movs	r2, #0
 8000982:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000984:	4b1e      	ldr	r3, [pc, #120]	@ (8000a00 <SystemInit+0x134>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4a1d      	ldr	r2, [pc, #116]	@ (8000a00 <SystemInit+0x134>)
 800098a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800098e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000990:	4b1b      	ldr	r3, [pc, #108]	@ (8000a00 <SystemInit+0x134>)
 8000992:	2200      	movs	r2, #0
 8000994:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000996:	4b1f      	ldr	r3, [pc, #124]	@ (8000a14 <SystemInit+0x148>)
 8000998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800099a:	4a1e      	ldr	r2, [pc, #120]	@ (8000a14 <SystemInit+0x148>)
 800099c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009a0:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80009a2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a18 <SystemInit+0x14c>)
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a1c <SystemInit+0x150>)
 80009a8:	4013      	ands	r3, r2
 80009aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80009ae:	d202      	bcs.n	80009b6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80009b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a20 <SystemInit+0x154>)
 80009b2:	2201      	movs	r2, #1
 80009b4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80009b6:	4b12      	ldr	r3, [pc, #72]	@ (8000a00 <SystemInit+0x134>)
 80009b8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d113      	bne.n	80009ec <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80009c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <SystemInit+0x134>)
 80009c6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009ca:	4a0d      	ldr	r2, [pc, #52]	@ (8000a00 <SystemInit+0x134>)
 80009cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80009d0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80009d4:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <SystemInit+0x158>)
 80009d6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80009da:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80009dc:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <SystemInit+0x134>)
 80009de:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80009e2:	4a07      	ldr	r2, [pc, #28]	@ (8000a00 <SystemInit+0x134>)
 80009e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80009e8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80009ec:	bf00      	nop
 80009ee:	46bd      	mov	sp, r7
 80009f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	e000ed00 	.word	0xe000ed00
 80009fc:	52002000 	.word	0x52002000
 8000a00:	58024400 	.word	0x58024400
 8000a04:	eaf6ed7f 	.word	0xeaf6ed7f
 8000a08:	02020200 	.word	0x02020200
 8000a0c:	01ff0000 	.word	0x01ff0000
 8000a10:	01010280 	.word	0x01010280
 8000a14:	580000c0 	.word	0x580000c0
 8000a18:	5c001000 	.word	0x5c001000
 8000a1c:	ffff0000 	.word	0xffff0000
 8000a20:	51008108 	.word	0x51008108
 8000a24:	52004000 	.word	0x52004000

08000a28 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000a2c:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <ExitRun0Mode+0x2c>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	4a08      	ldr	r2, [pc, #32]	@ (8000a54 <ExitRun0Mode+0x2c>)
 8000a32:	f023 0302 	bic.w	r3, r3, #2
 8000a36:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000a38:	bf00      	nop
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <ExitRun0Mode+0x2c>)
 8000a3c:	685b      	ldr	r3, [r3, #4]
 8000a3e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d0f9      	beq.n	8000a3a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000a46:	bf00      	nop
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop
 8000a54:	58024800 	.word	0x58024800

08000a58 <_write>:
/* USER CODE BEGIN PFP */
void MX_GPIO_Init(void);
VOID LD1_thread_entry(ULONG initial_input);
VOID LD2_thread_entry(ULONG initial_input);
int _write(int file, char *ptr, int len)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	60f8      	str	r0, [r7, #12]
 8000a60:	60b9      	str	r1, [r7, #8]
 8000a62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8000a64:	2300      	movs	r3, #0
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	e00a      	b.n	8000a80 <_write+0x28>
	{
		HAL_UART_Transmit(&huart2, (uint8_t *)ptr++, 1, 100);
 8000a6a:	68b9      	ldr	r1, [r7, #8]
 8000a6c:	1c4b      	adds	r3, r1, #1
 8000a6e:	60bb      	str	r3, [r7, #8]
 8000a70:	2364      	movs	r3, #100	@ 0x64
 8000a72:	2201      	movs	r2, #1
 8000a74:	4807      	ldr	r0, [pc, #28]	@ (8000a94 <_write+0x3c>)
 8000a76:	f004 ff21 	bl	80058bc <HAL_UART_Transmit>
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	697a      	ldr	r2, [r7, #20]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	dbf0      	blt.n	8000a6a <_write+0x12>
	}
	return len;
 8000a88:	687b      	ldr	r3, [r7, #4]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3718      	adds	r7, #24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	240035b4 	.word	0x240035b4

08000a98 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08c      	sub	sp, #48	@ 0x30
 8000a9c:	af08      	add	r7, sp, #32
 8000a9e:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
  tx_thread_create(&thread_ptr1,"LD1_thread",LD1_thread_entry,0x1234,thread_stack1,THREAD_STACK_SIZE,15,15,1,TX_AUTO_START);
 8000aa4:	23b0      	movs	r3, #176	@ 0xb0
 8000aa6:	9306      	str	r3, [sp, #24]
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	9305      	str	r3, [sp, #20]
 8000aac:	2301      	movs	r3, #1
 8000aae:	9304      	str	r3, [sp, #16]
 8000ab0:	230f      	movs	r3, #15
 8000ab2:	9303      	str	r3, [sp, #12]
 8000ab4:	230f      	movs	r3, #15
 8000ab6:	9302      	str	r3, [sp, #8]
 8000ab8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000abc:	9301      	str	r3, [sp, #4]
 8000abe:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <App_ThreadX_Init+0x70>)
 8000ac0:	9300      	str	r3, [sp, #0]
 8000ac2:	f241 2334 	movw	r3, #4660	@ 0x1234
 8000ac6:	4a11      	ldr	r2, [pc, #68]	@ (8000b0c <App_ThreadX_Init+0x74>)
 8000ac8:	4911      	ldr	r1, [pc, #68]	@ (8000b10 <App_ThreadX_Init+0x78>)
 8000aca:	4812      	ldr	r0, [pc, #72]	@ (8000b14 <App_ThreadX_Init+0x7c>)
 8000acc:	f007 f8c8 	bl	8007c60 <_txe_thread_create>
  tx_thread_create(&thread_ptr2,"LD2_thread",LD2_thread_entry,0x1234,thread_stack2,THREAD_STACK_SIZE,15,15,1,TX_AUTO_START);
 8000ad0:	23b0      	movs	r3, #176	@ 0xb0
 8000ad2:	9306      	str	r3, [sp, #24]
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	9305      	str	r3, [sp, #20]
 8000ad8:	2301      	movs	r3, #1
 8000ada:	9304      	str	r3, [sp, #16]
 8000adc:	230f      	movs	r3, #15
 8000ade:	9303      	str	r3, [sp, #12]
 8000ae0:	230f      	movs	r3, #15
 8000ae2:	9302      	str	r3, [sp, #8]
 8000ae4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ae8:	9301      	str	r3, [sp, #4]
 8000aea:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <App_ThreadX_Init+0x80>)
 8000aec:	9300      	str	r3, [sp, #0]
 8000aee:	f241 2334 	movw	r3, #4660	@ 0x1234
 8000af2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b1c <App_ThreadX_Init+0x84>)
 8000af4:	490a      	ldr	r1, [pc, #40]	@ (8000b20 <App_ThreadX_Init+0x88>)
 8000af6:	480b      	ldr	r0, [pc, #44]	@ (8000b24 <App_ThreadX_Init+0x8c>)
 8000af8:	f007 f8b2 	bl	8007c60 <_txe_thread_create>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000afc:	68fb      	ldr	r3, [r7, #12]
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3710      	adds	r7, #16
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	24003648 	.word	0x24003648
 8000b0c:	08000b39 	.word	0x08000b39
 8000b10:	080087fc 	.word	0x080087fc
 8000b14:	24003a48 	.word	0x24003a48
 8000b18:	24003af8 	.word	0x24003af8
 8000b1c:	08000b65 	.word	0x08000b65
 8000b20:	08008808 	.word	0x08008808
 8000b24:	24003ef8 	.word	0x24003ef8

08000b28 <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */
  MX_GPIO_Init();          //  Must happen before scheduler
 8000b2c:	f000 f82e 	bl	8000b8c <MX_GPIO_Init>
  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000b30:	f006 f8b8 	bl	8006ca4 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000b34:	bf00      	nop
 8000b36:	bd80      	pop	{r7, pc}

08000b38 <LD1_thread_entry>:

/* USER CODE BEGIN 2 */
VOID LD1_thread_entry (ULONG initial_input){
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	while(1){
		HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_13);
 8000b40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b44:	4805      	ldr	r0, [pc, #20]	@ (8000b5c <LD1_thread_entry+0x24>)
 8000b46:	f001 fcab 	bl	80024a0 <HAL_GPIO_TogglePin>
		printf("This is thread 1\r\n");
 8000b4a:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <LD1_thread_entry+0x28>)
 8000b4c:	f007 faa2 	bl	8008094 <puts>
		tx_thread_sleep(100);
 8000b50:	2064      	movs	r0, #100	@ 0x64
 8000b52:	f006 fa4f 	bl	8006ff4 <_tx_thread_sleep>
		HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_13);
 8000b56:	bf00      	nop
 8000b58:	e7f2      	b.n	8000b40 <LD1_thread_entry+0x8>
 8000b5a:	bf00      	nop
 8000b5c:	58022000 	.word	0x58022000
 8000b60:	08008814 	.word	0x08008814

08000b64 <LD2_thread_entry>:
	}
}

VOID LD2_thread_entry (ULONG initial_input){
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b082      	sub	sp, #8
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
	while(1){
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_3);
 8000b6c:	2108      	movs	r1, #8
 8000b6e:	4805      	ldr	r0, [pc, #20]	@ (8000b84 <LD2_thread_entry+0x20>)
 8000b70:	f001 fc96 	bl	80024a0 <HAL_GPIO_TogglePin>
		printf("This is thread 2\r\n");
 8000b74:	4804      	ldr	r0, [pc, #16]	@ (8000b88 <LD2_thread_entry+0x24>)
 8000b76:	f007 fa8d 	bl	8008094 <puts>
		tx_thread_sleep(200);
 8000b7a:	20c8      	movs	r0, #200	@ 0xc8
 8000b7c:	f006 fa3a 	bl	8006ff4 <_tx_thread_sleep>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_3);
 8000b80:	bf00      	nop
 8000b82:	e7f3      	b.n	8000b6c <LD2_thread_entry+0x8>
 8000b84:	58020c00 	.word	0x58020c00
 8000b88:	08008828 	.word	0x08008828

08000b8c <MX_GPIO_Init>:
	}
}

void MX_GPIO_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b088      	sub	sp, #32
 8000b90:	af00      	add	r7, sp, #0
  // Enable GPIO port clocks
  __HAL_RCC_GPIOI_CLK_ENABLE();  // LD6
 8000b92:	4b20      	ldr	r3, [pc, #128]	@ (8000c14 <MX_GPIO_Init+0x88>)
 8000b94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b98:	4a1e      	ldr	r2, [pc, #120]	@ (8000c14 <MX_GPIO_Init+0x88>)
 8000b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c14 <MX_GPIO_Init+0x88>)
 8000ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000bac:	60bb      	str	r3, [r7, #8]
 8000bae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();  // LD8
 8000bb0:	4b18      	ldr	r3, [pc, #96]	@ (8000c14 <MX_GPIO_Init+0x88>)
 8000bb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb6:	4a17      	ldr	r2, [pc, #92]	@ (8000c14 <MX_GPIO_Init+0x88>)
 8000bb8:	f043 0308 	orr.w	r3, r3, #8
 8000bbc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bc0:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <MX_GPIO_Init+0x88>)
 8000bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc6:	f003 0308 	and.w	r3, r3, #8
 8000bca:	607b      	str	r3, [r7, #4]
 8000bcc:	687b      	ldr	r3, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bce:	f107 030c 	add.w	r3, r7, #12
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]
 8000bd8:	609a      	str	r2, [r3, #8]
 8000bda:	60da      	str	r2, [r3, #12]
 8000bdc:	611a      	str	r2, [r3, #16]

  // Configure LD6 (PI13)
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000bde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be4:	2301      	movs	r3, #1
 8000be6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be8:	2300      	movs	r3, #0
 8000bea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bec:	2300      	movs	r3, #0
 8000bee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000bf0:	f107 030c 	add.w	r3, r7, #12
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	4808      	ldr	r0, [pc, #32]	@ (8000c18 <MX_GPIO_Init+0x8c>)
 8000bf8:	f001 faa2 	bl	8002140 <HAL_GPIO_Init>

  // Configure LD8 (PD3)
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000bfc:	2308      	movs	r3, #8
 8000bfe:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c00:	f107 030c 	add.w	r3, r7, #12
 8000c04:	4619      	mov	r1, r3
 8000c06:	4805      	ldr	r0, [pc, #20]	@ (8000c1c <MX_GPIO_Init+0x90>)
 8000c08:	f001 fa9a 	bl	8002140 <HAL_GPIO_Init>
}
 8000c0c:	bf00      	nop
 8000c0e:	3720      	adds	r7, #32
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	58024400 	.word	0x58024400
 8000c18:	58022000 	.word	0x58022000
 8000c1c:	58020c00 	.word	0x58020c00

08000c20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000c26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c2a:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000c2c:	bf00      	nop
 8000c2e:	4b24      	ldr	r3, [pc, #144]	@ (8000cc0 <main+0xa0>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d004      	beq.n	8000c44 <main+0x24>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	1e5a      	subs	r2, r3, #1
 8000c3e:	607a      	str	r2, [r7, #4]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	dcf4      	bgt.n	8000c2e <main+0xe>
  if ( timeout < 0 )
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	da01      	bge.n	8000c4e <main+0x2e>
  {
  Error_Handler();
 8000c4a:	f000 f9d9 	bl	8001000 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c4e:	f000 fce7 	bl	8001620 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c52:	f000 f837 	bl	8000cc4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000c56:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc0 <main+0xa0>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5c:	4a18      	ldr	r2, [pc, #96]	@ (8000cc0 <main+0xa0>)
 8000c5e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c66:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <main+0xa0>)
 8000c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c70:	603b      	str	r3, [r7, #0]
 8000c72:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000c74:	2000      	movs	r0, #0
 8000c76:	f001 fc2d 	bl	80024d4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	2000      	movs	r0, #0
 8000c7e:	f001 fc43 	bl	8002508 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000c82:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c86:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000c88:	bf00      	nop
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000cc0 <main+0xa0>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d104      	bne.n	8000ca0 <main+0x80>
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	1e5a      	subs	r2, r3, #1
 8000c9a:	607a      	str	r2, [r7, #4]
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	dcf4      	bgt.n	8000c8a <main+0x6a>
if ( timeout < 0 )
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	da01      	bge.n	8000caa <main+0x8a>
{
Error_Handler();
 8000ca6:	f000 f9ab 	bl	8001000 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000caa:	f000 f923 	bl	8000ef4 <MX_GPIO_Init>
  MX_ETH_Init();
 8000cae:	f000 f889 	bl	8000dc4 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000cb2:	f000 f8d3 	bl	8000e5c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_ThreadX_Init();
 8000cb6:	f7ff ff37 	bl	8000b28 <MX_ThreadX_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cba:	bf00      	nop
 8000cbc:	e7fd      	b.n	8000cba <main+0x9a>
 8000cbe:	bf00      	nop
 8000cc0:	58024400 	.word	0x58024400

08000cc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b09c      	sub	sp, #112	@ 0x70
 8000cc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cce:	224c      	movs	r2, #76	@ 0x4c
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f007 fabe 	bl	8008254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cd8:	1d3b      	adds	r3, r7, #4
 8000cda:	2220      	movs	r2, #32
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f007 fab8 	bl	8008254 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000ce4:	2004      	movs	r0, #4
 8000ce6:	f001 fc23 	bl	8002530 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cea:	2300      	movs	r3, #0
 8000cec:	603b      	str	r3, [r7, #0]
 8000cee:	4b33      	ldr	r3, [pc, #204]	@ (8000dbc <SystemClock_Config+0xf8>)
 8000cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cf2:	4a32      	ldr	r2, [pc, #200]	@ (8000dbc <SystemClock_Config+0xf8>)
 8000cf4:	f023 0301 	bic.w	r3, r3, #1
 8000cf8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000cfa:	4b30      	ldr	r3, [pc, #192]	@ (8000dbc <SystemClock_Config+0xf8>)
 8000cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	4b2e      	ldr	r3, [pc, #184]	@ (8000dc0 <SystemClock_Config+0xfc>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d0c:	4a2c      	ldr	r2, [pc, #176]	@ (8000dc0 <SystemClock_Config+0xfc>)
 8000d0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d12:	6193      	str	r3, [r2, #24]
 8000d14:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc0 <SystemClock_Config+0xfc>)
 8000d16:	699b      	ldr	r3, [r3, #24]
 8000d18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d1c:	603b      	str	r3, [r7, #0]
 8000d1e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d20:	bf00      	nop
 8000d22:	4b27      	ldr	r3, [pc, #156]	@ (8000dc0 <SystemClock_Config+0xfc>)
 8000d24:	699b      	ldr	r3, [r3, #24]
 8000d26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d2e:	d1f8      	bne.n	8000d22 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000d30:	2303      	movs	r3, #3
 8000d32:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000d34:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000d38:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d3e:	2340      	movs	r3, #64	@ 0x40
 8000d40:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d42:	2302      	movs	r3, #2
 8000d44:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d46:	2302      	movs	r3, #2
 8000d48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 23;
 8000d4a:	2317      	movs	r3, #23
 8000d4c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 177;
 8000d4e:	23b1      	movs	r3, #177	@ 0xb1
 8000d50:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d52:	2302      	movs	r3, #2
 8000d54:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d56:	2304      	movs	r3, #4
 8000d58:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 4;
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000d62:	2300      	movs	r3, #0
 8000d64:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d66:	2300      	movs	r3, #0
 8000d68:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d6a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f001 fc38 	bl	80025e4 <HAL_RCC_OscConfig>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000d7a:	f000 f941 	bl	8001000 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d7e:	233f      	movs	r3, #63	@ 0x3f
 8000d80:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000d9e:	1d3b      	adds	r3, r7, #4
 8000da0:	2101      	movs	r1, #1
 8000da2:	4618      	mov	r0, r3
 8000da4:	f002 f878 	bl	8002e98 <HAL_RCC_ClockConfig>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000dae:	f000 f927 	bl	8001000 <Error_Handler>
  }
}
 8000db2:	bf00      	nop
 8000db4:	3770      	adds	r7, #112	@ 0x70
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	58000400 	.word	0x58000400
 8000dc0:	58024800 	.word	0x58024800

08000dc4 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e44 <MX_ETH_Init+0x80>)
 8000dca:	4a1f      	ldr	r2, [pc, #124]	@ (8000e48 <MX_ETH_Init+0x84>)
 8000dcc:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000dce:	4b1f      	ldr	r3, [pc, #124]	@ (8000e4c <MX_ETH_Init+0x88>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e4c <MX_ETH_Init+0x88>)
 8000dd6:	2280      	movs	r2, #128	@ 0x80
 8000dd8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000dda:	4b1c      	ldr	r3, [pc, #112]	@ (8000e4c <MX_ETH_Init+0x88>)
 8000ddc:	22e1      	movs	r2, #225	@ 0xe1
 8000dde:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000de0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <MX_ETH_Init+0x88>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000de6:	4b19      	ldr	r3, [pc, #100]	@ (8000e4c <MX_ETH_Init+0x88>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000dec:	4b17      	ldr	r3, [pc, #92]	@ (8000e4c <MX_ETH_Init+0x88>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000df2:	4b14      	ldr	r3, [pc, #80]	@ (8000e44 <MX_ETH_Init+0x80>)
 8000df4:	4a15      	ldr	r2, [pc, #84]	@ (8000e4c <MX_ETH_Init+0x88>)
 8000df6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000df8:	4b12      	ldr	r3, [pc, #72]	@ (8000e44 <MX_ETH_Init+0x80>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000dfe:	4b11      	ldr	r3, [pc, #68]	@ (8000e44 <MX_ETH_Init+0x80>)
 8000e00:	4a13      	ldr	r2, [pc, #76]	@ (8000e50 <MX_ETH_Init+0x8c>)
 8000e02:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000e04:	4b0f      	ldr	r3, [pc, #60]	@ (8000e44 <MX_ETH_Init+0x80>)
 8000e06:	4a13      	ldr	r2, [pc, #76]	@ (8000e54 <MX_ETH_Init+0x90>)
 8000e08:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e44 <MX_ETH_Init+0x80>)
 8000e0c:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8000e10:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000e12:	480c      	ldr	r0, [pc, #48]	@ (8000e44 <MX_ETH_Init+0x80>)
 8000e14:	f000 fd60 	bl	80018d8 <HAL_ETH_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000e1e:	f000 f8ef 	bl	8001000 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000e22:	2238      	movs	r2, #56	@ 0x38
 8000e24:	2100      	movs	r1, #0
 8000e26:	480c      	ldr	r0, [pc, #48]	@ (8000e58 <MX_ETH_Init+0x94>)
 8000e28:	f007 fa14 	bl	8008254 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <MX_ETH_Init+0x94>)
 8000e2e:	2221      	movs	r2, #33	@ 0x21
 8000e30:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000e32:	4b09      	ldr	r3, [pc, #36]	@ (8000e58 <MX_ETH_Init+0x94>)
 8000e34:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000e38:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000e3a:	4b07      	ldr	r3, [pc, #28]	@ (8000e58 <MX_ETH_Init+0x94>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000e40:	bf00      	nop
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	24003fe0 	.word	0x24003fe0
 8000e48:	40028000 	.word	0x40028000
 8000e4c:	24004124 	.word	0x24004124
 8000e50:	240000d0 	.word	0x240000d0
 8000e54:	24000070 	.word	0x24000070
 8000e58:	24003fa8 	.word	0x24003fa8

08000e5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000e60:	4b22      	ldr	r3, [pc, #136]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e62:	4a23      	ldr	r2, [pc, #140]	@ (8000ef0 <MX_USART3_UART_Init+0x94>)
 8000e64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000e66:	4b21      	ldr	r3, [pc, #132]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000e6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000e74:	4b1d      	ldr	r3, [pc, #116]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000e80:	4b1a      	ldr	r3, [pc, #104]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e82:	220c      	movs	r2, #12
 8000e84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e86:	4b19      	ldr	r3, [pc, #100]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e8c:	4b17      	ldr	r3, [pc, #92]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e92:	4b16      	ldr	r3, [pc, #88]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e98:	4b14      	ldr	r3, [pc, #80]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e9e:	4b13      	ldr	r3, [pc, #76]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ea4:	4811      	ldr	r0, [pc, #68]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000ea6:	f004 fcb9 	bl	800581c <HAL_UART_Init>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000eb0:	f000 f8a6 	bl	8001000 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	480d      	ldr	r0, [pc, #52]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000eb8:	f005 fd4f 	bl	800695a <HAL_UARTEx_SetTxFifoThreshold>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000ec2:	f000 f89d 	bl	8001000 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	4808      	ldr	r0, [pc, #32]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000eca:	f005 fd84 	bl	80069d6 <HAL_UARTEx_SetRxFifoThreshold>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ed4:	f000 f894 	bl	8001000 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000ed8:	4804      	ldr	r0, [pc, #16]	@ (8000eec <MX_USART3_UART_Init+0x90>)
 8000eda:	f005 fd05 	bl	80068e8 <HAL_UARTEx_DisableFifoMode>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d001      	beq.n	8000ee8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000ee4:	f000 f88c 	bl	8001000 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	24004090 	.word	0x24004090
 8000ef0:	40004800 	.word	0x40004800

08000ef4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b089      	sub	sp, #36	@ 0x24
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000efa:	4b37      	ldr	r3, [pc, #220]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000efc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f00:	4a35      	ldr	r2, [pc, #212]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0a:	4b33      	ldr	r3, [pc, #204]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f14:	61fb      	str	r3, [r7, #28]
 8000f16:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f18:	4b2f      	ldr	r3, [pc, #188]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1e:	4a2e      	ldr	r2, [pc, #184]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f20:	f043 0304 	orr.w	r3, r3, #4
 8000f24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f28:	4b2b      	ldr	r3, [pc, #172]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	61bb      	str	r3, [r7, #24]
 8000f34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000f36:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3c:	4a26      	ldr	r2, [pc, #152]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f3e:	f043 0310 	orr.w	r3, r3, #16
 8000f42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f46:	4b24      	ldr	r3, [pc, #144]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4c:	f003 0310 	and.w	r3, r3, #16
 8000f50:	617b      	str	r3, [r7, #20]
 8000f52:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000f54:	4b20      	ldr	r3, [pc, #128]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5a:	4a1f      	ldr	r2, [pc, #124]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f64:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f72:	4b19      	ldr	r3, [pc, #100]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f78:	4a17      	ldr	r2, [pc, #92]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f82:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f8c:	60fb      	str	r3, [r7, #12]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f90:	4b11      	ldr	r3, [pc, #68]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f96:	4a10      	ldr	r2, [pc, #64]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fae:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000fb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fb4:	4a08      	ldr	r2, [pc, #32]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000fb6:	f043 0302 	orr.w	r3, r3, #2
 8000fba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fbe:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <MX_GPIO_Init+0xe4>)
 8000fc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc4:	f003 0302 	and.w	r3, r3, #2
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fcc:	bf00      	nop
 8000fce:	3724      	adds	r7, #36	@ 0x24
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	58024400 	.word	0x58024400

08000fdc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a04      	ldr	r2, [pc, #16]	@ (8000ffc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d101      	bne.n	8000ff2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000fee:	f000 fb53 	bl	8001698 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40001000 	.word	0x40001000

08001000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001004:	b672      	cpsid	i
}
 8001006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <Error_Handler+0x8>

0800100c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001012:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <HAL_MspInit+0x30>)
 8001014:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001018:	4a08      	ldr	r2, [pc, #32]	@ (800103c <HAL_MspInit+0x30>)
 800101a:	f043 0302 	orr.w	r3, r3, #2
 800101e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001022:	4b06      	ldr	r3, [pc, #24]	@ (800103c <HAL_MspInit+0x30>)
 8001024:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001028:	f003 0302 	and.w	r3, r3, #2
 800102c:	607b      	str	r3, [r7, #4]
 800102e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001030:	bf00      	nop
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	58024400 	.word	0x58024400

08001040 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b092      	sub	sp, #72	@ 0x48
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001048:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800104c:	2200      	movs	r2, #0
 800104e:	601a      	str	r2, [r3, #0]
 8001050:	605a      	str	r2, [r3, #4]
 8001052:	609a      	str	r2, [r3, #8]
 8001054:	60da      	str	r2, [r3, #12]
 8001056:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a8f      	ldr	r2, [pc, #572]	@ (800129c <HAL_ETH_MspInit+0x25c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	f040 8118 	bne.w	8001294 <HAL_ETH_MspInit+0x254>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8001064:	4b8e      	ldr	r3, [pc, #568]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001066:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800106a:	4a8d      	ldr	r2, [pc, #564]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 800106c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001070:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001074:	4b8a      	ldr	r3, [pc, #552]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001076:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800107a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800107e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8001082:	4b87      	ldr	r3, [pc, #540]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001084:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001088:	4a85      	ldr	r2, [pc, #532]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 800108a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800108e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001092:	4b83      	ldr	r3, [pc, #524]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001094:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800109e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 80010a0:	4b7f      	ldr	r3, [pc, #508]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010a6:	4a7e      	ldr	r2, [pc, #504]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010ac:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80010b0:	4b7b      	ldr	r3, [pc, #492]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80010bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80010be:	4b78      	ldr	r3, [pc, #480]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010c4:	4a76      	ldr	r2, [pc, #472]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ce:	4b74      	ldr	r3, [pc, #464]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80010da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80010dc:	4b70      	ldr	r3, [pc, #448]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010e2:	4a6f      	ldr	r2, [pc, #444]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010e4:	f043 0310 	orr.w	r3, r3, #16
 80010e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010ec:	4b6c      	ldr	r3, [pc, #432]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f2:	f003 0310 	and.w	r3, r3, #16
 80010f6:	623b      	str	r3, [r7, #32]
 80010f8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80010fa:	4b69      	ldr	r3, [pc, #420]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 80010fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001100:	4a67      	ldr	r2, [pc, #412]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001102:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001106:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800110a:	4b65      	ldr	r3, [pc, #404]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 800110c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001110:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001114:	61fb      	str	r3, [r7, #28]
 8001116:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001118:	4b61      	ldr	r3, [pc, #388]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 800111a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800111e:	4a60      	ldr	r2, [pc, #384]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001120:	f043 0304 	orr.w	r3, r3, #4
 8001124:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001128:	4b5d      	ldr	r3, [pc, #372]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 800112a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112e:	f003 0304 	and.w	r3, r3, #4
 8001132:	61bb      	str	r3, [r7, #24]
 8001134:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001136:	4b5a      	ldr	r3, [pc, #360]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113c:	4a58      	ldr	r2, [pc, #352]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 800113e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001142:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001146:	4b56      	ldr	r3, [pc, #344]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800114c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001154:	4b52      	ldr	r3, [pc, #328]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800115a:	4a51      	ldr	r2, [pc, #324]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001164:	4b4e      	ldr	r3, [pc, #312]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001166:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	613b      	str	r3, [r7, #16]
 8001170:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001172:	4b4b      	ldr	r3, [pc, #300]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001174:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001178:	4a49      	ldr	r2, [pc, #292]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 800117a:	f043 0302 	orr.w	r3, r3, #2
 800117e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001182:	4b47      	ldr	r3, [pc, #284]	@ (80012a0 <HAL_ETH_MspInit+0x260>)
 8001184:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001188:	f003 0302 	and.w	r3, r3, #2
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PB1     ------> ETH_RXD3
    PC5     ------> ETH_RXD1
    PB0     ------> ETH_RXD2
    */
    GPIO_InitStruct.Pin = MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin;
 8001190:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8001194:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001196:	2302      	movs	r3, #2
 8001198:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800119e:	2302      	movs	r3, #2
 80011a0:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011a2:	230b      	movs	r3, #11
 80011a4:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011a6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011aa:	4619      	mov	r1, r3
 80011ac:	483d      	ldr	r0, [pc, #244]	@ (80012a4 <HAL_ETH_MspInit+0x264>)
 80011ae:	f000 ffc7 	bl	8002140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_TXD3_Pin;
 80011b2:	2304      	movs	r3, #4
 80011b4:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011b6:	2302      	movs	r3, #2
 80011b8:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ba:	2300      	movs	r3, #0
 80011bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011be:	2300      	movs	r3, #0
 80011c0:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011c2:	230b      	movs	r3, #11
 80011c4:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 80011c6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011ca:	4619      	mov	r1, r3
 80011cc:	4836      	ldr	r0, [pc, #216]	@ (80012a8 <HAL_ETH_MspInit+0x268>)
 80011ce:	f000 ffb7 	bl	8002140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RX_ER_Pin;
 80011d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011d6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d8:	2302      	movs	r3, #2
 80011da:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e0:	2300      	movs	r3, #0
 80011e2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011e4:	230b      	movs	r3, #11
 80011e6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 80011e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80011ec:	4619      	mov	r1, r3
 80011ee:	482f      	ldr	r0, [pc, #188]	@ (80012ac <HAL_ETH_MspInit+0x26c>)
 80011f0:	f000 ffa6 	bl	8002140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDC_Pin|MII_RXD0_Pin|MII_RXD1_Pin;
 80011f4:	2332      	movs	r3, #50	@ 0x32
 80011f6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f8:	2302      	movs	r3, #2
 80011fa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001200:	2302      	movs	r3, #2
 8001202:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001204:	230b      	movs	r3, #11
 8001206:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001208:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800120c:	4619      	mov	r1, r3
 800120e:	4828      	ldr	r0, [pc, #160]	@ (80012b0 <HAL_ETH_MspInit+0x270>)
 8001210:	f000 ff96 	bl	8002140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_TXD2_Pin|MII_TX_CLK_Pin;
 8001214:	230c      	movs	r3, #12
 8001216:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001218:	2302      	movs	r3, #2
 800121a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001220:	2300      	movs	r3, #0
 8001222:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001224:	230b      	movs	r3, #11
 8001226:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001228:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800122c:	4619      	mov	r1, r3
 800122e:	4820      	ldr	r0, [pc, #128]	@ (80012b0 <HAL_ETH_MspInit+0x270>)
 8001230:	f000 ff86 	bl	8002140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_CRS_Pin|MII_COL_Pin;
 8001234:	230c      	movs	r3, #12
 8001236:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001238:	2302      	movs	r3, #2
 800123a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001240:	2300      	movs	r3, #0
 8001242:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001244:	230b      	movs	r3, #11
 8001246:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001248:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800124c:	4619      	mov	r1, r3
 800124e:	4819      	ldr	r0, [pc, #100]	@ (80012b4 <HAL_ETH_MspInit+0x274>)
 8001250:	f000 ff76 	bl	8002140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDIO_Pin|GPIO_PIN_1|GPIO_PIN_7;
 8001254:	2386      	movs	r3, #134	@ 0x86
 8001256:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001260:	2302      	movs	r3, #2
 8001262:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001264:	230b      	movs	r3, #11
 8001266:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001268:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800126c:	4619      	mov	r1, r3
 800126e:	4812      	ldr	r0, [pc, #72]	@ (80012b8 <HAL_ETH_MspInit+0x278>)
 8001270:	f000 ff66 	bl	8002140 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RXD3_Pin|MII_RXD2_Pin;
 8001274:	2303      	movs	r3, #3
 8001276:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001278:	2302      	movs	r3, #2
 800127a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001280:	2300      	movs	r3, #0
 8001282:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001284:	230b      	movs	r3, #11
 8001286:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001288:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800128c:	4619      	mov	r1, r3
 800128e:	480b      	ldr	r0, [pc, #44]	@ (80012bc <HAL_ETH_MspInit+0x27c>)
 8001290:	f000 ff56 	bl	8002140 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001294:	bf00      	nop
 8001296:	3748      	adds	r7, #72	@ 0x48
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40028000 	.word	0x40028000
 80012a0:	58024400 	.word	0x58024400
 80012a4:	58021800 	.word	0x58021800
 80012a8:	58021000 	.word	0x58021000
 80012ac:	58022000 	.word	0x58022000
 80012b0:	58020800 	.word	0x58020800
 80012b4:	58021c00 	.word	0x58021c00
 80012b8:	58020000 	.word	0x58020000
 80012bc:	58020400 	.word	0x58020400

080012c0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b0ba      	sub	sp, #232	@ 0xe8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80012d8:	f107 0310 	add.w	r3, r7, #16
 80012dc:	22c0      	movs	r2, #192	@ 0xc0
 80012de:	2100      	movs	r1, #0
 80012e0:	4618      	mov	r0, r3
 80012e2:	f006 ffb7 	bl	8008254 <memset>
  if(huart->Instance==USART3)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a27      	ldr	r2, [pc, #156]	@ (8001388 <HAL_UART_MspInit+0xc8>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d146      	bne.n	800137e <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80012f0:	f04f 0202 	mov.w	r2, #2
 80012f4:	f04f 0300 	mov.w	r3, #0
 80012f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80012fc:	2300      	movs	r3, #0
 80012fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001302:	f107 0310 	add.w	r3, r7, #16
 8001306:	4618      	mov	r0, r3
 8001308:	f002 f994 	bl	8003634 <HAL_RCCEx_PeriphCLKConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001312:	f7ff fe75 	bl	8001000 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001316:	4b1d      	ldr	r3, [pc, #116]	@ (800138c <HAL_UART_MspInit+0xcc>)
 8001318:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800131c:	4a1b      	ldr	r2, [pc, #108]	@ (800138c <HAL_UART_MspInit+0xcc>)
 800131e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001322:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001326:	4b19      	ldr	r3, [pc, #100]	@ (800138c <HAL_UART_MspInit+0xcc>)
 8001328:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800132c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001334:	4b15      	ldr	r3, [pc, #84]	@ (800138c <HAL_UART_MspInit+0xcc>)
 8001336:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800133a:	4a14      	ldr	r2, [pc, #80]	@ (800138c <HAL_UART_MspInit+0xcc>)
 800133c:	f043 0302 	orr.w	r3, r3, #2
 8001340:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001344:	4b11      	ldr	r3, [pc, #68]	@ (800138c <HAL_UART_MspInit+0xcc>)
 8001346:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	60bb      	str	r3, [r7, #8]
 8001350:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001352:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001356:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135a:	2302      	movs	r3, #2
 800135c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001360:	2300      	movs	r3, #0
 8001362:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001366:	2300      	movs	r3, #0
 8001368:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800136c:	2307      	movs	r3, #7
 800136e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001372:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001376:	4619      	mov	r1, r3
 8001378:	4805      	ldr	r0, [pc, #20]	@ (8001390 <HAL_UART_MspInit+0xd0>)
 800137a:	f000 fee1 	bl	8002140 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800137e:	bf00      	nop
 8001380:	37e8      	adds	r7, #232	@ 0xe8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	40004800 	.word	0x40004800
 800138c:	58024400 	.word	0x58024400
 8001390:	58020400 	.word	0x58020400

08001394 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b090      	sub	sp, #64	@ 0x40
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b0f      	cmp	r3, #15
 80013a0:	d827      	bhi.n	80013f2 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80013a2:	2200      	movs	r2, #0
 80013a4:	6879      	ldr	r1, [r7, #4]
 80013a6:	2036      	movs	r0, #54	@ 0x36
 80013a8:	f000 fa6e 	bl	8001888 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013ac:	2036      	movs	r0, #54	@ 0x36
 80013ae:	f000 fa85 	bl	80018bc <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80013b2:	4a29      	ldr	r2, [pc, #164]	@ (8001458 <HAL_InitTick+0xc4>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013b8:	4b28      	ldr	r3, [pc, #160]	@ (800145c <HAL_InitTick+0xc8>)
 80013ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013be:	4a27      	ldr	r2, [pc, #156]	@ (800145c <HAL_InitTick+0xc8>)
 80013c0:	f043 0310 	orr.w	r3, r3, #16
 80013c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80013c8:	4b24      	ldr	r3, [pc, #144]	@ (800145c <HAL_InitTick+0xc8>)
 80013ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80013ce:	f003 0310 	and.w	r3, r3, #16
 80013d2:	60fb      	str	r3, [r7, #12]
 80013d4:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013d6:	f107 0210 	add.w	r2, r7, #16
 80013da:	f107 0314 	add.w	r3, r7, #20
 80013de:	4611      	mov	r1, r2
 80013e0:	4618      	mov	r0, r3
 80013e2:	f002 f8e5 	bl	80035b0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d106      	bne.n	80013fe <HAL_InitTick+0x6a>
 80013f0:	e001      	b.n	80013f6 <HAL_InitTick+0x62>
    return HAL_ERROR;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e02b      	b.n	800144e <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013f6:	f002 f8af 	bl	8003558 <HAL_RCC_GetPCLK1Freq>
 80013fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
 80013fc:	e004      	b.n	8001408 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013fe:	f002 f8ab 	bl	8003558 <HAL_RCC_GetPCLK1Freq>
 8001402:	4603      	mov	r3, r0
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800140a:	4a15      	ldr	r2, [pc, #84]	@ (8001460 <HAL_InitTick+0xcc>)
 800140c:	fba2 2303 	umull	r2, r3, r2, r3
 8001410:	0c9b      	lsrs	r3, r3, #18
 8001412:	3b01      	subs	r3, #1
 8001414:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001416:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <HAL_InitTick+0xd0>)
 8001418:	4a13      	ldr	r2, [pc, #76]	@ (8001468 <HAL_InitTick+0xd4>)
 800141a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800141c:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <HAL_InitTick+0xd0>)
 800141e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001422:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001424:	4a0f      	ldr	r2, [pc, #60]	@ (8001464 <HAL_InitTick+0xd0>)
 8001426:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001428:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800142a:	4b0e      	ldr	r3, [pc, #56]	@ (8001464 <HAL_InitTick+0xd0>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <HAL_InitTick+0xd0>)
 8001432:	2200      	movs	r2, #0
 8001434:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001436:	480b      	ldr	r0, [pc, #44]	@ (8001464 <HAL_InitTick+0xd0>)
 8001438:	f003 ff28 	bl	800528c <HAL_TIM_Base_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d104      	bne.n	800144c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001442:	4808      	ldr	r0, [pc, #32]	@ (8001464 <HAL_InitTick+0xd0>)
 8001444:	f003 ff84 	bl	8005350 <HAL_TIM_Base_Start_IT>
 8001448:	4603      	mov	r3, r0
 800144a:	e000      	b.n	800144e <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 800144c:	2301      	movs	r3, #1
}
 800144e:	4618      	mov	r0, r3
 8001450:	3740      	adds	r7, #64	@ 0x40
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	24000008 	.word	0x24000008
 800145c:	58024400 	.word	0x58024400
 8001460:	431bde83 	.word	0x431bde83
 8001464:	2400412c 	.word	0x2400412c
 8001468:	40001000 	.word	0x40001000

0800146c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800146c:	b480      	push	{r7}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <NMI_Handler+0x4>

08001474 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001478:	bf00      	nop
 800147a:	e7fd      	b.n	8001478 <HardFault_Handler+0x4>

0800147c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001480:	bf00      	nop
 8001482:	e7fd      	b.n	8001480 <MemManage_Handler+0x4>

08001484 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <BusFault_Handler+0x4>

0800148c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <UsageFault_Handler+0x4>

08001494 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001498:	bf00      	nop
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
	...

080014a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014a8:	4802      	ldr	r0, [pc, #8]	@ (80014b4 <TIM6_DAC_IRQHandler+0x10>)
 80014aa:	f003 ffc9 	bl	8005440 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	2400412c 	.word	0x2400412c

080014b8 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b086      	sub	sp, #24
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014c4:	2300      	movs	r3, #0
 80014c6:	617b      	str	r3, [r7, #20]
 80014c8:	e00a      	b.n	80014e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80014ca:	f3af 8000 	nop.w
 80014ce:	4601      	mov	r1, r0
 80014d0:	68bb      	ldr	r3, [r7, #8]
 80014d2:	1c5a      	adds	r2, r3, #1
 80014d4:	60ba      	str	r2, [r7, #8]
 80014d6:	b2ca      	uxtb	r2, r1
 80014d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	3301      	adds	r3, #1
 80014de:	617b      	str	r3, [r7, #20]
 80014e0:	697a      	ldr	r2, [r7, #20]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	dbf0      	blt.n	80014ca <_read+0x12>
  }

  return len;
 80014e8:	687b      	ldr	r3, [r7, #4]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <_close>:
  }
  return len;
}

int _close(int file)
{
 80014f2:	b480      	push	{r7}
 80014f4:	b083      	sub	sp, #12
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014fe:	4618      	mov	r0, r3
 8001500:	370c      	adds	r7, #12
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr

0800150a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800150a:	b480      	push	{r7}
 800150c:	b083      	sub	sp, #12
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
 8001512:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800151a:	605a      	str	r2, [r3, #4]
  return 0;
 800151c:	2300      	movs	r3, #0
}
 800151e:	4618      	mov	r0, r3
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <_isatty>:

int _isatty(int file)
{
 800152a:	b480      	push	{r7}
 800152c:	b083      	sub	sp, #12
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001532:	2301      	movs	r3, #1
}
 8001534:	4618      	mov	r0, r3
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	60b9      	str	r1, [r7, #8]
 800154a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3714      	adds	r7, #20
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
	...

0800155c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b086      	sub	sp, #24
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001564:	4a14      	ldr	r2, [pc, #80]	@ (80015b8 <_sbrk+0x5c>)
 8001566:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <_sbrk+0x60>)
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001570:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <_sbrk+0x64>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d102      	bne.n	800157e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001578:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <_sbrk+0x64>)
 800157a:	4a12      	ldr	r2, [pc, #72]	@ (80015c4 <_sbrk+0x68>)
 800157c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800157e:	4b10      	ldr	r3, [pc, #64]	@ (80015c0 <_sbrk+0x64>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	693a      	ldr	r2, [r7, #16]
 8001588:	429a      	cmp	r2, r3
 800158a:	d207      	bcs.n	800159c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800158c:	f006 feb0 	bl	80082f0 <__errno>
 8001590:	4603      	mov	r3, r0
 8001592:	220c      	movs	r2, #12
 8001594:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001596:	f04f 33ff 	mov.w	r3, #4294967295
 800159a:	e009      	b.n	80015b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800159c:	4b08      	ldr	r3, [pc, #32]	@ (80015c0 <_sbrk+0x64>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015a2:	4b07      	ldr	r3, [pc, #28]	@ (80015c0 <_sbrk+0x64>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4413      	add	r3, r2
 80015aa:	4a05      	ldr	r2, [pc, #20]	@ (80015c0 <_sbrk+0x64>)
 80015ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015ae:	68fb      	ldr	r3, [r7, #12]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3718      	adds	r7, #24
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	24080000 	.word	0x24080000
 80015bc:	00000400 	.word	0x00000400
 80015c0:	24004178 	.word	0x24004178
 80015c4:	24004910 	.word	0x24004910

080015c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80015c8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001604 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80015cc:	f7ff fa2c 	bl	8000a28 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80015d0:	f7ff f97c 	bl	80008cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015d4:	480c      	ldr	r0, [pc, #48]	@ (8001608 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80015d6:	490d      	ldr	r1, [pc, #52]	@ (800160c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80015d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001610 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80015da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015dc:	e002      	b.n	80015e4 <LoopCopyDataInit>

080015de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015e2:	3304      	adds	r3, #4

080015e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015e8:	d3f9      	bcc.n	80015de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001614 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80015ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001618 <LoopFillZerobss+0x22>)
  movs r3, #0
 80015ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015f0:	e001      	b.n	80015f6 <LoopFillZerobss>

080015f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015f4:	3204      	adds	r2, #4

080015f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015f8:	d3fb      	bcc.n	80015f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015fa:	f006 fe7f 	bl	80082fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80015fe:	f7ff fb0f 	bl	8000c20 <main>
  bx  lr
 8001602:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001604:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001608:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800160c:	24000070 	.word	0x24000070
  ldr r2, =_sidata
 8001610:	08008898 	.word	0x08008898
  ldr r2, =_sbss
 8001614:	24000130 	.word	0x24000130
  ldr r4, =_ebss
 8001618:	2400490c 	.word	0x2400490c

0800161c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800161c:	e7fe      	b.n	800161c <ADC3_IRQHandler>
	...

08001620 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001626:	2003      	movs	r0, #3
 8001628:	f000 f923 	bl	8001872 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800162c:	f001 fdea 	bl	8003204 <HAL_RCC_GetSysClockFreq>
 8001630:	4602      	mov	r2, r0
 8001632:	4b15      	ldr	r3, [pc, #84]	@ (8001688 <HAL_Init+0x68>)
 8001634:	699b      	ldr	r3, [r3, #24]
 8001636:	0a1b      	lsrs	r3, r3, #8
 8001638:	f003 030f 	and.w	r3, r3, #15
 800163c:	4913      	ldr	r1, [pc, #76]	@ (800168c <HAL_Init+0x6c>)
 800163e:	5ccb      	ldrb	r3, [r1, r3]
 8001640:	f003 031f 	and.w	r3, r3, #31
 8001644:	fa22 f303 	lsr.w	r3, r2, r3
 8001648:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <HAL_Init+0x68>)
 800164c:	699b      	ldr	r3, [r3, #24]
 800164e:	f003 030f 	and.w	r3, r3, #15
 8001652:	4a0e      	ldr	r2, [pc, #56]	@ (800168c <HAL_Init+0x6c>)
 8001654:	5cd3      	ldrb	r3, [r2, r3]
 8001656:	f003 031f 	and.w	r3, r3, #31
 800165a:	687a      	ldr	r2, [r7, #4]
 800165c:	fa22 f303 	lsr.w	r3, r2, r3
 8001660:	4a0b      	ldr	r2, [pc, #44]	@ (8001690 <HAL_Init+0x70>)
 8001662:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001664:	4a0b      	ldr	r2, [pc, #44]	@ (8001694 <HAL_Init+0x74>)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800166a:	200f      	movs	r0, #15
 800166c:	f7ff fe92 	bl	8001394 <HAL_InitTick>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e002      	b.n	8001680 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800167a:	f7ff fcc7 	bl	800100c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800167e:	2300      	movs	r3, #0
}
 8001680:	4618      	mov	r0, r3
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	58024400 	.word	0x58024400
 800168c:	08008850 	.word	0x08008850
 8001690:	24000004 	.word	0x24000004
 8001694:	24000000 	.word	0x24000000

08001698 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800169c:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <HAL_IncTick+0x20>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	461a      	mov	r2, r3
 80016a2:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <HAL_IncTick+0x24>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4413      	add	r3, r2
 80016a8:	4a04      	ldr	r2, [pc, #16]	@ (80016bc <HAL_IncTick+0x24>)
 80016aa:	6013      	str	r3, [r2, #0]
}
 80016ac:	bf00      	nop
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	2400000c 	.word	0x2400000c
 80016bc:	2400417c 	.word	0x2400417c

080016c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  return uwTick;
 80016c4:	4b03      	ldr	r3, [pc, #12]	@ (80016d4 <HAL_GetTick+0x14>)
 80016c6:	681b      	ldr	r3, [r3, #0]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	2400417c 	.word	0x2400417c

080016d8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80016dc:	4b03      	ldr	r3, [pc, #12]	@ (80016ec <HAL_GetREVID+0x14>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	0c1b      	lsrs	r3, r3, #16
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	5c001000 	.word	0x5c001000

080016f0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8001700:	4904      	ldr	r1, [pc, #16]	@ (8001714 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4313      	orrs	r3, r2
 8001706:	604b      	str	r3, [r1, #4]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr
 8001714:	58000400 	.word	0x58000400

08001718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001718:	b480      	push	{r7}
 800171a:	b085      	sub	sp, #20
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f003 0307 	and.w	r3, r3, #7
 8001726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001728:	4b0b      	ldr	r3, [pc, #44]	@ (8001758 <__NVIC_SetPriorityGrouping+0x40>)
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800172e:	68ba      	ldr	r2, [r7, #8]
 8001730:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001734:	4013      	ands	r3, r2
 8001736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800173c:	68bb      	ldr	r3, [r7, #8]
 800173e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001740:	4b06      	ldr	r3, [pc, #24]	@ (800175c <__NVIC_SetPriorityGrouping+0x44>)
 8001742:	4313      	orrs	r3, r2
 8001744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001746:	4a04      	ldr	r2, [pc, #16]	@ (8001758 <__NVIC_SetPriorityGrouping+0x40>)
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	60d3      	str	r3, [r2, #12]
}
 800174c:	bf00      	nop
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001756:	4770      	bx	lr
 8001758:	e000ed00 	.word	0xe000ed00
 800175c:	05fa0000 	.word	0x05fa0000

08001760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001764:	4b04      	ldr	r3, [pc, #16]	@ (8001778 <__NVIC_GetPriorityGrouping+0x18>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	0a1b      	lsrs	r3, r3, #8
 800176a:	f003 0307 	and.w	r3, r3, #7
}
 800176e:	4618      	mov	r0, r3
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001786:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800178a:	2b00      	cmp	r3, #0
 800178c:	db0b      	blt.n	80017a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	f003 021f 	and.w	r2, r3, #31
 8001794:	4907      	ldr	r1, [pc, #28]	@ (80017b4 <__NVIC_EnableIRQ+0x38>)
 8001796:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800179a:	095b      	lsrs	r3, r3, #5
 800179c:	2001      	movs	r0, #1
 800179e:	fa00 f202 	lsl.w	r2, r0, r2
 80017a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80017a6:	bf00      	nop
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	e000e100 	.word	0xe000e100

080017b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	4603      	mov	r3, r0
 80017c0:	6039      	str	r1, [r7, #0]
 80017c2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80017c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	db0a      	blt.n	80017e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	490c      	ldr	r1, [pc, #48]	@ (8001804 <__NVIC_SetPriority+0x4c>)
 80017d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80017d6:	0112      	lsls	r2, r2, #4
 80017d8:	b2d2      	uxtb	r2, r2
 80017da:	440b      	add	r3, r1
 80017dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e0:	e00a      	b.n	80017f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4908      	ldr	r1, [pc, #32]	@ (8001808 <__NVIC_SetPriority+0x50>)
 80017e8:	88fb      	ldrh	r3, [r7, #6]
 80017ea:	f003 030f 	and.w	r3, r3, #15
 80017ee:	3b04      	subs	r3, #4
 80017f0:	0112      	lsls	r2, r2, #4
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	440b      	add	r3, r1
 80017f6:	761a      	strb	r2, [r3, #24]
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001802:	4770      	bx	lr
 8001804:	e000e100 	.word	0xe000e100
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800180c:	b480      	push	{r7}
 800180e:	b089      	sub	sp, #36	@ 0x24
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 0307 	and.w	r3, r3, #7
 800181e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001820:	69fb      	ldr	r3, [r7, #28]
 8001822:	f1c3 0307 	rsb	r3, r3, #7
 8001826:	2b04      	cmp	r3, #4
 8001828:	bf28      	it	cs
 800182a:	2304      	movcs	r3, #4
 800182c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	3304      	adds	r3, #4
 8001832:	2b06      	cmp	r3, #6
 8001834:	d902      	bls.n	800183c <NVIC_EncodePriority+0x30>
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	3b03      	subs	r3, #3
 800183a:	e000      	b.n	800183e <NVIC_EncodePriority+0x32>
 800183c:	2300      	movs	r3, #0
 800183e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	f04f 32ff 	mov.w	r2, #4294967295
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	43da      	mvns	r2, r3
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	401a      	ands	r2, r3
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001854:	f04f 31ff 	mov.w	r1, #4294967295
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	43d9      	mvns	r1, r3
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001864:	4313      	orrs	r3, r2
         );
}
 8001866:	4618      	mov	r0, r3
 8001868:	3724      	adds	r7, #36	@ 0x24
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b082      	sub	sp, #8
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f7ff ff4c 	bl	8001718 <__NVIC_SetPriorityGrouping>
}
 8001880:	bf00      	nop
 8001882:	3708      	adds	r7, #8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}

08001888 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b086      	sub	sp, #24
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
 8001894:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001896:	f7ff ff63 	bl	8001760 <__NVIC_GetPriorityGrouping>
 800189a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	68b9      	ldr	r1, [r7, #8]
 80018a0:	6978      	ldr	r0, [r7, #20]
 80018a2:	f7ff ffb3 	bl	800180c <NVIC_EncodePriority>
 80018a6:	4602      	mov	r2, r0
 80018a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80018ac:	4611      	mov	r1, r2
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ff82 	bl	80017b8 <__NVIC_SetPriority>
}
 80018b4:	bf00      	nop
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff ff56 	bl	800177c <__NVIC_EnableIRQ>
}
 80018d0:	bf00      	nop
 80018d2:	3708      	adds	r7, #8
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}

080018d8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e0e3      	b.n	8001ab2 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d106      	bne.n	8001902 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2220      	movs	r2, #32
 80018f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff fb9f 	bl	8001040 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001902:	4b6e      	ldr	r3, [pc, #440]	@ (8001abc <HAL_ETH_Init+0x1e4>)
 8001904:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001908:	4a6c      	ldr	r2, [pc, #432]	@ (8001abc <HAL_ETH_Init+0x1e4>)
 800190a:	f043 0302 	orr.w	r3, r3, #2
 800190e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001912:	4b6a      	ldr	r3, [pc, #424]	@ (8001abc <HAL_ETH_Init+0x1e4>)
 8001914:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	7a1b      	ldrb	r3, [r3, #8]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d103      	bne.n	8001930 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001928:	2000      	movs	r0, #0
 800192a:	f7ff fee1 	bl	80016f0 <HAL_SYSCFG_ETHInterfaceSelect>
 800192e:	e003      	b.n	8001938 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8001930:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001934:	f7ff fedc 	bl	80016f0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001938:	4b61      	ldr	r3, [pc, #388]	@ (8001ac0 <HAL_ETH_Init+0x1e8>)
 800193a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	6812      	ldr	r2, [r2, #0]
 800194a:	f043 0301 	orr.w	r3, r3, #1
 800194e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001952:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001954:	f7ff feb4 	bl	80016c0 <HAL_GetTick>
 8001958:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800195a:	e011      	b.n	8001980 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800195c:	f7ff feb0 	bl	80016c0 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800196a:	d909      	bls.n	8001980 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2204      	movs	r2, #4
 8001970:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	22e0      	movs	r2, #224	@ 0xe0
 8001978:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800197c:	2301      	movs	r3, #1
 800197e:	e098      	b.n	8001ab2 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	2b00      	cmp	r3, #0
 8001990:	d1e4      	bne.n	800195c <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f000 f89e 	bl	8001ad4 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001998:	f001 fdae 	bl	80034f8 <HAL_RCC_GetHCLKFreq>
 800199c:	4603      	mov	r3, r0
 800199e:	4a49      	ldr	r2, [pc, #292]	@ (8001ac4 <HAL_ETH_Init+0x1ec>)
 80019a0:	fba2 2303 	umull	r2, r3, r2, r3
 80019a4:	0c9a      	lsrs	r2, r3, #18
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	3a01      	subs	r2, #1
 80019ac:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f000 fa81 	bl	8001eb8 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019be:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80019c2:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80019ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019d2:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695b      	ldr	r3, [r3, #20]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d009      	beq.n	80019f6 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2201      	movs	r2, #1
 80019e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	22e0      	movs	r2, #224	@ 0xe0
 80019ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e05d      	b.n	8001ab2 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019fe:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001a02:	4b31      	ldr	r3, [pc, #196]	@ (8001ac8 <HAL_ETH_Init+0x1f0>)
 8001a04:	4013      	ands	r3, r2
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	6952      	ldr	r2, [r2, #20]
 8001a0a:	0051      	lsls	r1, r2, #1
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	6812      	ldr	r2, [r2, #0]
 8001a10:	430b      	orrs	r3, r1
 8001a12:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a16:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 fae9 	bl	8001ff2 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f000 fb2f 	bl	8002084 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	3305      	adds	r3, #5
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	021a      	lsls	r2, r3, #8
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	3304      	adds	r3, #4
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	4619      	mov	r1, r3
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	3303      	adds	r3, #3
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	061a      	lsls	r2, r3, #24
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	3302      	adds	r3, #2
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	041b      	lsls	r3, r3, #16
 8001a58:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a64:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001a72:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001a74:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4b11      	ldr	r3, [pc, #68]	@ (8001acc <HAL_ETH_Init+0x1f4>)
 8001a86:	430b      	orrs	r3, r1
 8001a88:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4b0d      	ldr	r3, [pc, #52]	@ (8001ad0 <HAL_ETH_Init+0x1f8>)
 8001a9a:	430b      	orrs	r3, r1
 8001a9c:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2210      	movs	r2, #16
 8001aac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	58024400 	.word	0x58024400
 8001ac0:	58000400 	.word	0x58000400
 8001ac4:	431bde83 	.word	0x431bde83
 8001ac8:	ffff8001 	.word	0xffff8001
 8001acc:	0c020060 	.word	0x0c020060
 8001ad0:	0c20c000 	.word	0x0c20c000

08001ad4 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001ae4:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001aec:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8001aee:	f001 fd03 	bl	80034f8 <HAL_RCC_GetHCLKFreq>
 8001af2:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	4a1a      	ldr	r2, [pc, #104]	@ (8001b60 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d804      	bhi.n	8001b06 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	e022      	b.n	8001b4c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	4a16      	ldr	r2, [pc, #88]	@ (8001b64 <HAL_ETH_SetMDIOClockRange+0x90>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d204      	bcs.n	8001b18 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	e019      	b.n	8001b4c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	4a13      	ldr	r2, [pc, #76]	@ (8001b68 <HAL_ETH_SetMDIOClockRange+0x94>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d915      	bls.n	8001b4c <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	4a12      	ldr	r2, [pc, #72]	@ (8001b6c <HAL_ETH_SetMDIOClockRange+0x98>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d804      	bhi.n	8001b32 <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	e00c      	b.n	8001b4c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	4a0e      	ldr	r2, [pc, #56]	@ (8001b70 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d804      	bhi.n	8001b44 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b40:	60fb      	str	r3, [r7, #12]
 8001b42:	e003      	b.n	8001b4c <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8001b4a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8001b56:	bf00      	nop
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	02160ebf 	.word	0x02160ebf
 8001b64:	03938700 	.word	0x03938700
 8001b68:	05f5e0ff 	.word	0x05f5e0ff
 8001b6c:	08f0d17f 	.word	0x08f0d17f
 8001b70:	0ee6b27f 	.word	0x0ee6b27f

08001b74 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8001b86:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	791b      	ldrb	r3, [r3, #4]
 8001b8c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8001b8e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	7b1b      	ldrb	r3, [r3, #12]
 8001b94:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8001b96:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	7b5b      	ldrb	r3, [r3, #13]
 8001b9c:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001b9e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	7b9b      	ldrb	r3, [r3, #14]
 8001ba4:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8001ba6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	7bdb      	ldrb	r3, [r3, #15]
 8001bac:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001bae:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001bb0:	683a      	ldr	r2, [r7, #0]
 8001bb2:	7c12      	ldrb	r2, [r2, #16]
 8001bb4:	2a00      	cmp	r2, #0
 8001bb6:	d102      	bne.n	8001bbe <ETH_SetMACConfig+0x4a>
 8001bb8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001bbc:	e000      	b.n	8001bc0 <ETH_SetMACConfig+0x4c>
 8001bbe:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001bc0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001bc2:	683a      	ldr	r2, [r7, #0]
 8001bc4:	7c52      	ldrb	r2, [r2, #17]
 8001bc6:	2a00      	cmp	r2, #0
 8001bc8:	d102      	bne.n	8001bd0 <ETH_SetMACConfig+0x5c>
 8001bca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001bce:	e000      	b.n	8001bd2 <ETH_SetMACConfig+0x5e>
 8001bd0:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001bd2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	7c9b      	ldrb	r3, [r3, #18]
 8001bd8:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001bda:	431a      	orrs	r2, r3
               macconf->Speed |
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8001be0:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8001be6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	7f1b      	ldrb	r3, [r3, #28]
 8001bec:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8001bee:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	7f5b      	ldrb	r3, [r3, #29]
 8001bf4:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8001bf6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	7f92      	ldrb	r2, [r2, #30]
 8001bfc:	2a00      	cmp	r2, #0
 8001bfe:	d102      	bne.n	8001c06 <ETH_SetMACConfig+0x92>
 8001c00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c04:	e000      	b.n	8001c08 <ETH_SetMACConfig+0x94>
 8001c06:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8001c08:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	7fdb      	ldrb	r3, [r3, #31]
 8001c0e:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8001c10:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001c12:	683a      	ldr	r2, [r7, #0]
 8001c14:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001c18:	2a00      	cmp	r2, #0
 8001c1a:	d102      	bne.n	8001c22 <ETH_SetMACConfig+0xae>
 8001c1c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c20:	e000      	b.n	8001c24 <ETH_SetMACConfig+0xb0>
 8001c22:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8001c24:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8001c2a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001c32:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8001c34:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b56      	ldr	r3, [pc, #344]	@ (8001da0 <ETH_SetMACConfig+0x22c>)
 8001c46:	4013      	ands	r3, r2
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	6812      	ldr	r2, [r2, #0]
 8001c4c:	68f9      	ldr	r1, [r7, #12]
 8001c4e:	430b      	orrs	r3, r1
 8001c50:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c56:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001c5e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001c60:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c68:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8001c6a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8001c72:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8001c74:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8001c76:	683a      	ldr	r2, [r7, #0]
 8001c78:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8001c7c:	2a00      	cmp	r2, #0
 8001c7e:	d102      	bne.n	8001c86 <ETH_SetMACConfig+0x112>
 8001c80:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c84:	e000      	b.n	8001c88 <ETH_SetMACConfig+0x114>
 8001c86:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8001c88:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	4b42      	ldr	r3, [pc, #264]	@ (8001da4 <ETH_SetMACConfig+0x230>)
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6812      	ldr	r2, [r2, #0]
 8001ca0:	68f9      	ldr	r1, [r7, #12]
 8001ca2:	430b      	orrs	r3, r1
 8001ca4:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001cac:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68da      	ldr	r2, [r3, #12]
 8001cbc:	4b3a      	ldr	r3, [pc, #232]	@ (8001da8 <ETH_SetMACConfig+0x234>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	6812      	ldr	r2, [r2, #0]
 8001cc4:	68f9      	ldr	r1, [r7, #12]
 8001cc6:	430b      	orrs	r3, r1
 8001cc8:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001cd0:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001cd6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8001cd8:	683a      	ldr	r2, [r7, #0]
 8001cda:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001cde:	2a00      	cmp	r2, #0
 8001ce0:	d101      	bne.n	8001ce6 <ETH_SetMACConfig+0x172>
 8001ce2:	2280      	movs	r2, #128	@ 0x80
 8001ce4:	e000      	b.n	8001ce8 <ETH_SetMACConfig+0x174>
 8001ce6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001ce8:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cee:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001cfa:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8001cfe:	4013      	ands	r3, r2
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	6812      	ldr	r2, [r2, #0]
 8001d04:	68f9      	ldr	r1, [r7, #12]
 8001d06:	430b      	orrs	r3, r1
 8001d08:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8001d10:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8001d18:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001d26:	f023 0103 	bic.w	r1, r3, #3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	430a      	orrs	r2, r1
 8001d32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8001d3e:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001d54:	683a      	ldr	r2, [r7, #0]
 8001d56:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 8001d5a:	2a00      	cmp	r2, #0
 8001d5c:	d101      	bne.n	8001d62 <ETH_SetMACConfig+0x1ee>
 8001d5e:	2240      	movs	r2, #64	@ 0x40
 8001d60:	e000      	b.n	8001d64 <ETH_SetMACConfig+0x1f0>
 8001d62:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001d64:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 8001d6c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8001d6e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8001d76:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8001d84:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	68fa      	ldr	r2, [r7, #12]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8001d94:	bf00      	nop
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	00048083 	.word	0x00048083
 8001da4:	c0f88000 	.word	0xc0f88000
 8001da8:	fffffef0 	.word	0xfffffef0

08001dac <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b085      	sub	sp, #20
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	4b38      	ldr	r3, [pc, #224]	@ (8001ea4 <ETH_SetDMAConfig+0xf8>)
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	6811      	ldr	r1, [r2, #0]
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	6812      	ldr	r2, [r2, #0]
 8001dcc:	430b      	orrs	r3, r1
 8001dce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dd2:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	791b      	ldrb	r3, [r3, #4]
 8001dd8:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001dde:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	7b1b      	ldrb	r3, [r3, #12]
 8001de4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001de6:	4313      	orrs	r3, r2
 8001de8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	4b2c      	ldr	r3, [pc, #176]	@ (8001ea8 <ETH_SetDMAConfig+0xfc>)
 8001df6:	4013      	ands	r3, r2
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	6812      	ldr	r2, [r2, #0]
 8001dfc:	68f9      	ldr	r1, [r7, #12]
 8001dfe:	430b      	orrs	r3, r1
 8001e00:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e04:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	7b5b      	ldrb	r3, [r3, #13]
 8001e0a:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8001e10:	4313      	orrs	r3, r2
 8001e12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e1c:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 8001e20:	4b22      	ldr	r3, [pc, #136]	@ (8001eac <ETH_SetDMAConfig+0x100>)
 8001e22:	4013      	ands	r3, r2
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6812      	ldr	r2, [r2, #0]
 8001e28:	68f9      	ldr	r1, [r7, #12]
 8001e2a:	430b      	orrs	r3, r1
 8001e2c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e30:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	7d1b      	ldrb	r3, [r3, #20]
 8001e3c:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 8001e3e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	7f5b      	ldrb	r3, [r3, #29]
 8001e44:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8001e46:	4313      	orrs	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e52:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8001e56:	4b16      	ldr	r3, [pc, #88]	@ (8001eb0 <ETH_SetDMAConfig+0x104>)
 8001e58:	4013      	ands	r3, r2
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6812      	ldr	r2, [r2, #0]
 8001e5e:	68f9      	ldr	r1, [r7, #12]
 8001e60:	430b      	orrs	r3, r1
 8001e62:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e66:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	7f1b      	ldrb	r3, [r3, #28]
 8001e6e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001e74:	4313      	orrs	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e80:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8001e84:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb4 <ETH_SetDMAConfig+0x108>)
 8001e86:	4013      	ands	r3, r2
 8001e88:	687a      	ldr	r2, [r7, #4]
 8001e8a:	6812      	ldr	r2, [r2, #0]
 8001e8c:	68f9      	ldr	r1, [r7, #12]
 8001e8e:	430b      	orrs	r3, r1
 8001e90:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001e94:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8001e98:	bf00      	nop
 8001e9a:	3714      	adds	r7, #20
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	ffff87fd 	.word	0xffff87fd
 8001ea8:	ffff2ffe 	.word	0xffff2ffe
 8001eac:	fffec000 	.word	0xfffec000
 8001eb0:	ffc0efef 	.word	0xffc0efef
 8001eb4:	7fc0ffff 	.word	0x7fc0ffff

08001eb8 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b0a4      	sub	sp, #144	@ 0x90
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8001edc:	2301      	movs	r3, #1
 8001ede:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001ef4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ef8:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 8001f00:	2300      	movs	r3, #0
 8001f02:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8001f04:	2300      	movs	r3, #0
 8001f06:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 8001f10:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8001f14:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 8001f20:	2301      	movs	r3, #1
 8001f22:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 8001f32:	2300      	movs	r3, #0
 8001f34:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001f44:	2300      	movs	r3, #0
 8001f46:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8001f50:	2320      	movs	r3, #32
 8001f52:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8001f56:	2301      	movs	r3, #1
 8001f58:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001f62:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f68:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001f6c:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001f74:	2302      	movs	r3, #2
 8001f76:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001f80:	2300      	movs	r3, #0
 8001f82:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001f86:	2300      	movs	r3, #0
 8001f88:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001f92:	2300      	movs	r3, #0
 8001f94:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001f96:	2301      	movs	r3, #1
 8001f98:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001f9c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7ff fde6 	bl	8001b74 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001fac:	2301      	movs	r3, #1
 8001fae:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001fc2:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001fc6:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001fcc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001fd0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8001fd8:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8001fdc:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001fde:	f107 0308 	add.w	r3, r7, #8
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f7ff fee1 	bl	8001dac <ETH_SetDMAConfig>
}
 8001fea:	bf00      	nop
 8001fec:	3790      	adds	r7, #144	@ 0x90
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b085      	sub	sp, #20
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60fb      	str	r3, [r7, #12]
 8001ffe:	e01d      	b.n	800203c <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68d9      	ldr	r1, [r3, #12]
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	4613      	mov	r3, r2
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	4413      	add	r3, r2
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	440b      	add	r3, r1
 8002010:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	2200      	movs	r2, #0
 8002016:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	2200      	movs	r2, #0
 800201c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	2200      	movs	r2, #0
 8002022:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	2200      	movs	r2, #0
 8002028:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	3206      	adds	r2, #6
 8002032:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	3301      	adds	r3, #1
 800203a:	60fb      	str	r3, [r7, #12]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2b03      	cmp	r3, #3
 8002040:	d9de      	bls.n	8002000 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002050:	461a      	mov	r2, r3
 8002052:	2303      	movs	r3, #3
 8002054:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002064:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68da      	ldr	r2, [r3, #12]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002074:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8002078:	bf00      	nop
 800207a:	3714      	adds	r7, #20
 800207c:	46bd      	mov	sp, r7
 800207e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002082:	4770      	bx	lr

08002084 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800208c:	2300      	movs	r3, #0
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	e023      	b.n	80020da <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6919      	ldr	r1, [r3, #16]
 8002096:	68fa      	ldr	r2, [r7, #12]
 8002098:	4613      	mov	r3, r2
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	4413      	add	r3, r2
 800209e:	00db      	lsls	r3, r3, #3
 80020a0:	440b      	add	r3, r1
 80020a2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80020a4:	68bb      	ldr	r3, [r7, #8]
 80020a6:	2200      	movs	r2, #0
 80020a8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	2200      	movs	r2, #0
 80020ae:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	2200      	movs	r2, #0
 80020b4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2200      	movs	r2, #0
 80020ba:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	2200      	movs	r2, #0
 80020c0:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	2200      	movs	r2, #0
 80020c6:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80020c8:	68b9      	ldr	r1, [r7, #8]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	3212      	adds	r2, #18
 80020d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	3301      	adds	r3, #1
 80020d8:	60fb      	str	r3, [r7, #12]
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2b03      	cmp	r3, #3
 80020de:	d9d8      	bls.n	8002092 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2200      	movs	r2, #0
 80020f6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002106:	461a      	mov	r2, r3
 8002108:	2303      	movs	r3, #3
 800210a:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691a      	ldr	r2, [r3, #16]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800211a:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	691b      	ldr	r3, [r3, #16]
 8002122:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800212e:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 8002132:	bf00      	nop
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
	...

08002140 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002140:	b480      	push	{r7}
 8002142:	b089      	sub	sp, #36	@ 0x24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800214a:	2300      	movs	r3, #0
 800214c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800214e:	4b89      	ldr	r3, [pc, #548]	@ (8002374 <HAL_GPIO_Init+0x234>)
 8002150:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002152:	e194      	b.n	800247e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	2101      	movs	r1, #1
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	fa01 f303 	lsl.w	r3, r1, r3
 8002160:	4013      	ands	r3, r2
 8002162:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	2b00      	cmp	r3, #0
 8002168:	f000 8186 	beq.w	8002478 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 0303 	and.w	r3, r3, #3
 8002174:	2b01      	cmp	r3, #1
 8002176:	d005      	beq.n	8002184 <HAL_GPIO_Init+0x44>
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f003 0303 	and.w	r3, r3, #3
 8002180:	2b02      	cmp	r3, #2
 8002182:	d130      	bne.n	80021e6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	2203      	movs	r2, #3
 8002190:	fa02 f303 	lsl.w	r3, r2, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	4013      	ands	r3, r2
 800219a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	69ba      	ldr	r2, [r7, #24]
 80021aa:	4313      	orrs	r3, r2
 80021ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021ba:	2201      	movs	r2, #1
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	69ba      	ldr	r2, [r7, #24]
 80021c6:	4013      	ands	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	091b      	lsrs	r3, r3, #4
 80021d0:	f003 0201 	and.w	r2, r3, #1
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	fa02 f303 	lsl.w	r3, r2, r3
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	4313      	orrs	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	2b03      	cmp	r3, #3
 80021f0:	d017      	beq.n	8002222 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	68db      	ldr	r3, [r3, #12]
 80021f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	005b      	lsls	r3, r3, #1
 80021fc:	2203      	movs	r2, #3
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43db      	mvns	r3, r3
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	4013      	ands	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	fa02 f303 	lsl.w	r3, r2, r3
 8002216:	69ba      	ldr	r2, [r7, #24]
 8002218:	4313      	orrs	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 0303 	and.w	r3, r3, #3
 800222a:	2b02      	cmp	r3, #2
 800222c:	d123      	bne.n	8002276 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	08da      	lsrs	r2, r3, #3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	3208      	adds	r2, #8
 8002236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f003 0307 	and.w	r3, r3, #7
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	220f      	movs	r2, #15
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43db      	mvns	r3, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4013      	ands	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	691a      	ldr	r2, [r3, #16]
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	f003 0307 	and.w	r3, r3, #7
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	4313      	orrs	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	08da      	lsrs	r2, r3, #3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	3208      	adds	r2, #8
 8002270:	69b9      	ldr	r1, [r7, #24]
 8002272:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	2203      	movs	r2, #3
 8002282:	fa02 f303 	lsl.w	r3, r2, r3
 8002286:	43db      	mvns	r3, r3
 8002288:	69ba      	ldr	r2, [r7, #24]
 800228a:	4013      	ands	r3, r2
 800228c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f003 0203 	and.w	r2, r3, #3
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	f000 80e0 	beq.w	8002478 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002378 <HAL_GPIO_Init+0x238>)
 80022ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022be:	4a2e      	ldr	r2, [pc, #184]	@ (8002378 <HAL_GPIO_Init+0x238>)
 80022c0:	f043 0302 	orr.w	r3, r3, #2
 80022c4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80022c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002378 <HAL_GPIO_Init+0x238>)
 80022ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	60fb      	str	r3, [r7, #12]
 80022d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022d6:	4a29      	ldr	r2, [pc, #164]	@ (800237c <HAL_GPIO_Init+0x23c>)
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	089b      	lsrs	r3, r3, #2
 80022dc:	3302      	adds	r3, #2
 80022de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f003 0303 	and.w	r3, r3, #3
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	220f      	movs	r2, #15
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4013      	ands	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a20      	ldr	r2, [pc, #128]	@ (8002380 <HAL_GPIO_Init+0x240>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d052      	beq.n	80023a8 <HAL_GPIO_Init+0x268>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a1f      	ldr	r2, [pc, #124]	@ (8002384 <HAL_GPIO_Init+0x244>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d031      	beq.n	800236e <HAL_GPIO_Init+0x22e>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a1e      	ldr	r2, [pc, #120]	@ (8002388 <HAL_GPIO_Init+0x248>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d02b      	beq.n	800236a <HAL_GPIO_Init+0x22a>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a1d      	ldr	r2, [pc, #116]	@ (800238c <HAL_GPIO_Init+0x24c>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d025      	beq.n	8002366 <HAL_GPIO_Init+0x226>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a1c      	ldr	r2, [pc, #112]	@ (8002390 <HAL_GPIO_Init+0x250>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d01f      	beq.n	8002362 <HAL_GPIO_Init+0x222>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a1b      	ldr	r2, [pc, #108]	@ (8002394 <HAL_GPIO_Init+0x254>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d019      	beq.n	800235e <HAL_GPIO_Init+0x21e>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a1a      	ldr	r2, [pc, #104]	@ (8002398 <HAL_GPIO_Init+0x258>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d013      	beq.n	800235a <HAL_GPIO_Init+0x21a>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a19      	ldr	r2, [pc, #100]	@ (800239c <HAL_GPIO_Init+0x25c>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d00d      	beq.n	8002356 <HAL_GPIO_Init+0x216>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a18      	ldr	r2, [pc, #96]	@ (80023a0 <HAL_GPIO_Init+0x260>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d007      	beq.n	8002352 <HAL_GPIO_Init+0x212>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a17      	ldr	r2, [pc, #92]	@ (80023a4 <HAL_GPIO_Init+0x264>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d101      	bne.n	800234e <HAL_GPIO_Init+0x20e>
 800234a:	2309      	movs	r3, #9
 800234c:	e02d      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 800234e:	230a      	movs	r3, #10
 8002350:	e02b      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 8002352:	2308      	movs	r3, #8
 8002354:	e029      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 8002356:	2307      	movs	r3, #7
 8002358:	e027      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 800235a:	2306      	movs	r3, #6
 800235c:	e025      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 800235e:	2305      	movs	r3, #5
 8002360:	e023      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 8002362:	2304      	movs	r3, #4
 8002364:	e021      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 8002366:	2303      	movs	r3, #3
 8002368:	e01f      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 800236a:	2302      	movs	r3, #2
 800236c:	e01d      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 800236e:	2301      	movs	r3, #1
 8002370:	e01b      	b.n	80023aa <HAL_GPIO_Init+0x26a>
 8002372:	bf00      	nop
 8002374:	58000080 	.word	0x58000080
 8002378:	58024400 	.word	0x58024400
 800237c:	58000400 	.word	0x58000400
 8002380:	58020000 	.word	0x58020000
 8002384:	58020400 	.word	0x58020400
 8002388:	58020800 	.word	0x58020800
 800238c:	58020c00 	.word	0x58020c00
 8002390:	58021000 	.word	0x58021000
 8002394:	58021400 	.word	0x58021400
 8002398:	58021800 	.word	0x58021800
 800239c:	58021c00 	.word	0x58021c00
 80023a0:	58022000 	.word	0x58022000
 80023a4:	58022400 	.word	0x58022400
 80023a8:	2300      	movs	r3, #0
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	f002 0203 	and.w	r2, r2, #3
 80023b0:	0092      	lsls	r2, r2, #2
 80023b2:	4093      	lsls	r3, r2
 80023b4:	69ba      	ldr	r2, [r7, #24]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023ba:	4938      	ldr	r1, [pc, #224]	@ (800249c <HAL_GPIO_Init+0x35c>)
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	089b      	lsrs	r3, r3, #2
 80023c0:	3302      	adds	r3, #2
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	43db      	mvns	r3, r3
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	4013      	ands	r3, r2
 80023d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d003      	beq.n	80023ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80023ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80023f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	43db      	mvns	r3, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4013      	ands	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	4313      	orrs	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800241c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	43db      	mvns	r3, r3
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	4013      	ands	r3, r2
 8002432:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243c:	2b00      	cmp	r3, #0
 800243e:	d003      	beq.n	8002448 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	4313      	orrs	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	43db      	mvns	r3, r3
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	4013      	ands	r3, r2
 800245c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800246a:	69ba      	ldr	r2, [r7, #24]
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	3301      	adds	r3, #1
 800247c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	fa22 f303 	lsr.w	r3, r2, r3
 8002488:	2b00      	cmp	r3, #0
 800248a:	f47f ae63 	bne.w	8002154 <HAL_GPIO_Init+0x14>
  }
}
 800248e:	bf00      	nop
 8002490:	bf00      	nop
 8002492:	3724      	adds	r7, #36	@ 0x24
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	58000400 	.word	0x58000400

080024a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	460b      	mov	r3, r1
 80024aa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024b2:	887a      	ldrh	r2, [r7, #2]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4013      	ands	r3, r2
 80024b8:	041a      	lsls	r2, r3, #16
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	43d9      	mvns	r1, r3
 80024be:	887b      	ldrh	r3, [r7, #2]
 80024c0:	400b      	ands	r3, r1
 80024c2:	431a      	orrs	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	619a      	str	r2, [r3, #24]
}
 80024c8:	bf00      	nop
 80024ca:	3714      	adds	r7, #20
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80024dc:	4a08      	ldr	r2, [pc, #32]	@ (8002500 <HAL_HSEM_FastTake+0x2c>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	3320      	adds	r3, #32
 80024e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e6:	4a07      	ldr	r2, [pc, #28]	@ (8002504 <HAL_HSEM_FastTake+0x30>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d101      	bne.n	80024f0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80024ec:	2300      	movs	r3, #0
 80024ee:	e000      	b.n	80024f2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	58026400 	.word	0x58026400
 8002504:	80000300 	.word	0x80000300

08002508 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002512:	4906      	ldr	r1, [pc, #24]	@ (800252c <HAL_HSEM_Release+0x24>)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	58026400 	.word	0x58026400

08002530 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002538:	4b29      	ldr	r3, [pc, #164]	@ (80025e0 <HAL_PWREx_ConfigSupply+0xb0>)
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	f003 0307 	and.w	r3, r3, #7
 8002540:	2b06      	cmp	r3, #6
 8002542:	d00a      	beq.n	800255a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002544:	4b26      	ldr	r3, [pc, #152]	@ (80025e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	429a      	cmp	r2, r3
 8002550:	d001      	beq.n	8002556 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e040      	b.n	80025d8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002556:	2300      	movs	r3, #0
 8002558:	e03e      	b.n	80025d8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800255a:	4b21      	ldr	r3, [pc, #132]	@ (80025e0 <HAL_PWREx_ConfigSupply+0xb0>)
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002562:	491f      	ldr	r1, [pc, #124]	@ (80025e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	4313      	orrs	r3, r2
 8002568:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800256a:	f7ff f8a9 	bl	80016c0 <HAL_GetTick>
 800256e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002570:	e009      	b.n	8002586 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002572:	f7ff f8a5 	bl	80016c0 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002580:	d901      	bls.n	8002586 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e028      	b.n	80025d8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002586:	4b16      	ldr	r3, [pc, #88]	@ (80025e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800258e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002592:	d1ee      	bne.n	8002572 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b1e      	cmp	r3, #30
 8002598:	d008      	beq.n	80025ac <HAL_PWREx_ConfigSupply+0x7c>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2b2e      	cmp	r3, #46	@ 0x2e
 800259e:	d005      	beq.n	80025ac <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b1d      	cmp	r3, #29
 80025a4:	d002      	beq.n	80025ac <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b2d      	cmp	r3, #45	@ 0x2d
 80025aa:	d114      	bne.n	80025d6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80025ac:	f7ff f888 	bl	80016c0 <HAL_GetTick>
 80025b0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80025b2:	e009      	b.n	80025c8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80025b4:	f7ff f884 	bl	80016c0 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80025c2:	d901      	bls.n	80025c8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e007      	b.n	80025d8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80025c8:	4b05      	ldr	r3, [pc, #20]	@ (80025e0 <HAL_PWREx_ConfigSupply+0xb0>)
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80025d4:	d1ee      	bne.n	80025b4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}
 80025e0:	58024800 	.word	0x58024800

080025e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08c      	sub	sp, #48	@ 0x30
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d102      	bne.n	80025f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	f000 bc48 	b.w	8002e88 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	2b00      	cmp	r3, #0
 8002602:	f000 8088 	beq.w	8002716 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002606:	4b99      	ldr	r3, [pc, #612]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800260e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002610:	4b96      	ldr	r3, [pc, #600]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002614:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002618:	2b10      	cmp	r3, #16
 800261a:	d007      	beq.n	800262c <HAL_RCC_OscConfig+0x48>
 800261c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800261e:	2b18      	cmp	r3, #24
 8002620:	d111      	bne.n	8002646 <HAL_RCC_OscConfig+0x62>
 8002622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002624:	f003 0303 	and.w	r3, r3, #3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d10c      	bne.n	8002646 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262c:	4b8f      	ldr	r3, [pc, #572]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002634:	2b00      	cmp	r3, #0
 8002636:	d06d      	beq.n	8002714 <HAL_RCC_OscConfig+0x130>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d169      	bne.n	8002714 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	f000 bc21 	b.w	8002e88 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800264e:	d106      	bne.n	800265e <HAL_RCC_OscConfig+0x7a>
 8002650:	4b86      	ldr	r3, [pc, #536]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a85      	ldr	r2, [pc, #532]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002656:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800265a:	6013      	str	r3, [r2, #0]
 800265c:	e02e      	b.n	80026bc <HAL_RCC_OscConfig+0xd8>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d10c      	bne.n	8002680 <HAL_RCC_OscConfig+0x9c>
 8002666:	4b81      	ldr	r3, [pc, #516]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a80      	ldr	r2, [pc, #512]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 800266c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002670:	6013      	str	r3, [r2, #0]
 8002672:	4b7e      	ldr	r3, [pc, #504]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a7d      	ldr	r2, [pc, #500]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002678:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800267c:	6013      	str	r3, [r2, #0]
 800267e:	e01d      	b.n	80026bc <HAL_RCC_OscConfig+0xd8>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002688:	d10c      	bne.n	80026a4 <HAL_RCC_OscConfig+0xc0>
 800268a:	4b78      	ldr	r3, [pc, #480]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a77      	ldr	r2, [pc, #476]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002690:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002694:	6013      	str	r3, [r2, #0]
 8002696:	4b75      	ldr	r3, [pc, #468]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a74      	ldr	r2, [pc, #464]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 800269c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80026a0:	6013      	str	r3, [r2, #0]
 80026a2:	e00b      	b.n	80026bc <HAL_RCC_OscConfig+0xd8>
 80026a4:	4b71      	ldr	r3, [pc, #452]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a70      	ldr	r2, [pc, #448]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80026aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026ae:	6013      	str	r3, [r2, #0]
 80026b0:	4b6e      	ldr	r3, [pc, #440]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a6d      	ldr	r2, [pc, #436]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80026b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80026ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d013      	beq.n	80026ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c4:	f7fe fffc 	bl	80016c0 <HAL_GetTick>
 80026c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026cc:	f7fe fff8 	bl	80016c0 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b64      	cmp	r3, #100	@ 0x64
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e3d4      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026de:	4b63      	ldr	r3, [pc, #396]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f0      	beq.n	80026cc <HAL_RCC_OscConfig+0xe8>
 80026ea:	e014      	b.n	8002716 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026ec:	f7fe ffe8 	bl	80016c0 <HAL_GetTick>
 80026f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026f2:	e008      	b.n	8002706 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026f4:	f7fe ffe4 	bl	80016c0 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b64      	cmp	r3, #100	@ 0x64
 8002700:	d901      	bls.n	8002706 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e3c0      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002706:	4b59      	ldr	r3, [pc, #356]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f0      	bne.n	80026f4 <HAL_RCC_OscConfig+0x110>
 8002712:	e000      	b.n	8002716 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002714:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0302 	and.w	r3, r3, #2
 800271e:	2b00      	cmp	r3, #0
 8002720:	f000 80ca 	beq.w	80028b8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002724:	4b51      	ldr	r3, [pc, #324]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800272c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800272e:	4b4f      	ldr	r3, [pc, #316]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002732:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002734:	6a3b      	ldr	r3, [r7, #32]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d007      	beq.n	800274a <HAL_RCC_OscConfig+0x166>
 800273a:	6a3b      	ldr	r3, [r7, #32]
 800273c:	2b18      	cmp	r3, #24
 800273e:	d156      	bne.n	80027ee <HAL_RCC_OscConfig+0x20a>
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d151      	bne.n	80027ee <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800274a:	4b48      	ldr	r3, [pc, #288]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0304 	and.w	r3, r3, #4
 8002752:	2b00      	cmp	r3, #0
 8002754:	d005      	beq.n	8002762 <HAL_RCC_OscConfig+0x17e>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	e392      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002762:	4b42      	ldr	r3, [pc, #264]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f023 0219 	bic.w	r2, r3, #25
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	493f      	ldr	r1, [pc, #252]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002770:	4313      	orrs	r3, r2
 8002772:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002774:	f7fe ffa4 	bl	80016c0 <HAL_GetTick>
 8002778:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800277c:	f7fe ffa0 	bl	80016c0 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e37c      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800278e:	4b37      	ldr	r3, [pc, #220]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0304 	and.w	r3, r3, #4
 8002796:	2b00      	cmp	r3, #0
 8002798:	d0f0      	beq.n	800277c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800279a:	f7fe ff9d 	bl	80016d8 <HAL_GetREVID>
 800279e:	4603      	mov	r3, r0
 80027a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d817      	bhi.n	80027d8 <HAL_RCC_OscConfig+0x1f4>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	2b40      	cmp	r3, #64	@ 0x40
 80027ae:	d108      	bne.n	80027c2 <HAL_RCC_OscConfig+0x1de>
 80027b0:	4b2e      	ldr	r3, [pc, #184]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80027b8:	4a2c      	ldr	r2, [pc, #176]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80027ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027be:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027c0:	e07a      	b.n	80028b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c2:	4b2a      	ldr	r3, [pc, #168]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691b      	ldr	r3, [r3, #16]
 80027ce:	031b      	lsls	r3, r3, #12
 80027d0:	4926      	ldr	r1, [pc, #152]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80027d2:	4313      	orrs	r3, r2
 80027d4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027d6:	e06f      	b.n	80028b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027d8:	4b24      	ldr	r3, [pc, #144]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	061b      	lsls	r3, r3, #24
 80027e6:	4921      	ldr	r1, [pc, #132]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027ec:	e064      	b.n	80028b8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d047      	beq.n	8002886 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027f6:	4b1d      	ldr	r3, [pc, #116]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f023 0219 	bic.w	r2, r3, #25
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	491a      	ldr	r1, [pc, #104]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002804:	4313      	orrs	r3, r2
 8002806:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002808:	f7fe ff5a 	bl	80016c0 <HAL_GetTick>
 800280c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002810:	f7fe ff56 	bl	80016c0 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b02      	cmp	r3, #2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e332      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002822:	4b12      	ldr	r3, [pc, #72]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0304 	and.w	r3, r3, #4
 800282a:	2b00      	cmp	r3, #0
 800282c:	d0f0      	beq.n	8002810 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282e:	f7fe ff53 	bl	80016d8 <HAL_GetREVID>
 8002832:	4603      	mov	r3, r0
 8002834:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002838:	4293      	cmp	r3, r2
 800283a:	d819      	bhi.n	8002870 <HAL_RCC_OscConfig+0x28c>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	2b40      	cmp	r3, #64	@ 0x40
 8002842:	d108      	bne.n	8002856 <HAL_RCC_OscConfig+0x272>
 8002844:	4b09      	ldr	r3, [pc, #36]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800284c:	4a07      	ldr	r2, [pc, #28]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 800284e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002852:	6053      	str	r3, [r2, #4]
 8002854:	e030      	b.n	80028b8 <HAL_RCC_OscConfig+0x2d4>
 8002856:	4b05      	ldr	r3, [pc, #20]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	031b      	lsls	r3, r3, #12
 8002864:	4901      	ldr	r1, [pc, #4]	@ (800286c <HAL_RCC_OscConfig+0x288>)
 8002866:	4313      	orrs	r3, r2
 8002868:	604b      	str	r3, [r1, #4]
 800286a:	e025      	b.n	80028b8 <HAL_RCC_OscConfig+0x2d4>
 800286c:	58024400 	.word	0x58024400
 8002870:	4b9a      	ldr	r3, [pc, #616]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
 800287c:	061b      	lsls	r3, r3, #24
 800287e:	4997      	ldr	r1, [pc, #604]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002880:	4313      	orrs	r3, r2
 8002882:	604b      	str	r3, [r1, #4]
 8002884:	e018      	b.n	80028b8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002886:	4b95      	ldr	r3, [pc, #596]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a94      	ldr	r2, [pc, #592]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 800288c:	f023 0301 	bic.w	r3, r3, #1
 8002890:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002892:	f7fe ff15 	bl	80016c0 <HAL_GetTick>
 8002896:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002898:	e008      	b.n	80028ac <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800289a:	f7fe ff11 	bl	80016c0 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	2b02      	cmp	r3, #2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e2ed      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80028ac:	4b8b      	ldr	r3, [pc, #556]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d1f0      	bne.n	800289a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0310 	and.w	r3, r3, #16
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 80a9 	beq.w	8002a18 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028c6:	4b85      	ldr	r3, [pc, #532]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80028c8:	691b      	ldr	r3, [r3, #16]
 80028ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80028ce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80028d0:	4b82      	ldr	r3, [pc, #520]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80028d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	2b08      	cmp	r3, #8
 80028da:	d007      	beq.n	80028ec <HAL_RCC_OscConfig+0x308>
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	2b18      	cmp	r3, #24
 80028e0:	d13a      	bne.n	8002958 <HAL_RCC_OscConfig+0x374>
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f003 0303 	and.w	r3, r3, #3
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d135      	bne.n	8002958 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028ec:	4b7b      	ldr	r3, [pc, #492]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_RCC_OscConfig+0x320>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	69db      	ldr	r3, [r3, #28]
 80028fc:	2b80      	cmp	r3, #128	@ 0x80
 80028fe:	d001      	beq.n	8002904 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e2c1      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002904:	f7fe fee8 	bl	80016d8 <HAL_GetREVID>
 8002908:	4603      	mov	r3, r0
 800290a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800290e:	4293      	cmp	r3, r2
 8002910:	d817      	bhi.n	8002942 <HAL_RCC_OscConfig+0x35e>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	2b20      	cmp	r3, #32
 8002918:	d108      	bne.n	800292c <HAL_RCC_OscConfig+0x348>
 800291a:	4b70      	ldr	r3, [pc, #448]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002922:	4a6e      	ldr	r2, [pc, #440]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002924:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002928:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800292a:	e075      	b.n	8002a18 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800292c:	4b6b      	ldr	r3, [pc, #428]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	069b      	lsls	r3, r3, #26
 800293a:	4968      	ldr	r1, [pc, #416]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 800293c:	4313      	orrs	r3, r2
 800293e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002940:	e06a      	b.n	8002a18 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002942:	4b66      	ldr	r3, [pc, #408]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	061b      	lsls	r3, r3, #24
 8002950:	4962      	ldr	r1, [pc, #392]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002952:	4313      	orrs	r3, r2
 8002954:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002956:	e05f      	b.n	8002a18 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	69db      	ldr	r3, [r3, #28]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d042      	beq.n	80029e6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002960:	4b5e      	ldr	r3, [pc, #376]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a5d      	ldr	r2, [pc, #372]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002966:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800296a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296c:	f7fe fea8 	bl	80016c0 <HAL_GetTick>
 8002970:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002972:	e008      	b.n	8002986 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002974:	f7fe fea4 	bl	80016c0 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b02      	cmp	r3, #2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e280      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002986:	4b55      	ldr	r3, [pc, #340]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800298e:	2b00      	cmp	r3, #0
 8002990:	d0f0      	beq.n	8002974 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002992:	f7fe fea1 	bl	80016d8 <HAL_GetREVID>
 8002996:	4603      	mov	r3, r0
 8002998:	f241 0203 	movw	r2, #4099	@ 0x1003
 800299c:	4293      	cmp	r3, r2
 800299e:	d817      	bhi.n	80029d0 <HAL_RCC_OscConfig+0x3ec>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	2b20      	cmp	r3, #32
 80029a6:	d108      	bne.n	80029ba <HAL_RCC_OscConfig+0x3d6>
 80029a8:	4b4c      	ldr	r3, [pc, #304]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80029b0:	4a4a      	ldr	r2, [pc, #296]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80029b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80029b6:	6053      	str	r3, [r2, #4]
 80029b8:	e02e      	b.n	8002a18 <HAL_RCC_OscConfig+0x434>
 80029ba:	4b48      	ldr	r3, [pc, #288]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	069b      	lsls	r3, r3, #26
 80029c8:	4944      	ldr	r1, [pc, #272]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80029ca:	4313      	orrs	r3, r2
 80029cc:	604b      	str	r3, [r1, #4]
 80029ce:	e023      	b.n	8002a18 <HAL_RCC_OscConfig+0x434>
 80029d0:	4b42      	ldr	r3, [pc, #264]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	061b      	lsls	r3, r3, #24
 80029de:	493f      	ldr	r1, [pc, #252]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	60cb      	str	r3, [r1, #12]
 80029e4:	e018      	b.n	8002a18 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80029e6:	4b3d      	ldr	r3, [pc, #244]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a3c      	ldr	r2, [pc, #240]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 80029ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029f2:	f7fe fe65 	bl	80016c0 <HAL_GetTick>
 80029f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029f8:	e008      	b.n	8002a0c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80029fa:	f7fe fe61 	bl	80016c0 <HAL_GetTick>
 80029fe:	4602      	mov	r2, r0
 8002a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	2b02      	cmp	r3, #2
 8002a06:	d901      	bls.n	8002a0c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002a08:	2303      	movs	r3, #3
 8002a0a:	e23d      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002a0c:	4b33      	ldr	r3, [pc, #204]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d1f0      	bne.n	80029fa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f003 0308 	and.w	r3, r3, #8
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d036      	beq.n	8002a92 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	695b      	ldr	r3, [r3, #20]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d019      	beq.n	8002a60 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002a2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a30:	4a2a      	ldr	r2, [pc, #168]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002a32:	f043 0301 	orr.w	r3, r3, #1
 8002a36:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a38:	f7fe fe42 	bl	80016c0 <HAL_GetTick>
 8002a3c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a3e:	e008      	b.n	8002a52 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a40:	f7fe fe3e 	bl	80016c0 <HAL_GetTick>
 8002a44:	4602      	mov	r2, r0
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d901      	bls.n	8002a52 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e21a      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a52:	4b22      	ldr	r3, [pc, #136]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002a54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a56:	f003 0302 	and.w	r3, r3, #2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d0f0      	beq.n	8002a40 <HAL_RCC_OscConfig+0x45c>
 8002a5e:	e018      	b.n	8002a92 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a60:	4b1e      	ldr	r3, [pc, #120]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002a62:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a64:	4a1d      	ldr	r2, [pc, #116]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002a66:	f023 0301 	bic.w	r3, r3, #1
 8002a6a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a6c:	f7fe fe28 	bl	80016c0 <HAL_GetTick>
 8002a70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a72:	e008      	b.n	8002a86 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a74:	f7fe fe24 	bl	80016c0 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d901      	bls.n	8002a86 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e200      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a86:	4b15      	ldr	r3, [pc, #84]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002a88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a8a:	f003 0302 	and.w	r3, r3, #2
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d1f0      	bne.n	8002a74 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0320 	and.w	r3, r3, #32
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d039      	beq.n	8002b12 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d01c      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a0c      	ldr	r2, [pc, #48]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002aac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ab0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ab2:	f7fe fe05 	bl	80016c0 <HAL_GetTick>
 8002ab6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ab8:	e008      	b.n	8002acc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002aba:	f7fe fe01 	bl	80016c0 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d901      	bls.n	8002acc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e1dd      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002acc:	4b03      	ldr	r3, [pc, #12]	@ (8002adc <HAL_RCC_OscConfig+0x4f8>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d0f0      	beq.n	8002aba <HAL_RCC_OscConfig+0x4d6>
 8002ad8:	e01b      	b.n	8002b12 <HAL_RCC_OscConfig+0x52e>
 8002ada:	bf00      	nop
 8002adc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ae0:	4b9b      	ldr	r3, [pc, #620]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a9a      	ldr	r2, [pc, #616]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002ae6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002aea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002aec:	f7fe fde8 	bl	80016c0 <HAL_GetTick>
 8002af0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002af4:	f7fe fde4 	bl	80016c0 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e1c0      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002b06:	4b92      	ldr	r3, [pc, #584]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0304 	and.w	r3, r3, #4
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	f000 8081 	beq.w	8002c22 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002b20:	4b8c      	ldr	r3, [pc, #560]	@ (8002d54 <HAL_RCC_OscConfig+0x770>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a8b      	ldr	r2, [pc, #556]	@ (8002d54 <HAL_RCC_OscConfig+0x770>)
 8002b26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b2c:	f7fe fdc8 	bl	80016c0 <HAL_GetTick>
 8002b30:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b34:	f7fe fdc4 	bl	80016c0 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b64      	cmp	r3, #100	@ 0x64
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e1a0      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b46:	4b83      	ldr	r3, [pc, #524]	@ (8002d54 <HAL_RCC_OscConfig+0x770>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0f0      	beq.n	8002b34 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d106      	bne.n	8002b68 <HAL_RCC_OscConfig+0x584>
 8002b5a:	4b7d      	ldr	r3, [pc, #500]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b5e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b66:	e02d      	b.n	8002bc4 <HAL_RCC_OscConfig+0x5e0>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10c      	bne.n	8002b8a <HAL_RCC_OscConfig+0x5a6>
 8002b70:	4b77      	ldr	r3, [pc, #476]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b74:	4a76      	ldr	r2, [pc, #472]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b76:	f023 0301 	bic.w	r3, r3, #1
 8002b7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b7c:	4b74      	ldr	r3, [pc, #464]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b80:	4a73      	ldr	r2, [pc, #460]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b82:	f023 0304 	bic.w	r3, r3, #4
 8002b86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b88:	e01c      	b.n	8002bc4 <HAL_RCC_OscConfig+0x5e0>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	2b05      	cmp	r3, #5
 8002b90:	d10c      	bne.n	8002bac <HAL_RCC_OscConfig+0x5c8>
 8002b92:	4b6f      	ldr	r3, [pc, #444]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b96:	4a6e      	ldr	r2, [pc, #440]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002b98:	f043 0304 	orr.w	r3, r3, #4
 8002b9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b9e:	4b6c      	ldr	r3, [pc, #432]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ba2:	4a6b      	ldr	r2, [pc, #428]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002ba4:	f043 0301 	orr.w	r3, r3, #1
 8002ba8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002baa:	e00b      	b.n	8002bc4 <HAL_RCC_OscConfig+0x5e0>
 8002bac:	4b68      	ldr	r3, [pc, #416]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb0:	4a67      	ldr	r2, [pc, #412]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002bb2:	f023 0301 	bic.w	r3, r3, #1
 8002bb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002bb8:	4b65      	ldr	r3, [pc, #404]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bbc:	4a64      	ldr	r2, [pc, #400]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002bbe:	f023 0304 	bic.w	r3, r3, #4
 8002bc2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d015      	beq.n	8002bf8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bcc:	f7fe fd78 	bl	80016c0 <HAL_GetTick>
 8002bd0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bd2:	e00a      	b.n	8002bea <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bd4:	f7fe fd74 	bl	80016c0 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e14e      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bea:	4b59      	ldr	r3, [pc, #356]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0ee      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x5f0>
 8002bf6:	e014      	b.n	8002c22 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bf8:	f7fe fd62 	bl	80016c0 <HAL_GetTick>
 8002bfc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bfe:	e00a      	b.n	8002c16 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c00:	f7fe fd5e 	bl	80016c0 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e138      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c16:	4b4e      	ldr	r3, [pc, #312]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d1ee      	bne.n	8002c00 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f000 812d 	beq.w	8002e86 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002c2c:	4b48      	ldr	r3, [pc, #288]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002c2e:	691b      	ldr	r3, [r3, #16]
 8002c30:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c34:	2b18      	cmp	r3, #24
 8002c36:	f000 80bd 	beq.w	8002db4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c3e:	2b02      	cmp	r3, #2
 8002c40:	f040 809e 	bne.w	8002d80 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c44:	4b42      	ldr	r3, [pc, #264]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a41      	ldr	r2, [pc, #260]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002c4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c50:	f7fe fd36 	bl	80016c0 <HAL_GetTick>
 8002c54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c58:	f7fe fd32 	bl	80016c0 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e10e      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c6a:	4b39      	ldr	r3, [pc, #228]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1f0      	bne.n	8002c58 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c76:	4b36      	ldr	r3, [pc, #216]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002c78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c7a:	4b37      	ldr	r3, [pc, #220]	@ (8002d58 <HAL_RCC_OscConfig+0x774>)
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c86:	0112      	lsls	r2, r2, #4
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	4931      	ldr	r1, [pc, #196]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	628b      	str	r3, [r1, #40]	@ 0x28
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c94:	3b01      	subs	r3, #1
 8002c96:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	025b      	lsls	r3, r3, #9
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002caa:	3b01      	subs	r3, #1
 8002cac:	041b      	lsls	r3, r3, #16
 8002cae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	061b      	lsls	r3, r3, #24
 8002cbc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002cc0:	4923      	ldr	r1, [pc, #140]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002cc6:	4b22      	ldr	r3, [pc, #136]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cca:	4a21      	ldr	r2, [pc, #132]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002ccc:	f023 0301 	bic.w	r3, r3, #1
 8002cd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002cd4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002cd6:	4b21      	ldr	r3, [pc, #132]	@ (8002d5c <HAL_RCC_OscConfig+0x778>)
 8002cd8:	4013      	ands	r3, r2
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002cde:	00d2      	lsls	r2, r2, #3
 8002ce0:	491b      	ldr	r1, [pc, #108]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cea:	f023 020c 	bic.w	r2, r3, #12
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf2:	4917      	ldr	r1, [pc, #92]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002cf4:	4313      	orrs	r3, r2
 8002cf6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002cf8:	4b15      	ldr	r3, [pc, #84]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfc:	f023 0202 	bic.w	r2, r3, #2
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d04:	4912      	ldr	r1, [pc, #72]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d06:	4313      	orrs	r3, r2
 8002d08:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002d0a:	4b11      	ldr	r3, [pc, #68]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0e:	4a10      	ldr	r2, [pc, #64]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d16:	4b0e      	ldr	r3, [pc, #56]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d1a:	4a0d      	ldr	r2, [pc, #52]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002d22:	4b0b      	ldr	r3, [pc, #44]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d26:	4a0a      	ldr	r2, [pc, #40]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002d2e:	4b08      	ldr	r3, [pc, #32]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d32:	4a07      	ldr	r2, [pc, #28]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d3a:	4b05      	ldr	r3, [pc, #20]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a04      	ldr	r2, [pc, #16]	@ (8002d50 <HAL_RCC_OscConfig+0x76c>)
 8002d40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d46:	f7fe fcbb 	bl	80016c0 <HAL_GetTick>
 8002d4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d4c:	e011      	b.n	8002d72 <HAL_RCC_OscConfig+0x78e>
 8002d4e:	bf00      	nop
 8002d50:	58024400 	.word	0x58024400
 8002d54:	58024800 	.word	0x58024800
 8002d58:	fffffc0c 	.word	0xfffffc0c
 8002d5c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d60:	f7fe fcae 	bl	80016c0 <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e08a      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d72:	4b47      	ldr	r3, [pc, #284]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0f0      	beq.n	8002d60 <HAL_RCC_OscConfig+0x77c>
 8002d7e:	e082      	b.n	8002e86 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d80:	4b43      	ldr	r3, [pc, #268]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a42      	ldr	r2, [pc, #264]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002d86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d8c:	f7fe fc98 	bl	80016c0 <HAL_GetTick>
 8002d90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d94:	f7fe fc94 	bl	80016c0 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e070      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002da6:	4b3a      	ldr	r3, [pc, #232]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1f0      	bne.n	8002d94 <HAL_RCC_OscConfig+0x7b0>
 8002db2:	e068      	b.n	8002e86 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002db4:	4b36      	ldr	r3, [pc, #216]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002dba:	4b35      	ldr	r3, [pc, #212]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	d031      	beq.n	8002e2c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	f003 0203 	and.w	r2, r3, #3
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d12a      	bne.n	8002e2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	091b      	lsrs	r3, r3, #4
 8002dda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d122      	bne.n	8002e2c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002df0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d11a      	bne.n	8002e2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	0a5b      	lsrs	r3, r3, #9
 8002dfa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e02:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d111      	bne.n	8002e2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	0c1b      	lsrs	r3, r3, #16
 8002e0c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e14:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d108      	bne.n	8002e2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	0e1b      	lsrs	r3, r3, #24
 8002e1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e26:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d001      	beq.n	8002e30 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e02b      	b.n	8002e88 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002e30:	4b17      	ldr	r3, [pc, #92]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002e32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e34:	08db      	lsrs	r3, r3, #3
 8002e36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e3a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d01f      	beq.n	8002e86 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002e46:	4b12      	ldr	r3, [pc, #72]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e4a:	4a11      	ldr	r2, [pc, #68]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002e4c:	f023 0301 	bic.w	r3, r3, #1
 8002e50:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e52:	f7fe fc35 	bl	80016c0 <HAL_GetTick>
 8002e56:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002e58:	bf00      	nop
 8002e5a:	f7fe fc31 	bl	80016c0 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d0f9      	beq.n	8002e5a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e66:	4b0a      	ldr	r3, [pc, #40]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002e68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e94 <HAL_RCC_OscConfig+0x8b0>)
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e72:	00d2      	lsls	r2, r2, #3
 8002e74:	4906      	ldr	r1, [pc, #24]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002e7a:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e7e:	4a04      	ldr	r2, [pc, #16]	@ (8002e90 <HAL_RCC_OscConfig+0x8ac>)
 8002e80:	f043 0301 	orr.w	r3, r3, #1
 8002e84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3730      	adds	r7, #48	@ 0x30
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	58024400 	.word	0x58024400
 8002e94:	ffff0007 	.word	0xffff0007

08002e98 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d101      	bne.n	8002eac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e19c      	b.n	80031e6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002eac:	4b8a      	ldr	r3, [pc, #552]	@ (80030d8 <HAL_RCC_ClockConfig+0x240>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 030f 	and.w	r3, r3, #15
 8002eb4:	683a      	ldr	r2, [r7, #0]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d910      	bls.n	8002edc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eba:	4b87      	ldr	r3, [pc, #540]	@ (80030d8 <HAL_RCC_ClockConfig+0x240>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f023 020f 	bic.w	r2, r3, #15
 8002ec2:	4985      	ldr	r1, [pc, #532]	@ (80030d8 <HAL_RCC_ClockConfig+0x240>)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eca:	4b83      	ldr	r3, [pc, #524]	@ (80030d8 <HAL_RCC_ClockConfig+0x240>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d001      	beq.n	8002edc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e184      	b.n	80031e6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0304 	and.w	r3, r3, #4
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d010      	beq.n	8002f0a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	691a      	ldr	r2, [r3, #16]
 8002eec:	4b7b      	ldr	r3, [pc, #492]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002eee:	699b      	ldr	r3, [r3, #24]
 8002ef0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d908      	bls.n	8002f0a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ef8:	4b78      	ldr	r3, [pc, #480]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	4975      	ldr	r1, [pc, #468]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0308 	and.w	r3, r3, #8
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d010      	beq.n	8002f38 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	695a      	ldr	r2, [r3, #20]
 8002f1a:	4b70      	ldr	r3, [pc, #448]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d908      	bls.n	8002f38 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002f26:	4b6d      	ldr	r3, [pc, #436]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	496a      	ldr	r1, [pc, #424]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f34:	4313      	orrs	r3, r2
 8002f36:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0310 	and.w	r3, r3, #16
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d010      	beq.n	8002f66 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	699a      	ldr	r2, [r3, #24]
 8002f48:	4b64      	ldr	r3, [pc, #400]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f4a:	69db      	ldr	r3, [r3, #28]
 8002f4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d908      	bls.n	8002f66 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f54:	4b61      	ldr	r3, [pc, #388]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	495e      	ldr	r1, [pc, #376]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0320 	and.w	r3, r3, #32
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d010      	beq.n	8002f94 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	69da      	ldr	r2, [r3, #28]
 8002f76:	4b59      	ldr	r3, [pc, #356]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f78:	6a1b      	ldr	r3, [r3, #32]
 8002f7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d908      	bls.n	8002f94 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f82:	4b56      	ldr	r3, [pc, #344]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	4953      	ldr	r1, [pc, #332]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d010      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	68da      	ldr	r2, [r3, #12]
 8002fa4:	4b4d      	ldr	r3, [pc, #308]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002fa6:	699b      	ldr	r3, [r3, #24]
 8002fa8:	f003 030f 	and.w	r3, r3, #15
 8002fac:	429a      	cmp	r2, r3
 8002fae:	d908      	bls.n	8002fc2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb0:	4b4a      	ldr	r3, [pc, #296]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	f023 020f 	bic.w	r2, r3, #15
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	4947      	ldr	r1, [pc, #284]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d055      	beq.n	800307a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002fce:	4b43      	ldr	r3, [pc, #268]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	4940      	ldr	r1, [pc, #256]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d107      	bne.n	8002ff8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fe8:	4b3c      	ldr	r3, [pc, #240]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d121      	bne.n	8003038 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e0f6      	b.n	80031e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	2b03      	cmp	r3, #3
 8002ffe:	d107      	bne.n	8003010 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003000:	4b36      	ldr	r3, [pc, #216]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003008:	2b00      	cmp	r3, #0
 800300a:	d115      	bne.n	8003038 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800300c:	2301      	movs	r3, #1
 800300e:	e0ea      	b.n	80031e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d107      	bne.n	8003028 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003018:	4b30      	ldr	r3, [pc, #192]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003020:	2b00      	cmp	r3, #0
 8003022:	d109      	bne.n	8003038 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e0de      	b.n	80031e6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003028:	4b2c      	ldr	r3, [pc, #176]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0304 	and.w	r3, r3, #4
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e0d6      	b.n	80031e6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003038:	4b28      	ldr	r3, [pc, #160]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	f023 0207 	bic.w	r2, r3, #7
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	4925      	ldr	r1, [pc, #148]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8003046:	4313      	orrs	r3, r2
 8003048:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800304a:	f7fe fb39 	bl	80016c0 <HAL_GetTick>
 800304e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003050:	e00a      	b.n	8003068 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003052:	f7fe fb35 	bl	80016c0 <HAL_GetTick>
 8003056:	4602      	mov	r2, r0
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	1ad3      	subs	r3, r2, r3
 800305c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003060:	4293      	cmp	r3, r2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e0be      	b.n	80031e6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003068:	4b1c      	ldr	r3, [pc, #112]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	429a      	cmp	r2, r3
 8003078:	d1eb      	bne.n	8003052 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0302 	and.w	r3, r3, #2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d010      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	68da      	ldr	r2, [r3, #12]
 800308a:	4b14      	ldr	r3, [pc, #80]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 800308c:	699b      	ldr	r3, [r3, #24]
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	429a      	cmp	r2, r3
 8003094:	d208      	bcs.n	80030a8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003096:	4b11      	ldr	r3, [pc, #68]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f023 020f 	bic.w	r2, r3, #15
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	490e      	ldr	r1, [pc, #56]	@ (80030dc <HAL_RCC_ClockConfig+0x244>)
 80030a4:	4313      	orrs	r3, r2
 80030a6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030a8:	4b0b      	ldr	r3, [pc, #44]	@ (80030d8 <HAL_RCC_ClockConfig+0x240>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 030f 	and.w	r3, r3, #15
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d214      	bcs.n	80030e0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b6:	4b08      	ldr	r3, [pc, #32]	@ (80030d8 <HAL_RCC_ClockConfig+0x240>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f023 020f 	bic.w	r2, r3, #15
 80030be:	4906      	ldr	r1, [pc, #24]	@ (80030d8 <HAL_RCC_ClockConfig+0x240>)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c6:	4b04      	ldr	r3, [pc, #16]	@ (80030d8 <HAL_RCC_ClockConfig+0x240>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d005      	beq.n	80030e0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e086      	b.n	80031e6 <HAL_RCC_ClockConfig+0x34e>
 80030d8:	52002000 	.word	0x52002000
 80030dc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d010      	beq.n	800310e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	691a      	ldr	r2, [r3, #16]
 80030f0:	4b3f      	ldr	r3, [pc, #252]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 80030f2:	699b      	ldr	r3, [r3, #24]
 80030f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d208      	bcs.n	800310e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030fc:	4b3c      	ldr	r3, [pc, #240]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 80030fe:	699b      	ldr	r3, [r3, #24]
 8003100:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	4939      	ldr	r1, [pc, #228]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 800310a:	4313      	orrs	r3, r2
 800310c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0308 	and.w	r3, r3, #8
 8003116:	2b00      	cmp	r3, #0
 8003118:	d010      	beq.n	800313c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	695a      	ldr	r2, [r3, #20]
 800311e:	4b34      	ldr	r3, [pc, #208]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 8003120:	69db      	ldr	r3, [r3, #28]
 8003122:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003126:	429a      	cmp	r2, r3
 8003128:	d208      	bcs.n	800313c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800312a:	4b31      	ldr	r3, [pc, #196]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 800312c:	69db      	ldr	r3, [r3, #28]
 800312e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	492e      	ldr	r1, [pc, #184]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 8003138:	4313      	orrs	r3, r2
 800313a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 0310 	and.w	r3, r3, #16
 8003144:	2b00      	cmp	r3, #0
 8003146:	d010      	beq.n	800316a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	699a      	ldr	r2, [r3, #24]
 800314c:	4b28      	ldr	r3, [pc, #160]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 800314e:	69db      	ldr	r3, [r3, #28]
 8003150:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003154:	429a      	cmp	r2, r3
 8003156:	d208      	bcs.n	800316a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003158:	4b25      	ldr	r3, [pc, #148]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 800315a:	69db      	ldr	r3, [r3, #28]
 800315c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	4922      	ldr	r1, [pc, #136]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 8003166:	4313      	orrs	r3, r2
 8003168:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0320 	and.w	r3, r3, #32
 8003172:	2b00      	cmp	r3, #0
 8003174:	d010      	beq.n	8003198 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	69da      	ldr	r2, [r3, #28]
 800317a:	4b1d      	ldr	r3, [pc, #116]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 800317c:	6a1b      	ldr	r3, [r3, #32]
 800317e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003182:	429a      	cmp	r2, r3
 8003184:	d208      	bcs.n	8003198 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003186:	4b1a      	ldr	r3, [pc, #104]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 8003188:	6a1b      	ldr	r3, [r3, #32]
 800318a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	69db      	ldr	r3, [r3, #28]
 8003192:	4917      	ldr	r1, [pc, #92]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 8003194:	4313      	orrs	r3, r2
 8003196:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003198:	f000 f834 	bl	8003204 <HAL_RCC_GetSysClockFreq>
 800319c:	4602      	mov	r2, r0
 800319e:	4b14      	ldr	r3, [pc, #80]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	0a1b      	lsrs	r3, r3, #8
 80031a4:	f003 030f 	and.w	r3, r3, #15
 80031a8:	4912      	ldr	r1, [pc, #72]	@ (80031f4 <HAL_RCC_ClockConfig+0x35c>)
 80031aa:	5ccb      	ldrb	r3, [r1, r3]
 80031ac:	f003 031f 	and.w	r3, r3, #31
 80031b0:	fa22 f303 	lsr.w	r3, r2, r3
 80031b4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80031b6:	4b0e      	ldr	r3, [pc, #56]	@ (80031f0 <HAL_RCC_ClockConfig+0x358>)
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	4a0d      	ldr	r2, [pc, #52]	@ (80031f4 <HAL_RCC_ClockConfig+0x35c>)
 80031c0:	5cd3      	ldrb	r3, [r2, r3]
 80031c2:	f003 031f 	and.w	r3, r3, #31
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	fa22 f303 	lsr.w	r3, r2, r3
 80031cc:	4a0a      	ldr	r2, [pc, #40]	@ (80031f8 <HAL_RCC_ClockConfig+0x360>)
 80031ce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80031d0:	4a0a      	ldr	r2, [pc, #40]	@ (80031fc <HAL_RCC_ClockConfig+0x364>)
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80031d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003200 <HAL_RCC_ClockConfig+0x368>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4618      	mov	r0, r3
 80031dc:	f7fe f8da 	bl	8001394 <HAL_InitTick>
 80031e0:	4603      	mov	r3, r0
 80031e2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3718      	adds	r7, #24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	58024400 	.word	0x58024400
 80031f4:	08008850 	.word	0x08008850
 80031f8:	24000004 	.word	0x24000004
 80031fc:	24000000 	.word	0x24000000
 8003200:	24000008 	.word	0x24000008

08003204 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003204:	b480      	push	{r7}
 8003206:	b089      	sub	sp, #36	@ 0x24
 8003208:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800320a:	4bb3      	ldr	r3, [pc, #716]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003212:	2b18      	cmp	r3, #24
 8003214:	f200 8155 	bhi.w	80034c2 <HAL_RCC_GetSysClockFreq+0x2be>
 8003218:	a201      	add	r2, pc, #4	@ (adr r2, 8003220 <HAL_RCC_GetSysClockFreq+0x1c>)
 800321a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800321e:	bf00      	nop
 8003220:	08003285 	.word	0x08003285
 8003224:	080034c3 	.word	0x080034c3
 8003228:	080034c3 	.word	0x080034c3
 800322c:	080034c3 	.word	0x080034c3
 8003230:	080034c3 	.word	0x080034c3
 8003234:	080034c3 	.word	0x080034c3
 8003238:	080034c3 	.word	0x080034c3
 800323c:	080034c3 	.word	0x080034c3
 8003240:	080032ab 	.word	0x080032ab
 8003244:	080034c3 	.word	0x080034c3
 8003248:	080034c3 	.word	0x080034c3
 800324c:	080034c3 	.word	0x080034c3
 8003250:	080034c3 	.word	0x080034c3
 8003254:	080034c3 	.word	0x080034c3
 8003258:	080034c3 	.word	0x080034c3
 800325c:	080034c3 	.word	0x080034c3
 8003260:	080032b1 	.word	0x080032b1
 8003264:	080034c3 	.word	0x080034c3
 8003268:	080034c3 	.word	0x080034c3
 800326c:	080034c3 	.word	0x080034c3
 8003270:	080034c3 	.word	0x080034c3
 8003274:	080034c3 	.word	0x080034c3
 8003278:	080034c3 	.word	0x080034c3
 800327c:	080034c3 	.word	0x080034c3
 8003280:	080032b7 	.word	0x080032b7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003284:	4b94      	ldr	r3, [pc, #592]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0320 	and.w	r3, r3, #32
 800328c:	2b00      	cmp	r3, #0
 800328e:	d009      	beq.n	80032a4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003290:	4b91      	ldr	r3, [pc, #580]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	08db      	lsrs	r3, r3, #3
 8003296:	f003 0303 	and.w	r3, r3, #3
 800329a:	4a90      	ldr	r2, [pc, #576]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 800329c:	fa22 f303 	lsr.w	r3, r2, r3
 80032a0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80032a2:	e111      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80032a4:	4b8d      	ldr	r3, [pc, #564]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032a6:	61bb      	str	r3, [r7, #24]
      break;
 80032a8:	e10e      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80032aa:	4b8d      	ldr	r3, [pc, #564]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80032ac:	61bb      	str	r3, [r7, #24]
      break;
 80032ae:	e10b      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80032b0:	4b8c      	ldr	r3, [pc, #560]	@ (80034e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80032b2:	61bb      	str	r3, [r7, #24]
      break;
 80032b4:	e108      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80032b6:	4b88      	ldr	r3, [pc, #544]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032ba:	f003 0303 	and.w	r3, r3, #3
 80032be:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80032c0:	4b85      	ldr	r3, [pc, #532]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c4:	091b      	lsrs	r3, r3, #4
 80032c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032ca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80032cc:	4b82      	ldr	r3, [pc, #520]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032d0:	f003 0301 	and.w	r3, r3, #1
 80032d4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80032d6:	4b80      	ldr	r3, [pc, #512]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032da:	08db      	lsrs	r3, r3, #3
 80032dc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80032e0:	68fa      	ldr	r2, [r7, #12]
 80032e2:	fb02 f303 	mul.w	r3, r2, r3
 80032e6:	ee07 3a90 	vmov	s15, r3
 80032ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	f000 80e1 	beq.w	80034bc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	f000 8083 	beq.w	8003408 <HAL_RCC_GetSysClockFreq+0x204>
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	2b02      	cmp	r3, #2
 8003306:	f200 80a1 	bhi.w	800344c <HAL_RCC_GetSysClockFreq+0x248>
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d003      	beq.n	8003318 <HAL_RCC_GetSysClockFreq+0x114>
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d056      	beq.n	80033c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003316:	e099      	b.n	800344c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003318:	4b6f      	ldr	r3, [pc, #444]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 0320 	and.w	r3, r3, #32
 8003320:	2b00      	cmp	r3, #0
 8003322:	d02d      	beq.n	8003380 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003324:	4b6c      	ldr	r3, [pc, #432]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	08db      	lsrs	r3, r3, #3
 800332a:	f003 0303 	and.w	r3, r3, #3
 800332e:	4a6b      	ldr	r2, [pc, #428]	@ (80034dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003330:	fa22 f303 	lsr.w	r3, r2, r3
 8003334:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	ee07 3a90 	vmov	s15, r3
 800333c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	ee07 3a90 	vmov	s15, r3
 8003346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800334a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800334e:	4b62      	ldr	r3, [pc, #392]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003356:	ee07 3a90 	vmov	s15, r3
 800335a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800335e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003362:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80034e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800336a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800336e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800337a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800337e:	e087      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	ee07 3a90 	vmov	s15, r3
 8003386:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800338a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80034ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800338e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003392:	4b51      	ldr	r3, [pc, #324]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003396:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800339a:	ee07 3a90 	vmov	s15, r3
 800339e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80033a6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80034e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033c2:	e065      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	ee07 3a90 	vmov	s15, r3
 80033ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80034f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80033d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033d6:	4b40      	ldr	r3, [pc, #256]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033de:	ee07 3a90 	vmov	s15, r3
 80033e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80033ea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80034e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003402:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003406:	e043      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	ee07 3a90 	vmov	s15, r3
 800340e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003412:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80034f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003416:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800341a:	4b2f      	ldr	r3, [pc, #188]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800341c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003422:	ee07 3a90 	vmov	s15, r3
 8003426:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800342a:	ed97 6a02 	vldr	s12, [r7, #8]
 800342e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80034e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003432:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003436:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800343a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800343e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003446:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800344a:	e021      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	ee07 3a90 	vmov	s15, r3
 8003452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003456:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80034f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800345a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800345e:	4b1e      	ldr	r3, [pc, #120]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003466:	ee07 3a90 	vmov	s15, r3
 800346a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800346e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003472:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80034e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800347a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800347e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800348a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800348e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003490:	4b11      	ldr	r3, [pc, #68]	@ (80034d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003492:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003494:	0a5b      	lsrs	r3, r3, #9
 8003496:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800349a:	3301      	adds	r3, #1
 800349c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	ee07 3a90 	vmov	s15, r3
 80034a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80034a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80034ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80034b4:	ee17 3a90 	vmov	r3, s15
 80034b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80034ba:	e005      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	61bb      	str	r3, [r7, #24]
      break;
 80034c0:	e002      	b.n	80034c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80034c2:	4b07      	ldr	r3, [pc, #28]	@ (80034e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80034c4:	61bb      	str	r3, [r7, #24]
      break;
 80034c6:	bf00      	nop
  }

  return sysclockfreq;
 80034c8:	69bb      	ldr	r3, [r7, #24]
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3724      	adds	r7, #36	@ 0x24
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	58024400 	.word	0x58024400
 80034dc:	03d09000 	.word	0x03d09000
 80034e0:	003d0900 	.word	0x003d0900
 80034e4:	017d7840 	.word	0x017d7840
 80034e8:	46000000 	.word	0x46000000
 80034ec:	4c742400 	.word	0x4c742400
 80034f0:	4a742400 	.word	0x4a742400
 80034f4:	4bbebc20 	.word	0x4bbebc20

080034f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034fe:	f7ff fe81 	bl	8003204 <HAL_RCC_GetSysClockFreq>
 8003502:	4602      	mov	r2, r0
 8003504:	4b10      	ldr	r3, [pc, #64]	@ (8003548 <HAL_RCC_GetHCLKFreq+0x50>)
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	0a1b      	lsrs	r3, r3, #8
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	490f      	ldr	r1, [pc, #60]	@ (800354c <HAL_RCC_GetHCLKFreq+0x54>)
 8003510:	5ccb      	ldrb	r3, [r1, r3]
 8003512:	f003 031f 	and.w	r3, r3, #31
 8003516:	fa22 f303 	lsr.w	r3, r2, r3
 800351a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800351c:	4b0a      	ldr	r3, [pc, #40]	@ (8003548 <HAL_RCC_GetHCLKFreq+0x50>)
 800351e:	699b      	ldr	r3, [r3, #24]
 8003520:	f003 030f 	and.w	r3, r3, #15
 8003524:	4a09      	ldr	r2, [pc, #36]	@ (800354c <HAL_RCC_GetHCLKFreq+0x54>)
 8003526:	5cd3      	ldrb	r3, [r2, r3]
 8003528:	f003 031f 	and.w	r3, r3, #31
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	fa22 f303 	lsr.w	r3, r2, r3
 8003532:	4a07      	ldr	r2, [pc, #28]	@ (8003550 <HAL_RCC_GetHCLKFreq+0x58>)
 8003534:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003536:	4a07      	ldr	r2, [pc, #28]	@ (8003554 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800353c:	4b04      	ldr	r3, [pc, #16]	@ (8003550 <HAL_RCC_GetHCLKFreq+0x58>)
 800353e:	681b      	ldr	r3, [r3, #0]
}
 8003540:	4618      	mov	r0, r3
 8003542:	3708      	adds	r7, #8
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}
 8003548:	58024400 	.word	0x58024400
 800354c:	08008850 	.word	0x08008850
 8003550:	24000004 	.word	0x24000004
 8003554:	24000000 	.word	0x24000000

08003558 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800355c:	f7ff ffcc 	bl	80034f8 <HAL_RCC_GetHCLKFreq>
 8003560:	4602      	mov	r2, r0
 8003562:	4b06      	ldr	r3, [pc, #24]	@ (800357c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	091b      	lsrs	r3, r3, #4
 8003568:	f003 0307 	and.w	r3, r3, #7
 800356c:	4904      	ldr	r1, [pc, #16]	@ (8003580 <HAL_RCC_GetPCLK1Freq+0x28>)
 800356e:	5ccb      	ldrb	r3, [r1, r3]
 8003570:	f003 031f 	and.w	r3, r3, #31
 8003574:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003578:	4618      	mov	r0, r3
 800357a:	bd80      	pop	{r7, pc}
 800357c:	58024400 	.word	0x58024400
 8003580:	08008850 	.word	0x08008850

08003584 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003588:	f7ff ffb6 	bl	80034f8 <HAL_RCC_GetHCLKFreq>
 800358c:	4602      	mov	r2, r0
 800358e:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	0a1b      	lsrs	r3, r3, #8
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	4904      	ldr	r1, [pc, #16]	@ (80035ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800359a:	5ccb      	ldrb	r3, [r1, r3]
 800359c:	f003 031f 	and.w	r3, r3, #31
 80035a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	58024400 	.word	0x58024400
 80035ac:	08008850 	.word	0x08008850

080035b0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	223f      	movs	r2, #63	@ 0x3f
 80035be:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80035c0:	4b1a      	ldr	r3, [pc, #104]	@ (800362c <HAL_RCC_GetClockConfig+0x7c>)
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f003 0207 	and.w	r2, r3, #7
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80035cc:	4b17      	ldr	r3, [pc, #92]	@ (800362c <HAL_RCC_GetClockConfig+0x7c>)
 80035ce:	699b      	ldr	r3, [r3, #24]
 80035d0:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 80035d8:	4b14      	ldr	r3, [pc, #80]	@ (800362c <HAL_RCC_GetClockConfig+0x7c>)
 80035da:	699b      	ldr	r3, [r3, #24]
 80035dc:	f003 020f 	and.w	r2, r3, #15
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 80035e4:	4b11      	ldr	r3, [pc, #68]	@ (800362c <HAL_RCC_GetClockConfig+0x7c>)
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 80035f0:	4b0e      	ldr	r3, [pc, #56]	@ (800362c <HAL_RCC_GetClockConfig+0x7c>)
 80035f2:	69db      	ldr	r3, [r3, #28]
 80035f4:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 80035fc:	4b0b      	ldr	r3, [pc, #44]	@ (800362c <HAL_RCC_GetClockConfig+0x7c>)
 80035fe:	69db      	ldr	r3, [r3, #28]
 8003600:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003608:	4b08      	ldr	r3, [pc, #32]	@ (800362c <HAL_RCC_GetClockConfig+0x7c>)
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003614:	4b06      	ldr	r3, [pc, #24]	@ (8003630 <HAL_RCC_GetClockConfig+0x80>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 020f 	and.w	r2, r3, #15
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	601a      	str	r2, [r3, #0]
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	58024400 	.word	0x58024400
 8003630:	52002000 	.word	0x52002000

08003634 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003638:	b0ca      	sub	sp, #296	@ 0x128
 800363a:	af00      	add	r7, sp, #0
 800363c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003640:	2300      	movs	r3, #0
 8003642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003646:	2300      	movs	r3, #0
 8003648:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800364c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003654:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003658:	2500      	movs	r5, #0
 800365a:	ea54 0305 	orrs.w	r3, r4, r5
 800365e:	d049      	beq.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003660:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003664:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003666:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800366a:	d02f      	beq.n	80036cc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800366c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003670:	d828      	bhi.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003672:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003676:	d01a      	beq.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003678:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800367c:	d822      	bhi.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003682:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003686:	d007      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003688:	e01c      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800368a:	4bb8      	ldr	r3, [pc, #736]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800368c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368e:	4ab7      	ldr	r2, [pc, #732]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003690:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003694:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003696:	e01a      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369c:	3308      	adds	r3, #8
 800369e:	2102      	movs	r1, #2
 80036a0:	4618      	mov	r0, r3
 80036a2:	f001 fc8f 	bl	8004fc4 <RCCEx_PLL2_Config>
 80036a6:	4603      	mov	r3, r0
 80036a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80036ac:	e00f      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80036ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036b2:	3328      	adds	r3, #40	@ 0x28
 80036b4:	2102      	movs	r1, #2
 80036b6:	4618      	mov	r0, r3
 80036b8:	f001 fd36 	bl	8005128 <RCCEx_PLL3_Config>
 80036bc:	4603      	mov	r3, r0
 80036be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80036c2:	e004      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036ca:	e000      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80036cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10a      	bne.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80036d6:	4ba5      	ldr	r3, [pc, #660]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036da:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80036de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80036e4:	4aa1      	ldr	r2, [pc, #644]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036e6:	430b      	orrs	r3, r1
 80036e8:	6513      	str	r3, [r2, #80]	@ 0x50
 80036ea:	e003      	b.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80036f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036fc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003700:	f04f 0900 	mov.w	r9, #0
 8003704:	ea58 0309 	orrs.w	r3, r8, r9
 8003708:	d047      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800370a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800370e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003710:	2b04      	cmp	r3, #4
 8003712:	d82a      	bhi.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003714:	a201      	add	r2, pc, #4	@ (adr r2, 800371c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	08003731 	.word	0x08003731
 8003720:	0800373f 	.word	0x0800373f
 8003724:	08003755 	.word	0x08003755
 8003728:	08003773 	.word	0x08003773
 800372c:	08003773 	.word	0x08003773
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003730:	4b8e      	ldr	r3, [pc, #568]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003734:	4a8d      	ldr	r2, [pc, #564]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800373a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800373c:	e01a      	b.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800373e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003742:	3308      	adds	r3, #8
 8003744:	2100      	movs	r1, #0
 8003746:	4618      	mov	r0, r3
 8003748:	f001 fc3c 	bl	8004fc4 <RCCEx_PLL2_Config>
 800374c:	4603      	mov	r3, r0
 800374e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003752:	e00f      	b.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003758:	3328      	adds	r3, #40	@ 0x28
 800375a:	2100      	movs	r1, #0
 800375c:	4618      	mov	r0, r3
 800375e:	f001 fce3 	bl	8005128 <RCCEx_PLL3_Config>
 8003762:	4603      	mov	r3, r0
 8003764:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003768:	e004      	b.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003770:	e000      	b.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003772:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003774:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003778:	2b00      	cmp	r3, #0
 800377a:	d10a      	bne.n	8003792 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800377c:	4b7b      	ldr	r3, [pc, #492]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800377e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003780:	f023 0107 	bic.w	r1, r3, #7
 8003784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003788:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378a:	4a78      	ldr	r2, [pc, #480]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800378c:	430b      	orrs	r3, r1
 800378e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003790:	e003      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003792:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003796:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800379a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800379e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037a2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80037a6:	f04f 0b00 	mov.w	fp, #0
 80037aa:	ea5a 030b 	orrs.w	r3, sl, fp
 80037ae:	d04c      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80037b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037ba:	d030      	beq.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80037bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037c0:	d829      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80037c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80037c4:	d02d      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80037c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80037c8:	d825      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80037ca:	2b80      	cmp	r3, #128	@ 0x80
 80037cc:	d018      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80037ce:	2b80      	cmp	r3, #128	@ 0x80
 80037d0:	d821      	bhi.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d002      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80037d6:	2b40      	cmp	r3, #64	@ 0x40
 80037d8:	d007      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80037da:	e01c      	b.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037dc:	4b63      	ldr	r3, [pc, #396]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e0:	4a62      	ldr	r2, [pc, #392]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80037e8:	e01c      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ee:	3308      	adds	r3, #8
 80037f0:	2100      	movs	r1, #0
 80037f2:	4618      	mov	r0, r3
 80037f4:	f001 fbe6 	bl	8004fc4 <RCCEx_PLL2_Config>
 80037f8:	4603      	mov	r3, r0
 80037fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80037fe:	e011      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003804:	3328      	adds	r3, #40	@ 0x28
 8003806:	2100      	movs	r1, #0
 8003808:	4618      	mov	r0, r3
 800380a:	f001 fc8d 	bl	8005128 <RCCEx_PLL3_Config>
 800380e:	4603      	mov	r3, r0
 8003810:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003814:	e006      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800381c:	e002      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800381e:	bf00      	nop
 8003820:	e000      	b.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003822:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003824:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10a      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800382c:	4b4f      	ldr	r3, [pc, #316]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800382e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003830:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800383a:	4a4c      	ldr	r2, [pc, #304]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800383c:	430b      	orrs	r3, r1
 800383e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003840:	e003      	b.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003842:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003846:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003852:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003856:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800385a:	2300      	movs	r3, #0
 800385c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003860:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003864:	460b      	mov	r3, r1
 8003866:	4313      	orrs	r3, r2
 8003868:	d053      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800386a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800386e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003872:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003876:	d035      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003878:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800387c:	d82e      	bhi.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800387e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003882:	d031      	beq.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003884:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003888:	d828      	bhi.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800388a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800388e:	d01a      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003890:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003894:	d822      	bhi.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003896:	2b00      	cmp	r3, #0
 8003898:	d003      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800389a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800389e:	d007      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80038a0:	e01c      	b.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038a2:	4b32      	ldr	r3, [pc, #200]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038a6:	4a31      	ldr	r2, [pc, #196]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038ae:	e01c      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b4:	3308      	adds	r3, #8
 80038b6:	2100      	movs	r1, #0
 80038b8:	4618      	mov	r0, r3
 80038ba:	f001 fb83 	bl	8004fc4 <RCCEx_PLL2_Config>
 80038be:	4603      	mov	r3, r0
 80038c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80038c4:	e011      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ca:	3328      	adds	r3, #40	@ 0x28
 80038cc:	2100      	movs	r1, #0
 80038ce:	4618      	mov	r0, r3
 80038d0:	f001 fc2a 	bl	8005128 <RCCEx_PLL3_Config>
 80038d4:	4603      	mov	r3, r0
 80038d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038da:	e006      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038e2:	e002      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80038e4:	bf00      	nop
 80038e6:	e000      	b.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80038e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10b      	bne.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80038f2:	4b1e      	ldr	r3, [pc, #120]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80038fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003902:	4a1a      	ldr	r2, [pc, #104]	@ (800396c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003904:	430b      	orrs	r3, r1
 8003906:	6593      	str	r3, [r2, #88]	@ 0x58
 8003908:	e003      	b.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800390a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800390e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800391a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800391e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003922:	2300      	movs	r3, #0
 8003924:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003928:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800392c:	460b      	mov	r3, r1
 800392e:	4313      	orrs	r3, r2
 8003930:	d056      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003936:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800393a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800393e:	d038      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003940:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003944:	d831      	bhi.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003946:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800394a:	d034      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800394c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003950:	d82b      	bhi.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003952:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003956:	d01d      	beq.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003958:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800395c:	d825      	bhi.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800395e:	2b00      	cmp	r3, #0
 8003960:	d006      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003962:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003966:	d00a      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003968:	e01f      	b.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x376>
 800396a:	bf00      	nop
 800396c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003970:	4ba2      	ldr	r3, [pc, #648]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003974:	4aa1      	ldr	r2, [pc, #644]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003976:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800397a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800397c:	e01c      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800397e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003982:	3308      	adds	r3, #8
 8003984:	2100      	movs	r1, #0
 8003986:	4618      	mov	r0, r3
 8003988:	f001 fb1c 	bl	8004fc4 <RCCEx_PLL2_Config>
 800398c:	4603      	mov	r3, r0
 800398e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003992:	e011      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003998:	3328      	adds	r3, #40	@ 0x28
 800399a:	2100      	movs	r1, #0
 800399c:	4618      	mov	r0, r3
 800399e:	f001 fbc3 	bl	8005128 <RCCEx_PLL3_Config>
 80039a2:	4603      	mov	r3, r0
 80039a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039a8:	e006      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039b0:	e002      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80039b2:	bf00      	nop
 80039b4:	e000      	b.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80039b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10b      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80039c0:	4b8e      	ldr	r3, [pc, #568]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80039c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039cc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80039d0:	4a8a      	ldr	r2, [pc, #552]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039d2:	430b      	orrs	r3, r1
 80039d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d6:	e003      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80039e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80039ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80039f0:	2300      	movs	r3, #0
 80039f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80039f6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80039fa:	460b      	mov	r3, r1
 80039fc:	4313      	orrs	r3, r2
 80039fe:	d03a      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a06:	2b30      	cmp	r3, #48	@ 0x30
 8003a08:	d01f      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003a0a:	2b30      	cmp	r3, #48	@ 0x30
 8003a0c:	d819      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003a0e:	2b20      	cmp	r3, #32
 8003a10:	d00c      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003a12:	2b20      	cmp	r3, #32
 8003a14:	d815      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d019      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003a1a:	2b10      	cmp	r3, #16
 8003a1c:	d111      	bne.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a1e:	4b77      	ldr	r3, [pc, #476]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a22:	4a76      	ldr	r2, [pc, #472]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003a2a:	e011      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a30:	3308      	adds	r3, #8
 8003a32:	2102      	movs	r1, #2
 8003a34:	4618      	mov	r0, r3
 8003a36:	f001 fac5 	bl	8004fc4 <RCCEx_PLL2_Config>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003a40:	e006      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a48:	e002      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003a4a:	bf00      	nop
 8003a4c:	e000      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003a4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10a      	bne.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003a58:	4b68      	ldr	r3, [pc, #416]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a5c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003a60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a66:	4a65      	ldr	r2, [pc, #404]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a68:	430b      	orrs	r3, r1
 8003a6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a6c:	e003      	b.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a7e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003a82:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003a86:	2300      	movs	r3, #0
 8003a88:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003a8c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003a90:	460b      	mov	r3, r1
 8003a92:	4313      	orrs	r3, r2
 8003a94:	d051      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003aa0:	d035      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003aa2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003aa6:	d82e      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003aa8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003aac:	d031      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003aae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003ab2:	d828      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003ab4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ab8:	d01a      	beq.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003aba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003abe:	d822      	bhi.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d003      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ac8:	d007      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003aca:	e01c      	b.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003acc:	4b4b      	ldr	r3, [pc, #300]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad0:	4a4a      	ldr	r2, [pc, #296]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ad2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ad6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003ad8:	e01c      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ada:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ade:	3308      	adds	r3, #8
 8003ae0:	2100      	movs	r1, #0
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f001 fa6e 	bl	8004fc4 <RCCEx_PLL2_Config>
 8003ae8:	4603      	mov	r3, r0
 8003aea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003aee:	e011      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003af0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af4:	3328      	adds	r3, #40	@ 0x28
 8003af6:	2100      	movs	r1, #0
 8003af8:	4618      	mov	r0, r3
 8003afa:	f001 fb15 	bl	8005128 <RCCEx_PLL3_Config>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003b04:	e006      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b0c:	e002      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003b0e:	bf00      	nop
 8003b10:	e000      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003b12:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10a      	bne.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003b1c:	4b37      	ldr	r3, [pc, #220]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b20:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b2a:	4a34      	ldr	r2, [pc, #208]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b2c:	430b      	orrs	r3, r1
 8003b2e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b30:	e003      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b42:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003b46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003b50:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003b54:	460b      	mov	r3, r1
 8003b56:	4313      	orrs	r3, r2
 8003b58:	d056      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b60:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b64:	d033      	beq.n	8003bce <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003b66:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003b6a:	d82c      	bhi.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b70:	d02f      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003b72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b76:	d826      	bhi.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b78:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b7c:	d02b      	beq.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003b7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003b82:	d820      	bhi.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b88:	d012      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003b8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003b8e:	d81a      	bhi.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d022      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003b94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b98:	d115      	bne.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b9e:	3308      	adds	r3, #8
 8003ba0:	2101      	movs	r1, #1
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f001 fa0e 	bl	8004fc4 <RCCEx_PLL2_Config>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003bae:	e015      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb4:	3328      	adds	r3, #40	@ 0x28
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f001 fab5 	bl	8005128 <RCCEx_PLL3_Config>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003bc4:	e00a      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bcc:	e006      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003bce:	bf00      	nop
 8003bd0:	e004      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003bd2:	bf00      	nop
 8003bd4:	e002      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003bd6:	bf00      	nop
 8003bd8:	e000      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003bda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bdc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10d      	bne.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003be4:	4b05      	ldr	r3, [pc, #20]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003be6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003be8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003bec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bf2:	4a02      	ldr	r2, [pc, #8]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bf4:	430b      	orrs	r3, r1
 8003bf6:	6513      	str	r3, [r2, #80]	@ 0x50
 8003bf8:	e006      	b.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003bfa:	bf00      	nop
 8003bfc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c10:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003c14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003c18:	2300      	movs	r3, #0
 8003c1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c1e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003c22:	460b      	mov	r3, r1
 8003c24:	4313      	orrs	r3, r2
 8003c26:	d055      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c34:	d033      	beq.n	8003c9e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003c36:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c3a:	d82c      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c40:	d02f      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c46:	d826      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003c48:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c4c:	d02b      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003c4e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c52:	d820      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003c54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c58:	d012      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003c5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c5e:	d81a      	bhi.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d022      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003c64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c68:	d115      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c6e:	3308      	adds	r3, #8
 8003c70:	2101      	movs	r1, #1
 8003c72:	4618      	mov	r0, r3
 8003c74:	f001 f9a6 	bl	8004fc4 <RCCEx_PLL2_Config>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003c7e:	e015      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c84:	3328      	adds	r3, #40	@ 0x28
 8003c86:	2101      	movs	r1, #1
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f001 fa4d 	bl	8005128 <RCCEx_PLL3_Config>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003c94:	e00a      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c9c:	e006      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003c9e:	bf00      	nop
 8003ca0:	e004      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ca2:	bf00      	nop
 8003ca4:	e002      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003ca6:	bf00      	nop
 8003ca8:	e000      	b.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003caa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10b      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003cb4:	4ba3      	ldr	r3, [pc, #652]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003cc4:	4a9f      	ldr	r2, [pc, #636]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cc6:	430b      	orrs	r3, r1
 8003cc8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cca:	e003      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ccc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cdc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003ce0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003cea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	d037      	beq.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003cf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003cfe:	d00e      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003d00:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d04:	d816      	bhi.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d018      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003d0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d0e:	d111      	bne.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d10:	4b8c      	ldr	r3, [pc, #560]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d14:	4a8b      	ldr	r2, [pc, #556]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003d1c:	e00f      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d22:	3308      	adds	r3, #8
 8003d24:	2101      	movs	r1, #1
 8003d26:	4618      	mov	r0, r3
 8003d28:	f001 f94c 	bl	8004fc4 <RCCEx_PLL2_Config>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003d32:	e004      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d3a:	e000      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003d3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10a      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003d46:	4b7f      	ldr	r3, [pc, #508]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d4a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d54:	4a7b      	ldr	r2, [pc, #492]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d56:	430b      	orrs	r3, r1
 8003d58:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d5a:	e003      	b.n	8003d64 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003d70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d74:	2300      	movs	r3, #0
 8003d76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003d7a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4313      	orrs	r3, r2
 8003d82:	d039      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8a:	2b03      	cmp	r3, #3
 8003d8c:	d81c      	bhi.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003d8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003d94 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d94:	08003dd1 	.word	0x08003dd1
 8003d98:	08003da5 	.word	0x08003da5
 8003d9c:	08003db3 	.word	0x08003db3
 8003da0:	08003dd1 	.word	0x08003dd1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003da4:	4b67      	ldr	r3, [pc, #412]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da8:	4a66      	ldr	r2, [pc, #408]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003daa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003db0:	e00f      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003db2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003db6:	3308      	adds	r3, #8
 8003db8:	2102      	movs	r1, #2
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f001 f902 	bl	8004fc4 <RCCEx_PLL2_Config>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003dc6:	e004      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dce:	e000      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003dd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10a      	bne.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003dda:	4b5a      	ldr	r3, [pc, #360]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dde:	f023 0103 	bic.w	r1, r3, #3
 8003de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003de8:	4a56      	ldr	r2, [pc, #344]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dea:	430b      	orrs	r3, r1
 8003dec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dee:	e003      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003df4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e00:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003e04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e08:	2300      	movs	r3, #0
 8003e0a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e0e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003e12:	460b      	mov	r3, r1
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f000 809f 	beq.w	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a4a      	ldr	r2, [pc, #296]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003e20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e26:	f7fd fc4b 	bl	80016c0 <HAL_GetTick>
 8003e2a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e2e:	e00b      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e30:	f7fd fc46 	bl	80016c0 <HAL_GetTick>
 8003e34:	4602      	mov	r2, r0
 8003e36:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b64      	cmp	r3, #100	@ 0x64
 8003e3e:	d903      	bls.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e46:	e005      	b.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e48:	4b3f      	ldr	r3, [pc, #252]	@ (8003f48 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0ed      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003e54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d179      	bne.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003e5c:	4b39      	ldr	r3, [pc, #228]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e5e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e64:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e68:	4053      	eors	r3, r2
 8003e6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d015      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e72:	4b34      	ldr	r3, [pc, #208]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e7a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003e7e:	4b31      	ldr	r3, [pc, #196]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e82:	4a30      	ldr	r2, [pc, #192]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e88:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003e8a:	4b2e      	ldr	r3, [pc, #184]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e8e:	4a2d      	ldr	r2, [pc, #180]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e94:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003e96:	4a2b      	ldr	r2, [pc, #172]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e98:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003e9c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003e9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003ea6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003eaa:	d118      	bne.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eac:	f7fd fc08 	bl	80016c0 <HAL_GetTick>
 8003eb0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003eb4:	e00d      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eb6:	f7fd fc03 	bl	80016c0 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003ec0:	1ad2      	subs	r2, r2, r3
 8003ec2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d903      	bls.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003ed0:	e005      	b.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ed2:	4b1c      	ldr	r3, [pc, #112]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ed4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d0eb      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003ede:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d129      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ee6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eea:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003eee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ef2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ef6:	d10e      	bne.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003ef8:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f04:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f08:	091a      	lsrs	r2, r3, #4
 8003f0a:	4b10      	ldr	r3, [pc, #64]	@ (8003f4c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	4a0d      	ldr	r2, [pc, #52]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f10:	430b      	orrs	r3, r1
 8003f12:	6113      	str	r3, [r2, #16]
 8003f14:	e005      	b.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003f16:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003f20:	6113      	str	r3, [r2, #16]
 8003f22:	4b08      	ldr	r3, [pc, #32]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f24:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f32:	4a04      	ldr	r2, [pc, #16]	@ (8003f44 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f34:	430b      	orrs	r3, r1
 8003f36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f38:	e00e      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003f42:	e009      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003f44:	58024400 	.word	0x58024400
 8003f48:	58024800 	.word	0x58024800
 8003f4c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f50:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f54:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003f58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f60:	f002 0301 	and.w	r3, r2, #1
 8003f64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f68:	2300      	movs	r3, #0
 8003f6a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f6e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003f72:	460b      	mov	r3, r1
 8003f74:	4313      	orrs	r3, r2
 8003f76:	f000 8089 	beq.w	800408c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003f7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f80:	2b28      	cmp	r3, #40	@ 0x28
 8003f82:	d86b      	bhi.n	800405c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003f84:	a201      	add	r2, pc, #4	@ (adr r2, 8003f8c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f8a:	bf00      	nop
 8003f8c:	08004065 	.word	0x08004065
 8003f90:	0800405d 	.word	0x0800405d
 8003f94:	0800405d 	.word	0x0800405d
 8003f98:	0800405d 	.word	0x0800405d
 8003f9c:	0800405d 	.word	0x0800405d
 8003fa0:	0800405d 	.word	0x0800405d
 8003fa4:	0800405d 	.word	0x0800405d
 8003fa8:	0800405d 	.word	0x0800405d
 8003fac:	08004031 	.word	0x08004031
 8003fb0:	0800405d 	.word	0x0800405d
 8003fb4:	0800405d 	.word	0x0800405d
 8003fb8:	0800405d 	.word	0x0800405d
 8003fbc:	0800405d 	.word	0x0800405d
 8003fc0:	0800405d 	.word	0x0800405d
 8003fc4:	0800405d 	.word	0x0800405d
 8003fc8:	0800405d 	.word	0x0800405d
 8003fcc:	08004047 	.word	0x08004047
 8003fd0:	0800405d 	.word	0x0800405d
 8003fd4:	0800405d 	.word	0x0800405d
 8003fd8:	0800405d 	.word	0x0800405d
 8003fdc:	0800405d 	.word	0x0800405d
 8003fe0:	0800405d 	.word	0x0800405d
 8003fe4:	0800405d 	.word	0x0800405d
 8003fe8:	0800405d 	.word	0x0800405d
 8003fec:	08004065 	.word	0x08004065
 8003ff0:	0800405d 	.word	0x0800405d
 8003ff4:	0800405d 	.word	0x0800405d
 8003ff8:	0800405d 	.word	0x0800405d
 8003ffc:	0800405d 	.word	0x0800405d
 8004000:	0800405d 	.word	0x0800405d
 8004004:	0800405d 	.word	0x0800405d
 8004008:	0800405d 	.word	0x0800405d
 800400c:	08004065 	.word	0x08004065
 8004010:	0800405d 	.word	0x0800405d
 8004014:	0800405d 	.word	0x0800405d
 8004018:	0800405d 	.word	0x0800405d
 800401c:	0800405d 	.word	0x0800405d
 8004020:	0800405d 	.word	0x0800405d
 8004024:	0800405d 	.word	0x0800405d
 8004028:	0800405d 	.word	0x0800405d
 800402c:	08004065 	.word	0x08004065
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004030:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004034:	3308      	adds	r3, #8
 8004036:	2101      	movs	r1, #1
 8004038:	4618      	mov	r0, r3
 800403a:	f000 ffc3 	bl	8004fc4 <RCCEx_PLL2_Config>
 800403e:	4603      	mov	r3, r0
 8004040:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004044:	e00f      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404a:	3328      	adds	r3, #40	@ 0x28
 800404c:	2101      	movs	r1, #1
 800404e:	4618      	mov	r0, r3
 8004050:	f001 f86a 	bl	8005128 <RCCEx_PLL3_Config>
 8004054:	4603      	mov	r3, r0
 8004056:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800405a:	e004      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004062:	e000      	b.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004064:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800406a:	2b00      	cmp	r3, #0
 800406c:	d10a      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800406e:	4bbf      	ldr	r3, [pc, #764]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004070:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004072:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800407c:	4abb      	ldr	r2, [pc, #748]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800407e:	430b      	orrs	r3, r1
 8004080:	6553      	str	r3, [r2, #84]	@ 0x54
 8004082:	e003      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004084:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004088:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800408c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004094:	f002 0302 	and.w	r3, r2, #2
 8004098:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800409c:	2300      	movs	r3, #0
 800409e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80040a2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80040a6:	460b      	mov	r3, r1
 80040a8:	4313      	orrs	r3, r2
 80040aa:	d041      	beq.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80040ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040b2:	2b05      	cmp	r3, #5
 80040b4:	d824      	bhi.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80040b6:	a201      	add	r2, pc, #4	@ (adr r2, 80040bc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80040b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040bc:	08004109 	.word	0x08004109
 80040c0:	080040d5 	.word	0x080040d5
 80040c4:	080040eb 	.word	0x080040eb
 80040c8:	08004109 	.word	0x08004109
 80040cc:	08004109 	.word	0x08004109
 80040d0:	08004109 	.word	0x08004109
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d8:	3308      	adds	r3, #8
 80040da:	2101      	movs	r1, #1
 80040dc:	4618      	mov	r0, r3
 80040de:	f000 ff71 	bl	8004fc4 <RCCEx_PLL2_Config>
 80040e2:	4603      	mov	r3, r0
 80040e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80040e8:	e00f      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040ee:	3328      	adds	r3, #40	@ 0x28
 80040f0:	2101      	movs	r1, #1
 80040f2:	4618      	mov	r0, r3
 80040f4:	f001 f818 	bl	8005128 <RCCEx_PLL3_Config>
 80040f8:	4603      	mov	r3, r0
 80040fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80040fe:	e004      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004106:	e000      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004108:	bf00      	nop
    }

    if (ret == HAL_OK)
 800410a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10a      	bne.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004112:	4b96      	ldr	r3, [pc, #600]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004114:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004116:	f023 0107 	bic.w	r1, r3, #7
 800411a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800411e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004120:	4a92      	ldr	r2, [pc, #584]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004122:	430b      	orrs	r3, r1
 8004124:	6553      	str	r3, [r2, #84]	@ 0x54
 8004126:	e003      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004128:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800412c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004138:	f002 0304 	and.w	r3, r2, #4
 800413c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004140:	2300      	movs	r3, #0
 8004142:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004146:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800414a:	460b      	mov	r3, r1
 800414c:	4313      	orrs	r3, r2
 800414e:	d044      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004154:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004158:	2b05      	cmp	r3, #5
 800415a:	d825      	bhi.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800415c:	a201      	add	r2, pc, #4	@ (adr r2, 8004164 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800415e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004162:	bf00      	nop
 8004164:	080041b1 	.word	0x080041b1
 8004168:	0800417d 	.word	0x0800417d
 800416c:	08004193 	.word	0x08004193
 8004170:	080041b1 	.word	0x080041b1
 8004174:	080041b1 	.word	0x080041b1
 8004178:	080041b1 	.word	0x080041b1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800417c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004180:	3308      	adds	r3, #8
 8004182:	2101      	movs	r1, #1
 8004184:	4618      	mov	r0, r3
 8004186:	f000 ff1d 	bl	8004fc4 <RCCEx_PLL2_Config>
 800418a:	4603      	mov	r3, r0
 800418c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004190:	e00f      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004196:	3328      	adds	r3, #40	@ 0x28
 8004198:	2101      	movs	r1, #1
 800419a:	4618      	mov	r0, r3
 800419c:	f000 ffc4 	bl	8005128 <RCCEx_PLL3_Config>
 80041a0:	4603      	mov	r3, r0
 80041a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80041a6:	e004      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041ae:	e000      	b.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80041b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10b      	bne.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041ba:	4b6c      	ldr	r3, [pc, #432]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041be:	f023 0107 	bic.w	r1, r3, #7
 80041c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041ca:	4a68      	ldr	r2, [pc, #416]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041cc:	430b      	orrs	r3, r1
 80041ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80041d0:	e003      	b.n	80041da <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80041da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e2:	f002 0320 	and.w	r3, r2, #32
 80041e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80041ea:	2300      	movs	r3, #0
 80041ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80041f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80041f4:	460b      	mov	r3, r1
 80041f6:	4313      	orrs	r3, r2
 80041f8:	d055      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80041fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004202:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004206:	d033      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004208:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800420c:	d82c      	bhi.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800420e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004212:	d02f      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004214:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004218:	d826      	bhi.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800421a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800421e:	d02b      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004220:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004224:	d820      	bhi.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004226:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800422a:	d012      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800422c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004230:	d81a      	bhi.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004232:	2b00      	cmp	r3, #0
 8004234:	d022      	beq.n	800427c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004236:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800423a:	d115      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800423c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004240:	3308      	adds	r3, #8
 8004242:	2100      	movs	r1, #0
 8004244:	4618      	mov	r0, r3
 8004246:	f000 febd 	bl	8004fc4 <RCCEx_PLL2_Config>
 800424a:	4603      	mov	r3, r0
 800424c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004250:	e015      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004256:	3328      	adds	r3, #40	@ 0x28
 8004258:	2102      	movs	r1, #2
 800425a:	4618      	mov	r0, r3
 800425c:	f000 ff64 	bl	8005128 <RCCEx_PLL3_Config>
 8004260:	4603      	mov	r3, r0
 8004262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004266:	e00a      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800426e:	e006      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004270:	bf00      	nop
 8004272:	e004      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004274:	bf00      	nop
 8004276:	e002      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004278:	bf00      	nop
 800427a:	e000      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800427c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800427e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10b      	bne.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004286:	4b39      	ldr	r3, [pc, #228]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800428a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800428e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004296:	4a35      	ldr	r2, [pc, #212]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004298:	430b      	orrs	r3, r1
 800429a:	6553      	str	r3, [r2, #84]	@ 0x54
 800429c:	e003      	b.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800429e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80042a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ae:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80042b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80042b6:	2300      	movs	r3, #0
 80042b8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80042bc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80042c0:	460b      	mov	r3, r1
 80042c2:	4313      	orrs	r3, r2
 80042c4:	d058      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80042c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042ce:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80042d2:	d033      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80042d4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80042d8:	d82c      	bhi.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80042da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042de:	d02f      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80042e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042e4:	d826      	bhi.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80042e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80042ea:	d02b      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80042ec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80042f0:	d820      	bhi.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80042f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042f6:	d012      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80042f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042fc:	d81a      	bhi.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d022      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004306:	d115      	bne.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004308:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800430c:	3308      	adds	r3, #8
 800430e:	2100      	movs	r1, #0
 8004310:	4618      	mov	r0, r3
 8004312:	f000 fe57 	bl	8004fc4 <RCCEx_PLL2_Config>
 8004316:	4603      	mov	r3, r0
 8004318:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800431c:	e015      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800431e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004322:	3328      	adds	r3, #40	@ 0x28
 8004324:	2102      	movs	r1, #2
 8004326:	4618      	mov	r0, r3
 8004328:	f000 fefe 	bl	8005128 <RCCEx_PLL3_Config>
 800432c:	4603      	mov	r3, r0
 800432e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004332:	e00a      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800433a:	e006      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800433c:	bf00      	nop
 800433e:	e004      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004340:	bf00      	nop
 8004342:	e002      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004344:	bf00      	nop
 8004346:	e000      	b.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800434a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10e      	bne.n	8004370 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004352:	4b06      	ldr	r3, [pc, #24]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004356:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800435a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800435e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004362:	4a02      	ldr	r2, [pc, #8]	@ (800436c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004364:	430b      	orrs	r3, r1
 8004366:	6593      	str	r3, [r2, #88]	@ 0x58
 8004368:	e006      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800436a:	bf00      	nop
 800436c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004370:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004374:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004380:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004384:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004388:	2300      	movs	r3, #0
 800438a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800438e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004392:	460b      	mov	r3, r1
 8004394:	4313      	orrs	r3, r2
 8004396:	d055      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80043a0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80043a4:	d033      	beq.n	800440e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80043a6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80043aa:	d82c      	bhi.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80043ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043b0:	d02f      	beq.n	8004412 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80043b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043b6:	d826      	bhi.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80043b8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80043bc:	d02b      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80043be:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80043c2:	d820      	bhi.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80043c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043c8:	d012      	beq.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80043ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80043ce:	d81a      	bhi.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d022      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80043d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043d8:	d115      	bne.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043de:	3308      	adds	r3, #8
 80043e0:	2100      	movs	r1, #0
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 fdee 	bl	8004fc4 <RCCEx_PLL2_Config>
 80043e8:	4603      	mov	r3, r0
 80043ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80043ee:	e015      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80043f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f4:	3328      	adds	r3, #40	@ 0x28
 80043f6:	2102      	movs	r1, #2
 80043f8:	4618      	mov	r0, r3
 80043fa:	f000 fe95 	bl	8005128 <RCCEx_PLL3_Config>
 80043fe:	4603      	mov	r3, r0
 8004400:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004404:	e00a      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800440c:	e006      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800440e:	bf00      	nop
 8004410:	e004      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004412:	bf00      	nop
 8004414:	e002      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004416:	bf00      	nop
 8004418:	e000      	b.n	800441c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800441a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800441c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10b      	bne.n	800443c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004424:	4ba1      	ldr	r3, [pc, #644]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004428:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800442c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004430:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004434:	4a9d      	ldr	r2, [pc, #628]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004436:	430b      	orrs	r3, r1
 8004438:	6593      	str	r3, [r2, #88]	@ 0x58
 800443a:	e003      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800443c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004440:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444c:	f002 0308 	and.w	r3, r2, #8
 8004450:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004454:	2300      	movs	r3, #0
 8004456:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800445a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800445e:	460b      	mov	r3, r1
 8004460:	4313      	orrs	r3, r2
 8004462:	d01e      	beq.n	80044a2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004468:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800446c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004470:	d10c      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004472:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004476:	3328      	adds	r3, #40	@ 0x28
 8004478:	2102      	movs	r1, #2
 800447a:	4618      	mov	r0, r3
 800447c:	f000 fe54 	bl	8005128 <RCCEx_PLL3_Config>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d002      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800448c:	4b87      	ldr	r3, [pc, #540]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800448e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004490:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004494:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004498:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800449c:	4a83      	ldr	r2, [pc, #524]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800449e:	430b      	orrs	r3, r1
 80044a0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80044a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044aa:	f002 0310 	and.w	r3, r2, #16
 80044ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80044b2:	2300      	movs	r3, #0
 80044b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80044b8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80044bc:	460b      	mov	r3, r1
 80044be:	4313      	orrs	r3, r2
 80044c0:	d01e      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80044c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044ce:	d10c      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80044d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d4:	3328      	adds	r3, #40	@ 0x28
 80044d6:	2102      	movs	r1, #2
 80044d8:	4618      	mov	r0, r3
 80044da:	f000 fe25 	bl	8005128 <RCCEx_PLL3_Config>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d002      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80044ea:	4b70      	ldr	r3, [pc, #448]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80044f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80044fa:	4a6c      	ldr	r2, [pc, #432]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044fc:	430b      	orrs	r3, r1
 80044fe:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004500:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004508:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800450c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004510:	2300      	movs	r3, #0
 8004512:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004516:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800451a:	460b      	mov	r3, r1
 800451c:	4313      	orrs	r3, r2
 800451e:	d03e      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004524:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004528:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800452c:	d022      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800452e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004532:	d81b      	bhi.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004534:	2b00      	cmp	r3, #0
 8004536:	d003      	beq.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004538:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800453c:	d00b      	beq.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800453e:	e015      	b.n	800456c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004540:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004544:	3308      	adds	r3, #8
 8004546:	2100      	movs	r1, #0
 8004548:	4618      	mov	r0, r3
 800454a:	f000 fd3b 	bl	8004fc4 <RCCEx_PLL2_Config>
 800454e:	4603      	mov	r3, r0
 8004550:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004554:	e00f      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800455a:	3328      	adds	r3, #40	@ 0x28
 800455c:	2102      	movs	r1, #2
 800455e:	4618      	mov	r0, r3
 8004560:	f000 fde2 	bl	8005128 <RCCEx_PLL3_Config>
 8004564:	4603      	mov	r3, r0
 8004566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800456a:	e004      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004572:	e000      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004574:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004576:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10b      	bne.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800457e:	4b4b      	ldr	r3, [pc, #300]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004582:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800458e:	4a47      	ldr	r2, [pc, #284]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004590:	430b      	orrs	r3, r1
 8004592:	6593      	str	r3, [r2, #88]	@ 0x58
 8004594:	e003      	b.n	800459e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800459a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800459e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80045aa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045ac:	2300      	movs	r3, #0
 80045ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80045b0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80045b4:	460b      	mov	r3, r1
 80045b6:	4313      	orrs	r3, r2
 80045b8:	d03b      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80045ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80045c6:	d01f      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80045c8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80045cc:	d818      	bhi.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80045ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045d2:	d003      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80045d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80045d8:	d007      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80045da:	e011      	b.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045dc:	4b33      	ldr	r3, [pc, #204]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e0:	4a32      	ldr	r2, [pc, #200]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80045e8:	e00f      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ee:	3328      	adds	r3, #40	@ 0x28
 80045f0:	2101      	movs	r1, #1
 80045f2:	4618      	mov	r0, r3
 80045f4:	f000 fd98 	bl	8005128 <RCCEx_PLL3_Config>
 80045f8:	4603      	mov	r3, r0
 80045fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80045fe:	e004      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004606:	e000      	b.n	800460a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004608:	bf00      	nop
    }

    if (ret == HAL_OK)
 800460a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10b      	bne.n	800462a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004612:	4b26      	ldr	r3, [pc, #152]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004614:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004616:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800461a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004622:	4a22      	ldr	r2, [pc, #136]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004624:	430b      	orrs	r3, r1
 8004626:	6553      	str	r3, [r2, #84]	@ 0x54
 8004628:	e003      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800462a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800462e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800463e:	673b      	str	r3, [r7, #112]	@ 0x70
 8004640:	2300      	movs	r3, #0
 8004642:	677b      	str	r3, [r7, #116]	@ 0x74
 8004644:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004648:	460b      	mov	r3, r1
 800464a:	4313      	orrs	r3, r2
 800464c:	d034      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800464e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004654:	2b00      	cmp	r3, #0
 8004656:	d003      	beq.n	8004660 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800465c:	d007      	beq.n	800466e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800465e:	e011      	b.n	8004684 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004660:	4b12      	ldr	r3, [pc, #72]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004664:	4a11      	ldr	r2, [pc, #68]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004666:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800466a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800466c:	e00e      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800466e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004672:	3308      	adds	r3, #8
 8004674:	2102      	movs	r1, #2
 8004676:	4618      	mov	r0, r3
 8004678:	f000 fca4 	bl	8004fc4 <RCCEx_PLL2_Config>
 800467c:	4603      	mov	r3, r0
 800467e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004682:	e003      	b.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800468a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800468c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004690:	2b00      	cmp	r3, #0
 8004692:	d10d      	bne.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004694:	4b05      	ldr	r3, [pc, #20]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004698:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800469c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046a2:	4a02      	ldr	r2, [pc, #8]	@ (80046ac <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046a4:	430b      	orrs	r3, r1
 80046a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80046a8:	e006      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80046aa:	bf00      	nop
 80046ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80046b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80046c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046c6:	2300      	movs	r3, #0
 80046c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80046ca:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80046ce:	460b      	mov	r3, r1
 80046d0:	4313      	orrs	r3, r2
 80046d2:	d00c      	beq.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80046d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046d8:	3328      	adds	r3, #40	@ 0x28
 80046da:	2102      	movs	r1, #2
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fd23 	bl	8005128 <RCCEx_PLL3_Config>
 80046e2:	4603      	mov	r3, r0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80046ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80046fa:	663b      	str	r3, [r7, #96]	@ 0x60
 80046fc:	2300      	movs	r3, #0
 80046fe:	667b      	str	r3, [r7, #100]	@ 0x64
 8004700:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004704:	460b      	mov	r3, r1
 8004706:	4313      	orrs	r3, r2
 8004708:	d038      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800470a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800470e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004712:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004716:	d018      	beq.n	800474a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004718:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800471c:	d811      	bhi.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800471e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004722:	d014      	beq.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004724:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004728:	d80b      	bhi.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800472a:	2b00      	cmp	r3, #0
 800472c:	d011      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800472e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004732:	d106      	bne.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004734:	4bc3      	ldr	r3, [pc, #780]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004738:	4ac2      	ldr	r2, [pc, #776]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800473a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800473e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004740:	e008      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004748:	e004      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800474a:	bf00      	nop
 800474c:	e002      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800474e:	bf00      	nop
 8004750:	e000      	b.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004752:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004754:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10b      	bne.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800475c:	4bb9      	ldr	r3, [pc, #740]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800475e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004760:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004768:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800476c:	4ab5      	ldr	r2, [pc, #724]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800476e:	430b      	orrs	r3, r1
 8004770:	6553      	str	r3, [r2, #84]	@ 0x54
 8004772:	e003      	b.n	800477c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004774:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004778:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800477c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004784:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004788:	65bb      	str	r3, [r7, #88]	@ 0x58
 800478a:	2300      	movs	r3, #0
 800478c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800478e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004792:	460b      	mov	r3, r1
 8004794:	4313      	orrs	r3, r2
 8004796:	d009      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004798:	4baa      	ldr	r3, [pc, #680]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800479a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800479c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80047a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047a6:	4aa7      	ldr	r2, [pc, #668]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047a8:	430b      	orrs	r3, r1
 80047aa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80047ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80047b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80047ba:	2300      	movs	r3, #0
 80047bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80047be:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80047c2:	460b      	mov	r3, r1
 80047c4:	4313      	orrs	r3, r2
 80047c6:	d00a      	beq.n	80047de <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80047c8:	4b9e      	ldr	r3, [pc, #632]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80047d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80047d8:	4a9a      	ldr	r2, [pc, #616]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047da:	430b      	orrs	r3, r1
 80047dc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80047de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80047ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047ec:	2300      	movs	r3, #0
 80047ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047f0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80047f4:	460b      	mov	r3, r1
 80047f6:	4313      	orrs	r3, r2
 80047f8:	d009      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80047fa:	4b92      	ldr	r3, [pc, #584]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047fe:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004806:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004808:	4a8e      	ldr	r2, [pc, #568]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800480a:	430b      	orrs	r3, r1
 800480c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800480e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004816:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800481a:	643b      	str	r3, [r7, #64]	@ 0x40
 800481c:	2300      	movs	r3, #0
 800481e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004820:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004824:	460b      	mov	r3, r1
 8004826:	4313      	orrs	r3, r2
 8004828:	d00e      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800482a:	4b86      	ldr	r3, [pc, #536]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	4a85      	ldr	r2, [pc, #532]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004830:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004834:	6113      	str	r3, [r2, #16]
 8004836:	4b83      	ldr	r3, [pc, #524]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004838:	6919      	ldr	r1, [r3, #16]
 800483a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800483e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004842:	4a80      	ldr	r2, [pc, #512]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004844:	430b      	orrs	r3, r1
 8004846:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004848:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004850:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004854:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004856:	2300      	movs	r3, #0
 8004858:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800485a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800485e:	460b      	mov	r3, r1
 8004860:	4313      	orrs	r3, r2
 8004862:	d009      	beq.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004864:	4b77      	ldr	r3, [pc, #476]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004866:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004868:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800486c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004872:	4a74      	ldr	r2, [pc, #464]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004874:	430b      	orrs	r3, r1
 8004876:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004880:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004884:	633b      	str	r3, [r7, #48]	@ 0x30
 8004886:	2300      	movs	r3, #0
 8004888:	637b      	str	r3, [r7, #52]	@ 0x34
 800488a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800488e:	460b      	mov	r3, r1
 8004890:	4313      	orrs	r3, r2
 8004892:	d00a      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004894:	4b6b      	ldr	r3, [pc, #428]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004898:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800489c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80048a4:	4a67      	ldr	r2, [pc, #412]	@ (8004a44 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048a6:	430b      	orrs	r3, r1
 80048a8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80048aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b2:	2100      	movs	r1, #0
 80048b4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80048b6:	f003 0301 	and.w	r3, r3, #1
 80048ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048bc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80048c0:	460b      	mov	r3, r1
 80048c2:	4313      	orrs	r3, r2
 80048c4:	d011      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ca:	3308      	adds	r3, #8
 80048cc:	2100      	movs	r1, #0
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 fb78 	bl	8004fc4 <RCCEx_PLL2_Config>
 80048d4:	4603      	mov	r3, r0
 80048d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80048da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d003      	beq.n	80048ea <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80048ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f2:	2100      	movs	r1, #0
 80048f4:	6239      	str	r1, [r7, #32]
 80048f6:	f003 0302 	and.w	r3, r3, #2
 80048fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80048fc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004900:	460b      	mov	r3, r1
 8004902:	4313      	orrs	r3, r2
 8004904:	d011      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490a:	3308      	adds	r3, #8
 800490c:	2101      	movs	r1, #1
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fb58 	bl	8004fc4 <RCCEx_PLL2_Config>
 8004914:	4603      	mov	r3, r0
 8004916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800491a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800491e:	2b00      	cmp	r3, #0
 8004920:	d003      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004926:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800492a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004932:	2100      	movs	r1, #0
 8004934:	61b9      	str	r1, [r7, #24]
 8004936:	f003 0304 	and.w	r3, r3, #4
 800493a:	61fb      	str	r3, [r7, #28]
 800493c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004940:	460b      	mov	r3, r1
 8004942:	4313      	orrs	r3, r2
 8004944:	d011      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494a:	3308      	adds	r3, #8
 800494c:	2102      	movs	r1, #2
 800494e:	4618      	mov	r0, r3
 8004950:	f000 fb38 	bl	8004fc4 <RCCEx_PLL2_Config>
 8004954:	4603      	mov	r3, r0
 8004956:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800495a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800496a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004972:	2100      	movs	r1, #0
 8004974:	6139      	str	r1, [r7, #16]
 8004976:	f003 0308 	and.w	r3, r3, #8
 800497a:	617b      	str	r3, [r7, #20]
 800497c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004980:	460b      	mov	r3, r1
 8004982:	4313      	orrs	r3, r2
 8004984:	d011      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498a:	3328      	adds	r3, #40	@ 0x28
 800498c:	2100      	movs	r1, #0
 800498e:	4618      	mov	r0, r3
 8004990:	f000 fbca 	bl	8005128 <RCCEx_PLL3_Config>
 8004994:	4603      	mov	r3, r0
 8004996:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800499a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d003      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80049aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b2:	2100      	movs	r1, #0
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	f003 0310 	and.w	r3, r3, #16
 80049ba:	60fb      	str	r3, [r7, #12]
 80049bc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80049c0:	460b      	mov	r3, r1
 80049c2:	4313      	orrs	r3, r2
 80049c4:	d011      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ca:	3328      	adds	r3, #40	@ 0x28
 80049cc:	2101      	movs	r1, #1
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 fbaa 	bl	8005128 <RCCEx_PLL3_Config>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80049da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d003      	beq.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80049ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f2:	2100      	movs	r1, #0
 80049f4:	6039      	str	r1, [r7, #0]
 80049f6:	f003 0320 	and.w	r3, r3, #32
 80049fa:	607b      	str	r3, [r7, #4]
 80049fc:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004a00:	460b      	mov	r3, r1
 8004a02:	4313      	orrs	r3, r2
 8004a04:	d011      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0a:	3328      	adds	r3, #40	@ 0x28
 8004a0c:	2102      	movs	r1, #2
 8004a0e:	4618      	mov	r0, r3
 8004a10:	f000 fb8a 	bl	8005128 <RCCEx_PLL3_Config>
 8004a14:	4603      	mov	r3, r0
 8004a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004a2a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d101      	bne.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004a32:	2300      	movs	r3, #0
 8004a34:	e000      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a44:	58024400 	.word	0x58024400

08004a48 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004a4c:	f7fe fd54 	bl	80034f8 <HAL_RCC_GetHCLKFreq>
 8004a50:	4602      	mov	r2, r0
 8004a52:	4b06      	ldr	r3, [pc, #24]	@ (8004a6c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	091b      	lsrs	r3, r3, #4
 8004a58:	f003 0307 	and.w	r3, r3, #7
 8004a5c:	4904      	ldr	r1, [pc, #16]	@ (8004a70 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004a5e:	5ccb      	ldrb	r3, [r1, r3]
 8004a60:	f003 031f 	and.w	r3, r3, #31
 8004a64:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	58024400 	.word	0x58024400
 8004a70:	08008850 	.word	0x08008850

08004a74 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b089      	sub	sp, #36	@ 0x24
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a7c:	4ba1      	ldr	r3, [pc, #644]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a80:	f003 0303 	and.w	r3, r3, #3
 8004a84:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004a86:	4b9f      	ldr	r3, [pc, #636]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8a:	0b1b      	lsrs	r3, r3, #12
 8004a8c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a90:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004a92:	4b9c      	ldr	r3, [pc, #624]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a96:	091b      	lsrs	r3, r3, #4
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004a9e:	4b99      	ldr	r3, [pc, #612]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004aa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aa2:	08db      	lsrs	r3, r3, #3
 8004aa4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	fb02 f303 	mul.w	r3, r2, r3
 8004aae:	ee07 3a90 	vmov	s15, r3
 8004ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ab6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f000 8111 	beq.w	8004ce4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	f000 8083 	beq.w	8004bd0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004aca:	69bb      	ldr	r3, [r7, #24]
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	f200 80a1 	bhi.w	8004c14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d003      	beq.n	8004ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d056      	beq.n	8004b8c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004ade:	e099      	b.n	8004c14 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ae0:	4b88      	ldr	r3, [pc, #544]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0320 	and.w	r3, r3, #32
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d02d      	beq.n	8004b48 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004aec:	4b85      	ldr	r3, [pc, #532]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	08db      	lsrs	r3, r3, #3
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	4a84      	ldr	r2, [pc, #528]	@ (8004d08 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004af8:	fa22 f303 	lsr.w	r3, r2, r3
 8004afc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	ee07 3a90 	vmov	s15, r3
 8004b04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	ee07 3a90 	vmov	s15, r3
 8004b0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b16:	4b7b      	ldr	r3, [pc, #492]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b1e:	ee07 3a90 	vmov	s15, r3
 8004b22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b26:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b2a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004d0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b42:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004b46:	e087      	b.n	8004c58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	ee07 3a90 	vmov	s15, r3
 8004b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b52:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004d10 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004b56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b5a:	4b6a      	ldr	r3, [pc, #424]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b62:	ee07 3a90 	vmov	s15, r3
 8004b66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b6e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004d0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b8a:	e065      	b.n	8004c58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	ee07 3a90 	vmov	s15, r3
 8004b92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b96:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004d14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004b9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b9e:	4b59      	ldr	r3, [pc, #356]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba6:	ee07 3a90 	vmov	s15, r3
 8004baa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bae:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bb2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004d0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004bb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004bce:	e043      	b.n	8004c58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	ee07 3a90 	vmov	s15, r3
 8004bd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bda:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004d18 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004bde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004be2:	4b48      	ldr	r3, [pc, #288]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bea:	ee07 3a90 	vmov	s15, r3
 8004bee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bf2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bf6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004d0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004bfa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bfe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c12:	e021      	b.n	8004c58 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	ee07 3a90 	vmov	s15, r3
 8004c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c1e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004d14 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004c22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c26:	4b37      	ldr	r3, [pc, #220]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c2e:	ee07 3a90 	vmov	s15, r3
 8004c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004c36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004c3a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004d0c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004c3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004c42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004c46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004c56:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004c58:	4b2a      	ldr	r3, [pc, #168]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5c:	0a5b      	lsrs	r3, r3, #9
 8004c5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c62:	ee07 3a90 	vmov	s15, r3
 8004c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c6a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c72:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c7e:	ee17 2a90 	vmov	r2, s15
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004c86:	4b1f      	ldr	r3, [pc, #124]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c8a:	0c1b      	lsrs	r3, r3, #16
 8004c8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c90:	ee07 3a90 	vmov	s15, r3
 8004c94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c9c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ca0:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ca4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ca8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cac:	ee17 2a90 	vmov	r2, s15
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004cb4:	4b13      	ldr	r3, [pc, #76]	@ (8004d04 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb8:	0e1b      	lsrs	r3, r3, #24
 8004cba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cbe:	ee07 3a90 	vmov	s15, r3
 8004cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004cca:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004cce:	edd7 6a07 	vldr	s13, [r7, #28]
 8004cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004cda:	ee17 2a90 	vmov	r2, s15
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004ce2:	e008      	b.n	8004cf6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2200      	movs	r2, #0
 8004cee:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	609a      	str	r2, [r3, #8]
}
 8004cf6:	bf00      	nop
 8004cf8:	3724      	adds	r7, #36	@ 0x24
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop
 8004d04:	58024400 	.word	0x58024400
 8004d08:	03d09000 	.word	0x03d09000
 8004d0c:	46000000 	.word	0x46000000
 8004d10:	4c742400 	.word	0x4c742400
 8004d14:	4a742400 	.word	0x4a742400
 8004d18:	4bbebc20 	.word	0x4bbebc20

08004d1c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b089      	sub	sp, #36	@ 0x24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004d24:	4ba1      	ldr	r3, [pc, #644]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d28:	f003 0303 	and.w	r3, r3, #3
 8004d2c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004d2e:	4b9f      	ldr	r3, [pc, #636]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d32:	0d1b      	lsrs	r3, r3, #20
 8004d34:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004d38:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004d3a:	4b9c      	ldr	r3, [pc, #624]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3e:	0a1b      	lsrs	r3, r3, #8
 8004d40:	f003 0301 	and.w	r3, r3, #1
 8004d44:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004d46:	4b99      	ldr	r3, [pc, #612]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4a:	08db      	lsrs	r3, r3, #3
 8004d4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	fb02 f303 	mul.w	r3, r2, r3
 8004d56:	ee07 3a90 	vmov	s15, r3
 8004d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d5e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f000 8111 	beq.w	8004f8c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	f000 8083 	beq.w	8004e78 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	f200 80a1 	bhi.w	8004ebc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d056      	beq.n	8004e34 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004d86:	e099      	b.n	8004ebc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d88:	4b88      	ldr	r3, [pc, #544]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0320 	and.w	r3, r3, #32
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d02d      	beq.n	8004df0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d94:	4b85      	ldr	r3, [pc, #532]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	08db      	lsrs	r3, r3, #3
 8004d9a:	f003 0303 	and.w	r3, r3, #3
 8004d9e:	4a84      	ldr	r2, [pc, #528]	@ (8004fb0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004da0:	fa22 f303 	lsr.w	r3, r2, r3
 8004da4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	ee07 3a90 	vmov	s15, r3
 8004dac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	ee07 3a90 	vmov	s15, r3
 8004db6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dbe:	4b7b      	ldr	r3, [pc, #492]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dc6:	ee07 3a90 	vmov	s15, r3
 8004dca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dce:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dd2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004dd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004de2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004de6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004dee:	e087      	b.n	8004f00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	ee07 3a90 	vmov	s15, r3
 8004df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dfa:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004fb8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004dfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e02:	4b6a      	ldr	r3, [pc, #424]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e0a:	ee07 3a90 	vmov	s15, r3
 8004e0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e12:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e16:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e32:	e065      	b.n	8004f00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	ee07 3a90 	vmov	s15, r3
 8004e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e3e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004fbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004e42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e46:	4b59      	ldr	r3, [pc, #356]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e4e:	ee07 3a90 	vmov	s15, r3
 8004e52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e56:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e5a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e76:	e043      	b.n	8004f00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	ee07 3a90 	vmov	s15, r3
 8004e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e82:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004e86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e8a:	4b48      	ldr	r3, [pc, #288]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e92:	ee07 3a90 	vmov	s15, r3
 8004e96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e9e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004eae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004eb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004eb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004eba:	e021      	b.n	8004f00 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	ee07 3a90 	vmov	s15, r3
 8004ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ec6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004fbc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004eca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ece:	4b37      	ldr	r3, [pc, #220]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ed6:	ee07 3a90 	vmov	s15, r3
 8004eda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ede:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ee2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004fb4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004ee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004eee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004efa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004efe:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004f00:	4b2a      	ldr	r3, [pc, #168]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f04:	0a5b      	lsrs	r3, r3, #9
 8004f06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f0a:	ee07 3a90 	vmov	s15, r3
 8004f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f26:	ee17 2a90 	vmov	r2, s15
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004f2e:	4b1f      	ldr	r3, [pc, #124]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f32:	0c1b      	lsrs	r3, r3, #16
 8004f34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f38:	ee07 3a90 	vmov	s15, r3
 8004f3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f44:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f48:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f54:	ee17 2a90 	vmov	r2, s15
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004f5c:	4b13      	ldr	r3, [pc, #76]	@ (8004fac <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f60:	0e1b      	lsrs	r3, r3, #24
 8004f62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f66:	ee07 3a90 	vmov	s15, r3
 8004f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f72:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f76:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f82:	ee17 2a90 	vmov	r2, s15
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004f8a:	e008      	b.n	8004f9e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	609a      	str	r2, [r3, #8]
}
 8004f9e:	bf00      	nop
 8004fa0:	3724      	adds	r7, #36	@ 0x24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	58024400 	.word	0x58024400
 8004fb0:	03d09000 	.word	0x03d09000
 8004fb4:	46000000 	.word	0x46000000
 8004fb8:	4c742400 	.word	0x4c742400
 8004fbc:	4a742400 	.word	0x4a742400
 8004fc0:	4bbebc20 	.word	0x4bbebc20

08004fc4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004fd2:	4b53      	ldr	r3, [pc, #332]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8004fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd6:	f003 0303 	and.w	r3, r3, #3
 8004fda:	2b03      	cmp	r3, #3
 8004fdc:	d101      	bne.n	8004fe2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e099      	b.n	8005116 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a4e      	ldr	r2, [pc, #312]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8004fe8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004fec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fee:	f7fc fb67 	bl	80016c0 <HAL_GetTick>
 8004ff2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ff4:	e008      	b.n	8005008 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004ff6:	f7fc fb63 	bl	80016c0 <HAL_GetTick>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	1ad3      	subs	r3, r2, r3
 8005000:	2b02      	cmp	r3, #2
 8005002:	d901      	bls.n	8005008 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e086      	b.n	8005116 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005008:	4b45      	ldr	r3, [pc, #276]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d1f0      	bne.n	8004ff6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005014:	4b42      	ldr	r3, [pc, #264]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8005016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005018:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	031b      	lsls	r3, r3, #12
 8005022:	493f      	ldr	r1, [pc, #252]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8005024:	4313      	orrs	r3, r2
 8005026:	628b      	str	r3, [r1, #40]	@ 0x28
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	3b01      	subs	r3, #1
 800502e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	3b01      	subs	r3, #1
 8005038:	025b      	lsls	r3, r3, #9
 800503a:	b29b      	uxth	r3, r3
 800503c:	431a      	orrs	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	3b01      	subs	r3, #1
 8005044:	041b      	lsls	r3, r3, #16
 8005046:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800504a:	431a      	orrs	r2, r3
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	3b01      	subs	r3, #1
 8005052:	061b      	lsls	r3, r3, #24
 8005054:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005058:	4931      	ldr	r1, [pc, #196]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 800505a:	4313      	orrs	r3, r2
 800505c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800505e:	4b30      	ldr	r3, [pc, #192]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8005060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005062:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	492d      	ldr	r1, [pc, #180]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 800506c:	4313      	orrs	r3, r2
 800506e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005070:	4b2b      	ldr	r3, [pc, #172]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8005072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005074:	f023 0220 	bic.w	r2, r3, #32
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	699b      	ldr	r3, [r3, #24]
 800507c:	4928      	ldr	r1, [pc, #160]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 800507e:	4313      	orrs	r3, r2
 8005080:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005082:	4b27      	ldr	r3, [pc, #156]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8005084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005086:	4a26      	ldr	r2, [pc, #152]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8005088:	f023 0310 	bic.w	r3, r3, #16
 800508c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800508e:	4b24      	ldr	r3, [pc, #144]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 8005090:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005092:	4b24      	ldr	r3, [pc, #144]	@ (8005124 <RCCEx_PLL2_Config+0x160>)
 8005094:	4013      	ands	r3, r2
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	69d2      	ldr	r2, [r2, #28]
 800509a:	00d2      	lsls	r2, r2, #3
 800509c:	4920      	ldr	r1, [pc, #128]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80050a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a6:	4a1e      	ldr	r2, [pc, #120]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050a8:	f043 0310 	orr.w	r3, r3, #16
 80050ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d106      	bne.n	80050c2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80050b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b8:	4a19      	ldr	r2, [pc, #100]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050ba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80050be:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80050c0:	e00f      	b.n	80050e2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d106      	bne.n	80050d6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80050c8:	4b15      	ldr	r3, [pc, #84]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050cc:	4a14      	ldr	r2, [pc, #80]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80050d2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80050d4:	e005      	b.n	80050e2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80050d6:	4b12      	ldr	r3, [pc, #72]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050da:	4a11      	ldr	r2, [pc, #68]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80050e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80050e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a0e      	ldr	r2, [pc, #56]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 80050e8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80050ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050ee:	f7fc fae7 	bl	80016c0 <HAL_GetTick>
 80050f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80050f4:	e008      	b.n	8005108 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80050f6:	f7fc fae3 	bl	80016c0 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d901      	bls.n	8005108 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e006      	b.n	8005116 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005108:	4b05      	ldr	r3, [pc, #20]	@ (8005120 <RCCEx_PLL2_Config+0x15c>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005110:	2b00      	cmp	r3, #0
 8005112:	d0f0      	beq.n	80050f6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005114:	7bfb      	ldrb	r3, [r7, #15]
}
 8005116:	4618      	mov	r0, r3
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	58024400 	.word	0x58024400
 8005124:	ffff0007 	.word	0xffff0007

08005128 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005136:	4b53      	ldr	r3, [pc, #332]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 8005138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800513a:	f003 0303 	and.w	r3, r3, #3
 800513e:	2b03      	cmp	r3, #3
 8005140:	d101      	bne.n	8005146 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e099      	b.n	800527a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005146:	4b4f      	ldr	r3, [pc, #316]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a4e      	ldr	r2, [pc, #312]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800514c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005150:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005152:	f7fc fab5 	bl	80016c0 <HAL_GetTick>
 8005156:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005158:	e008      	b.n	800516c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800515a:	f7fc fab1 	bl	80016c0 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d901      	bls.n	800516c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e086      	b.n	800527a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800516c:	4b45      	ldr	r3, [pc, #276]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1f0      	bne.n	800515a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005178:	4b42      	ldr	r3, [pc, #264]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800517a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	051b      	lsls	r3, r3, #20
 8005186:	493f      	ldr	r1, [pc, #252]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 8005188:	4313      	orrs	r3, r2
 800518a:	628b      	str	r3, [r1, #40]	@ 0x28
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	3b01      	subs	r3, #1
 8005192:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	3b01      	subs	r3, #1
 800519c:	025b      	lsls	r3, r3, #9
 800519e:	b29b      	uxth	r3, r3
 80051a0:	431a      	orrs	r2, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	68db      	ldr	r3, [r3, #12]
 80051a6:	3b01      	subs	r3, #1
 80051a8:	041b      	lsls	r3, r3, #16
 80051aa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	3b01      	subs	r3, #1
 80051b6:	061b      	lsls	r3, r3, #24
 80051b8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80051bc:	4931      	ldr	r1, [pc, #196]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80051c2:	4b30      	ldr	r3, [pc, #192]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 80051c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	492d      	ldr	r1, [pc, #180]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80051d4:	4b2b      	ldr	r3, [pc, #172]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 80051d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	699b      	ldr	r3, [r3, #24]
 80051e0:	4928      	ldr	r1, [pc, #160]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80051e6:	4b27      	ldr	r3, [pc, #156]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 80051e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ea:	4a26      	ldr	r2, [pc, #152]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 80051ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80051f2:	4b24      	ldr	r3, [pc, #144]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 80051f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051f6:	4b24      	ldr	r3, [pc, #144]	@ (8005288 <RCCEx_PLL3_Config+0x160>)
 80051f8:	4013      	ands	r3, r2
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	69d2      	ldr	r2, [r2, #28]
 80051fe:	00d2      	lsls	r2, r2, #3
 8005200:	4920      	ldr	r1, [pc, #128]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 8005202:	4313      	orrs	r3, r2
 8005204:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005206:	4b1f      	ldr	r3, [pc, #124]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 8005208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800520a:	4a1e      	ldr	r2, [pc, #120]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800520c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005210:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d106      	bne.n	8005226 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005218:	4b1a      	ldr	r3, [pc, #104]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800521a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800521c:	4a19      	ldr	r2, [pc, #100]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800521e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005222:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005224:	e00f      	b.n	8005246 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d106      	bne.n	800523a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800522c:	4b15      	ldr	r3, [pc, #84]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800522e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005230:	4a14      	ldr	r2, [pc, #80]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 8005232:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005236:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005238:	e005      	b.n	8005246 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800523a:	4b12      	ldr	r3, [pc, #72]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800523c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523e:	4a11      	ldr	r2, [pc, #68]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 8005240:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005244:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005246:	4b0f      	ldr	r3, [pc, #60]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a0e      	ldr	r2, [pc, #56]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800524c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005250:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005252:	f7fc fa35 	bl	80016c0 <HAL_GetTick>
 8005256:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005258:	e008      	b.n	800526c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800525a:	f7fc fa31 	bl	80016c0 <HAL_GetTick>
 800525e:	4602      	mov	r2, r0
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	1ad3      	subs	r3, r2, r3
 8005264:	2b02      	cmp	r3, #2
 8005266:	d901      	bls.n	800526c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e006      	b.n	800527a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800526c:	4b05      	ldr	r3, [pc, #20]	@ (8005284 <RCCEx_PLL3_Config+0x15c>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005274:	2b00      	cmp	r3, #0
 8005276:	d0f0      	beq.n	800525a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005278:	7bfb      	ldrb	r3, [r7, #15]
}
 800527a:	4618      	mov	r0, r3
 800527c:	3710      	adds	r7, #16
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
 8005282:	bf00      	nop
 8005284:	58024400 	.word	0x58024400
 8005288:	ffff0007 	.word	0xffff0007

0800528c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d101      	bne.n	800529e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e049      	b.n	8005332 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d106      	bne.n	80052b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 f841 	bl	800533a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	3304      	adds	r3, #4
 80052c8:	4619      	mov	r1, r3
 80052ca:	4610      	mov	r0, r2
 80052cc:	f000 f9e8 	bl	80056a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3708      	adds	r7, #8
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}

0800533a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800533a:	b480      	push	{r7}
 800533c:	b083      	sub	sp, #12
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005342:	bf00      	nop
 8005344:	370c      	adds	r7, #12
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
	...

08005350 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005350:	b480      	push	{r7}
 8005352:	b085      	sub	sp, #20
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b01      	cmp	r3, #1
 8005362:	d001      	beq.n	8005368 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e054      	b.n	8005412 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2202      	movs	r2, #2
 800536c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	68da      	ldr	r2, [r3, #12]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f042 0201 	orr.w	r2, r2, #1
 800537e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a26      	ldr	r2, [pc, #152]	@ (8005420 <HAL_TIM_Base_Start_IT+0xd0>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d022      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005392:	d01d      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a22      	ldr	r2, [pc, #136]	@ (8005424 <HAL_TIM_Base_Start_IT+0xd4>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d018      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a21      	ldr	r2, [pc, #132]	@ (8005428 <HAL_TIM_Base_Start_IT+0xd8>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d013      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a1f      	ldr	r2, [pc, #124]	@ (800542c <HAL_TIM_Base_Start_IT+0xdc>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d00e      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005430 <HAL_TIM_Base_Start_IT+0xe0>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d009      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005434 <HAL_TIM_Base_Start_IT+0xe4>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d004      	beq.n	80053d0 <HAL_TIM_Base_Start_IT+0x80>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a1b      	ldr	r2, [pc, #108]	@ (8005438 <HAL_TIM_Base_Start_IT+0xe8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d115      	bne.n	80053fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	689a      	ldr	r2, [r3, #8]
 80053d6:	4b19      	ldr	r3, [pc, #100]	@ (800543c <HAL_TIM_Base_Start_IT+0xec>)
 80053d8:	4013      	ands	r3, r2
 80053da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2b06      	cmp	r3, #6
 80053e0:	d015      	beq.n	800540e <HAL_TIM_Base_Start_IT+0xbe>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053e8:	d011      	beq.n	800540e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f042 0201 	orr.w	r2, r2, #1
 80053f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053fa:	e008      	b.n	800540e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0201 	orr.w	r2, r2, #1
 800540a:	601a      	str	r2, [r3, #0]
 800540c:	e000      	b.n	8005410 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800540e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3714      	adds	r7, #20
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
 800541e:	bf00      	nop
 8005420:	40010000 	.word	0x40010000
 8005424:	40000400 	.word	0x40000400
 8005428:	40000800 	.word	0x40000800
 800542c:	40000c00 	.word	0x40000c00
 8005430:	40010400 	.word	0x40010400
 8005434:	40001800 	.word	0x40001800
 8005438:	40014000 	.word	0x40014000
 800543c:	00010007 	.word	0x00010007

08005440 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	691b      	ldr	r3, [r3, #16]
 8005456:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f003 0302 	and.w	r3, r3, #2
 800545e:	2b00      	cmp	r3, #0
 8005460:	d020      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d01b      	beq.n	80054a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f06f 0202 	mvn.w	r2, #2
 8005474:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	f003 0303 	and.w	r3, r3, #3
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f8e9 	bl	8005662 <HAL_TIM_IC_CaptureCallback>
 8005490:	e005      	b.n	800549e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 f8db 	bl	800564e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 f8ec 	bl	8005676 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2200      	movs	r2, #0
 80054a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f003 0304 	and.w	r3, r3, #4
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d020      	beq.n	80054f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f003 0304 	and.w	r3, r3, #4
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d01b      	beq.n	80054f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f06f 0204 	mvn.w	r2, #4
 80054c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2202      	movs	r2, #2
 80054c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	699b      	ldr	r3, [r3, #24]
 80054ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d003      	beq.n	80054de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054d6:	6878      	ldr	r0, [r7, #4]
 80054d8:	f000 f8c3 	bl	8005662 <HAL_TIM_IC_CaptureCallback>
 80054dc:	e005      	b.n	80054ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f8b5 	bl	800564e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f000 f8c6 	bl	8005676 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	f003 0308 	and.w	r3, r3, #8
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d020      	beq.n	800553c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f003 0308 	and.w	r3, r3, #8
 8005500:	2b00      	cmp	r3, #0
 8005502:	d01b      	beq.n	800553c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f06f 0208 	mvn.w	r2, #8
 800550c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2204      	movs	r2, #4
 8005512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	69db      	ldr	r3, [r3, #28]
 800551a:	f003 0303 	and.w	r3, r3, #3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d003      	beq.n	800552a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f89d 	bl	8005662 <HAL_TIM_IC_CaptureCallback>
 8005528:	e005      	b.n	8005536 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f88f 	bl	800564e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 f8a0 	bl	8005676 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	f003 0310 	and.w	r3, r3, #16
 8005542:	2b00      	cmp	r3, #0
 8005544:	d020      	beq.n	8005588 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	f003 0310 	and.w	r3, r3, #16
 800554c:	2b00      	cmp	r3, #0
 800554e:	d01b      	beq.n	8005588 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f06f 0210 	mvn.w	r2, #16
 8005558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2208      	movs	r2, #8
 800555e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800556a:	2b00      	cmp	r3, #0
 800556c:	d003      	beq.n	8005576 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 f877 	bl	8005662 <HAL_TIM_IC_CaptureCallback>
 8005574:	e005      	b.n	8005582 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 f869 	bl	800564e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 f87a 	bl	8005676 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f003 0301 	and.w	r3, r3, #1
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00c      	beq.n	80055ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	2b00      	cmp	r3, #0
 800559a:	d007      	beq.n	80055ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f06f 0201 	mvn.w	r2, #1
 80055a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f7fb fd18 	bl	8000fdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d104      	bne.n	80055c0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00c      	beq.n	80055da <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d007      	beq.n	80055da <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80055d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 f90d 	bl	80057f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d00c      	beq.n	80055fe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d007      	beq.n	80055fe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80055f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 f905 	bl	8005808 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005604:	2b00      	cmp	r3, #0
 8005606:	d00c      	beq.n	8005622 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800560e:	2b00      	cmp	r3, #0
 8005610:	d007      	beq.n	8005622 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800561a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f000 f834 	bl	800568a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	f003 0320 	and.w	r3, r3, #32
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00c      	beq.n	8005646 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f003 0320 	and.w	r3, r3, #32
 8005632:	2b00      	cmp	r3, #0
 8005634:	d007      	beq.n	8005646 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f06f 0220 	mvn.w	r2, #32
 800563e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005640:	6878      	ldr	r0, [r7, #4]
 8005642:	f000 f8cd 	bl	80057e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005646:	bf00      	nop
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800564e:	b480      	push	{r7}
 8005650:	b083      	sub	sp, #12
 8005652:	af00      	add	r7, sp, #0
 8005654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005656:	bf00      	nop
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr

08005662 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005662:	b480      	push	{r7}
 8005664:	b083      	sub	sp, #12
 8005666:	af00      	add	r7, sp, #0
 8005668:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800566a:	bf00      	nop
 800566c:	370c      	adds	r7, #12
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr

08005676 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005676:	b480      	push	{r7}
 8005678:	b083      	sub	sp, #12
 800567a:	af00      	add	r7, sp, #0
 800567c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800567e:	bf00      	nop
 8005680:	370c      	adds	r7, #12
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr

0800568a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800568a:	b480      	push	{r7}
 800568c:	b083      	sub	sp, #12
 800568e:	af00      	add	r7, sp, #0
 8005690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005692:	bf00      	nop
 8005694:	370c      	adds	r7, #12
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
	...

080056a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	4a43      	ldr	r2, [pc, #268]	@ (80057c0 <TIM_Base_SetConfig+0x120>)
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d013      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056be:	d00f      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a40      	ldr	r2, [pc, #256]	@ (80057c4 <TIM_Base_SetConfig+0x124>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d00b      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	4a3f      	ldr	r2, [pc, #252]	@ (80057c8 <TIM_Base_SetConfig+0x128>)
 80056cc:	4293      	cmp	r3, r2
 80056ce:	d007      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	4a3e      	ldr	r2, [pc, #248]	@ (80057cc <TIM_Base_SetConfig+0x12c>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d003      	beq.n	80056e0 <TIM_Base_SetConfig+0x40>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	4a3d      	ldr	r2, [pc, #244]	@ (80057d0 <TIM_Base_SetConfig+0x130>)
 80056dc:	4293      	cmp	r3, r2
 80056de:	d108      	bne.n	80056f2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a32      	ldr	r2, [pc, #200]	@ (80057c0 <TIM_Base_SetConfig+0x120>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d01f      	beq.n	800573a <TIM_Base_SetConfig+0x9a>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005700:	d01b      	beq.n	800573a <TIM_Base_SetConfig+0x9a>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4a2f      	ldr	r2, [pc, #188]	@ (80057c4 <TIM_Base_SetConfig+0x124>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d017      	beq.n	800573a <TIM_Base_SetConfig+0x9a>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a2e      	ldr	r2, [pc, #184]	@ (80057c8 <TIM_Base_SetConfig+0x128>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d013      	beq.n	800573a <TIM_Base_SetConfig+0x9a>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a2d      	ldr	r2, [pc, #180]	@ (80057cc <TIM_Base_SetConfig+0x12c>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d00f      	beq.n	800573a <TIM_Base_SetConfig+0x9a>
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	4a2c      	ldr	r2, [pc, #176]	@ (80057d0 <TIM_Base_SetConfig+0x130>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d00b      	beq.n	800573a <TIM_Base_SetConfig+0x9a>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	4a2b      	ldr	r2, [pc, #172]	@ (80057d4 <TIM_Base_SetConfig+0x134>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d007      	beq.n	800573a <TIM_Base_SetConfig+0x9a>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	4a2a      	ldr	r2, [pc, #168]	@ (80057d8 <TIM_Base_SetConfig+0x138>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d003      	beq.n	800573a <TIM_Base_SetConfig+0x9a>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a29      	ldr	r2, [pc, #164]	@ (80057dc <TIM_Base_SetConfig+0x13c>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d108      	bne.n	800574c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005740:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	68fa      	ldr	r2, [r7, #12]
 8005748:	4313      	orrs	r3, r2
 800574a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	695b      	ldr	r3, [r3, #20]
 8005756:	4313      	orrs	r3, r2
 8005758:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	689a      	ldr	r2, [r3, #8]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a14      	ldr	r2, [pc, #80]	@ (80057c0 <TIM_Base_SetConfig+0x120>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d00f      	beq.n	8005792 <TIM_Base_SetConfig+0xf2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a16      	ldr	r2, [pc, #88]	@ (80057d0 <TIM_Base_SetConfig+0x130>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d00b      	beq.n	8005792 <TIM_Base_SetConfig+0xf2>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a15      	ldr	r2, [pc, #84]	@ (80057d4 <TIM_Base_SetConfig+0x134>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d007      	beq.n	8005792 <TIM_Base_SetConfig+0xf2>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a14      	ldr	r2, [pc, #80]	@ (80057d8 <TIM_Base_SetConfig+0x138>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d003      	beq.n	8005792 <TIM_Base_SetConfig+0xf2>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a13      	ldr	r2, [pc, #76]	@ (80057dc <TIM_Base_SetConfig+0x13c>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d103      	bne.n	800579a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	691a      	ldr	r2, [r3, #16]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f043 0204 	orr.w	r2, r3, #4
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2201      	movs	r2, #1
 80057aa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	601a      	str	r2, [r3, #0]
}
 80057b2:	bf00      	nop
 80057b4:	3714      	adds	r7, #20
 80057b6:	46bd      	mov	sp, r7
 80057b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057bc:	4770      	bx	lr
 80057be:	bf00      	nop
 80057c0:	40010000 	.word	0x40010000
 80057c4:	40000400 	.word	0x40000400
 80057c8:	40000800 	.word	0x40000800
 80057cc:	40000c00 	.word	0x40000c00
 80057d0:	40010400 	.word	0x40010400
 80057d4:	40014000 	.word	0x40014000
 80057d8:	40014400 	.word	0x40014400
 80057dc:	40014800 	.word	0x40014800

080057e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b083      	sub	sp, #12
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057e8:	bf00      	nop
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b083      	sub	sp, #12
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005810:	bf00      	nop
 8005812:	370c      	adds	r7, #12
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr

0800581c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e042      	b.n	80058b4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005834:	2b00      	cmp	r3, #0
 8005836:	d106      	bne.n	8005846 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	f7fb fd3d 	bl	80012c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2224      	movs	r2, #36	@ 0x24
 800584a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 0201 	bic.w	r2, r2, #1
 800585c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005862:	2b00      	cmp	r3, #0
 8005864:	d002      	beq.n	800586c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 fe1e 	bl	80064a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f8b3 	bl	80059d8 <UART_SetConfig>
 8005872:	4603      	mov	r3, r0
 8005874:	2b01      	cmp	r3, #1
 8005876:	d101      	bne.n	800587c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	e01b      	b.n	80058b4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685a      	ldr	r2, [r3, #4]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800588a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	689a      	ldr	r2, [r3, #8]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800589a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0201 	orr.w	r2, r2, #1
 80058aa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 fe9d 	bl	80065ec <UART_CheckIdleState>
 80058b2:	4603      	mov	r3, r0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b08a      	sub	sp, #40	@ 0x28
 80058c0:	af02      	add	r7, sp, #8
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	603b      	str	r3, [r7, #0]
 80058c8:	4613      	mov	r3, r2
 80058ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058d2:	2b20      	cmp	r3, #32
 80058d4:	d17b      	bne.n	80059ce <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d002      	beq.n	80058e2 <HAL_UART_Transmit+0x26>
 80058dc:	88fb      	ldrh	r3, [r7, #6]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d101      	bne.n	80058e6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e074      	b.n	80059d0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2221      	movs	r2, #33	@ 0x21
 80058f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80058f6:	f7fb fee3 	bl	80016c0 <HAL_GetTick>
 80058fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	88fa      	ldrh	r2, [r7, #6]
 8005900:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	88fa      	ldrh	r2, [r7, #6]
 8005908:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005914:	d108      	bne.n	8005928 <HAL_UART_Transmit+0x6c>
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d104      	bne.n	8005928 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800591e:	2300      	movs	r3, #0
 8005920:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	61bb      	str	r3, [r7, #24]
 8005926:	e003      	b.n	8005930 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800592c:	2300      	movs	r3, #0
 800592e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005930:	e030      	b.n	8005994 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	2200      	movs	r2, #0
 800593a:	2180      	movs	r1, #128	@ 0x80
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f000 feff 	bl	8006740 <UART_WaitOnFlagUntilTimeout>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d005      	beq.n	8005954 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2220      	movs	r2, #32
 800594c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005950:	2303      	movs	r3, #3
 8005952:	e03d      	b.n	80059d0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10b      	bne.n	8005972 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	881b      	ldrh	r3, [r3, #0]
 800595e:	461a      	mov	r2, r3
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005968:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	3302      	adds	r3, #2
 800596e:	61bb      	str	r3, [r7, #24]
 8005970:	e007      	b.n	8005982 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005972:	69fb      	ldr	r3, [r7, #28]
 8005974:	781a      	ldrb	r2, [r3, #0]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	3301      	adds	r3, #1
 8005980:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005988:	b29b      	uxth	r3, r3
 800598a:	3b01      	subs	r3, #1
 800598c:	b29a      	uxth	r2, r3
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800599a:	b29b      	uxth	r3, r3
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1c8      	bne.n	8005932 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	9300      	str	r3, [sp, #0]
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	2200      	movs	r2, #0
 80059a8:	2140      	movs	r1, #64	@ 0x40
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 fec8 	bl	8006740 <UART_WaitOnFlagUntilTimeout>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d005      	beq.n	80059c2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2220      	movs	r2, #32
 80059ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e006      	b.n	80059d0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2220      	movs	r2, #32
 80059c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80059ca:	2300      	movs	r3, #0
 80059cc:	e000      	b.n	80059d0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80059ce:	2302      	movs	r3, #2
  }
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3720      	adds	r7, #32
 80059d4:	46bd      	mov	sp, r7
 80059d6:	bd80      	pop	{r7, pc}

080059d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059dc:	b092      	sub	sp, #72	@ 0x48
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059e2:	2300      	movs	r3, #0
 80059e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	689a      	ldr	r2, [r3, #8]
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	431a      	orrs	r2, r3
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	695b      	ldr	r3, [r3, #20]
 80059f6:	431a      	orrs	r2, r3
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	4313      	orrs	r3, r2
 80059fe:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	4bbe      	ldr	r3, [pc, #760]	@ (8005d00 <UART_SetConfig+0x328>)
 8005a08:	4013      	ands	r3, r2
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	6812      	ldr	r2, [r2, #0]
 8005a0e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005a10:	430b      	orrs	r3, r1
 8005a12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	68da      	ldr	r2, [r3, #12]
 8005a22:	697b      	ldr	r3, [r7, #20]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	430a      	orrs	r2, r1
 8005a28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4ab3      	ldr	r2, [pc, #716]	@ (8005d04 <UART_SetConfig+0x32c>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d004      	beq.n	8005a44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a40:	4313      	orrs	r3, r2
 8005a42:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a44:	697b      	ldr	r3, [r7, #20]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689a      	ldr	r2, [r3, #8]
 8005a4a:	4baf      	ldr	r3, [pc, #700]	@ (8005d08 <UART_SetConfig+0x330>)
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	697a      	ldr	r2, [r7, #20]
 8005a50:	6812      	ldr	r2, [r2, #0]
 8005a52:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005a54:	430b      	orrs	r3, r1
 8005a56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a5e:	f023 010f 	bic.w	r1, r3, #15
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	430a      	orrs	r2, r1
 8005a6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4aa6      	ldr	r2, [pc, #664]	@ (8005d0c <UART_SetConfig+0x334>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d177      	bne.n	8005b68 <UART_SetConfig+0x190>
 8005a78:	4ba5      	ldr	r3, [pc, #660]	@ (8005d10 <UART_SetConfig+0x338>)
 8005a7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005a80:	2b28      	cmp	r3, #40	@ 0x28
 8005a82:	d86d      	bhi.n	8005b60 <UART_SetConfig+0x188>
 8005a84:	a201      	add	r2, pc, #4	@ (adr r2, 8005a8c <UART_SetConfig+0xb4>)
 8005a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8a:	bf00      	nop
 8005a8c:	08005b31 	.word	0x08005b31
 8005a90:	08005b61 	.word	0x08005b61
 8005a94:	08005b61 	.word	0x08005b61
 8005a98:	08005b61 	.word	0x08005b61
 8005a9c:	08005b61 	.word	0x08005b61
 8005aa0:	08005b61 	.word	0x08005b61
 8005aa4:	08005b61 	.word	0x08005b61
 8005aa8:	08005b61 	.word	0x08005b61
 8005aac:	08005b39 	.word	0x08005b39
 8005ab0:	08005b61 	.word	0x08005b61
 8005ab4:	08005b61 	.word	0x08005b61
 8005ab8:	08005b61 	.word	0x08005b61
 8005abc:	08005b61 	.word	0x08005b61
 8005ac0:	08005b61 	.word	0x08005b61
 8005ac4:	08005b61 	.word	0x08005b61
 8005ac8:	08005b61 	.word	0x08005b61
 8005acc:	08005b41 	.word	0x08005b41
 8005ad0:	08005b61 	.word	0x08005b61
 8005ad4:	08005b61 	.word	0x08005b61
 8005ad8:	08005b61 	.word	0x08005b61
 8005adc:	08005b61 	.word	0x08005b61
 8005ae0:	08005b61 	.word	0x08005b61
 8005ae4:	08005b61 	.word	0x08005b61
 8005ae8:	08005b61 	.word	0x08005b61
 8005aec:	08005b49 	.word	0x08005b49
 8005af0:	08005b61 	.word	0x08005b61
 8005af4:	08005b61 	.word	0x08005b61
 8005af8:	08005b61 	.word	0x08005b61
 8005afc:	08005b61 	.word	0x08005b61
 8005b00:	08005b61 	.word	0x08005b61
 8005b04:	08005b61 	.word	0x08005b61
 8005b08:	08005b61 	.word	0x08005b61
 8005b0c:	08005b51 	.word	0x08005b51
 8005b10:	08005b61 	.word	0x08005b61
 8005b14:	08005b61 	.word	0x08005b61
 8005b18:	08005b61 	.word	0x08005b61
 8005b1c:	08005b61 	.word	0x08005b61
 8005b20:	08005b61 	.word	0x08005b61
 8005b24:	08005b61 	.word	0x08005b61
 8005b28:	08005b61 	.word	0x08005b61
 8005b2c:	08005b59 	.word	0x08005b59
 8005b30:	2301      	movs	r3, #1
 8005b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b36:	e222      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005b38:	2304      	movs	r3, #4
 8005b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b3e:	e21e      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005b40:	2308      	movs	r3, #8
 8005b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b46:	e21a      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005b48:	2310      	movs	r3, #16
 8005b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b4e:	e216      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005b50:	2320      	movs	r3, #32
 8005b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b56:	e212      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005b58:	2340      	movs	r3, #64	@ 0x40
 8005b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b5e:	e20e      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005b60:	2380      	movs	r3, #128	@ 0x80
 8005b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005b66:	e20a      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a69      	ldr	r2, [pc, #420]	@ (8005d14 <UART_SetConfig+0x33c>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d130      	bne.n	8005bd4 <UART_SetConfig+0x1fc>
 8005b72:	4b67      	ldr	r3, [pc, #412]	@ (8005d10 <UART_SetConfig+0x338>)
 8005b74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b76:	f003 0307 	and.w	r3, r3, #7
 8005b7a:	2b05      	cmp	r3, #5
 8005b7c:	d826      	bhi.n	8005bcc <UART_SetConfig+0x1f4>
 8005b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b84 <UART_SetConfig+0x1ac>)
 8005b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b84:	08005b9d 	.word	0x08005b9d
 8005b88:	08005ba5 	.word	0x08005ba5
 8005b8c:	08005bad 	.word	0x08005bad
 8005b90:	08005bb5 	.word	0x08005bb5
 8005b94:	08005bbd 	.word	0x08005bbd
 8005b98:	08005bc5 	.word	0x08005bc5
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ba2:	e1ec      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005ba4:	2304      	movs	r3, #4
 8005ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005baa:	e1e8      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005bac:	2308      	movs	r3, #8
 8005bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bb2:	e1e4      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005bb4:	2310      	movs	r3, #16
 8005bb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bba:	e1e0      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005bbc:	2320      	movs	r3, #32
 8005bbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bc2:	e1dc      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005bc4:	2340      	movs	r3, #64	@ 0x40
 8005bc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bca:	e1d8      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005bcc:	2380      	movs	r3, #128	@ 0x80
 8005bce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005bd2:	e1d4      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a4f      	ldr	r2, [pc, #316]	@ (8005d18 <UART_SetConfig+0x340>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d130      	bne.n	8005c40 <UART_SetConfig+0x268>
 8005bde:	4b4c      	ldr	r3, [pc, #304]	@ (8005d10 <UART_SetConfig+0x338>)
 8005be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005be2:	f003 0307 	and.w	r3, r3, #7
 8005be6:	2b05      	cmp	r3, #5
 8005be8:	d826      	bhi.n	8005c38 <UART_SetConfig+0x260>
 8005bea:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf0 <UART_SetConfig+0x218>)
 8005bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf0:	08005c09 	.word	0x08005c09
 8005bf4:	08005c11 	.word	0x08005c11
 8005bf8:	08005c19 	.word	0x08005c19
 8005bfc:	08005c21 	.word	0x08005c21
 8005c00:	08005c29 	.word	0x08005c29
 8005c04:	08005c31 	.word	0x08005c31
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c0e:	e1b6      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c10:	2304      	movs	r3, #4
 8005c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c16:	e1b2      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c18:	2308      	movs	r3, #8
 8005c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c1e:	e1ae      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c20:	2310      	movs	r3, #16
 8005c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c26:	e1aa      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c28:	2320      	movs	r3, #32
 8005c2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c2e:	e1a6      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c30:	2340      	movs	r3, #64	@ 0x40
 8005c32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c36:	e1a2      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c38:	2380      	movs	r3, #128	@ 0x80
 8005c3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c3e:	e19e      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4a35      	ldr	r2, [pc, #212]	@ (8005d1c <UART_SetConfig+0x344>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d130      	bne.n	8005cac <UART_SetConfig+0x2d4>
 8005c4a:	4b31      	ldr	r3, [pc, #196]	@ (8005d10 <UART_SetConfig+0x338>)
 8005c4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c4e:	f003 0307 	and.w	r3, r3, #7
 8005c52:	2b05      	cmp	r3, #5
 8005c54:	d826      	bhi.n	8005ca4 <UART_SetConfig+0x2cc>
 8005c56:	a201      	add	r2, pc, #4	@ (adr r2, 8005c5c <UART_SetConfig+0x284>)
 8005c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5c:	08005c75 	.word	0x08005c75
 8005c60:	08005c7d 	.word	0x08005c7d
 8005c64:	08005c85 	.word	0x08005c85
 8005c68:	08005c8d 	.word	0x08005c8d
 8005c6c:	08005c95 	.word	0x08005c95
 8005c70:	08005c9d 	.word	0x08005c9d
 8005c74:	2300      	movs	r3, #0
 8005c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c7a:	e180      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c7c:	2304      	movs	r3, #4
 8005c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c82:	e17c      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c84:	2308      	movs	r3, #8
 8005c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c8a:	e178      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c8c:	2310      	movs	r3, #16
 8005c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c92:	e174      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c94:	2320      	movs	r3, #32
 8005c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005c9a:	e170      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005c9c:	2340      	movs	r3, #64	@ 0x40
 8005c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ca2:	e16c      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005ca4:	2380      	movs	r3, #128	@ 0x80
 8005ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005caa:	e168      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005cac:	697b      	ldr	r3, [r7, #20]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d20 <UART_SetConfig+0x348>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d142      	bne.n	8005d3c <UART_SetConfig+0x364>
 8005cb6:	4b16      	ldr	r3, [pc, #88]	@ (8005d10 <UART_SetConfig+0x338>)
 8005cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cba:	f003 0307 	and.w	r3, r3, #7
 8005cbe:	2b05      	cmp	r3, #5
 8005cc0:	d838      	bhi.n	8005d34 <UART_SetConfig+0x35c>
 8005cc2:	a201      	add	r2, pc, #4	@ (adr r2, 8005cc8 <UART_SetConfig+0x2f0>)
 8005cc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc8:	08005ce1 	.word	0x08005ce1
 8005ccc:	08005ce9 	.word	0x08005ce9
 8005cd0:	08005cf1 	.word	0x08005cf1
 8005cd4:	08005cf9 	.word	0x08005cf9
 8005cd8:	08005d25 	.word	0x08005d25
 8005cdc:	08005d2d 	.word	0x08005d2d
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ce6:	e14a      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005ce8:	2304      	movs	r3, #4
 8005cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cee:	e146      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005cf0:	2308      	movs	r3, #8
 8005cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cf6:	e142      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005cf8:	2310      	movs	r3, #16
 8005cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005cfe:	e13e      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005d00:	cfff69f3 	.word	0xcfff69f3
 8005d04:	58000c00 	.word	0x58000c00
 8005d08:	11fff4ff 	.word	0x11fff4ff
 8005d0c:	40011000 	.word	0x40011000
 8005d10:	58024400 	.word	0x58024400
 8005d14:	40004400 	.word	0x40004400
 8005d18:	40004800 	.word	0x40004800
 8005d1c:	40004c00 	.word	0x40004c00
 8005d20:	40005000 	.word	0x40005000
 8005d24:	2320      	movs	r3, #32
 8005d26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d2a:	e128      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005d2c:	2340      	movs	r3, #64	@ 0x40
 8005d2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d32:	e124      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005d34:	2380      	movs	r3, #128	@ 0x80
 8005d36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005d3a:	e120      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4acb      	ldr	r2, [pc, #812]	@ (8006070 <UART_SetConfig+0x698>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d176      	bne.n	8005e34 <UART_SetConfig+0x45c>
 8005d46:	4bcb      	ldr	r3, [pc, #812]	@ (8006074 <UART_SetConfig+0x69c>)
 8005d48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d4e:	2b28      	cmp	r3, #40	@ 0x28
 8005d50:	d86c      	bhi.n	8005e2c <UART_SetConfig+0x454>
 8005d52:	a201      	add	r2, pc, #4	@ (adr r2, 8005d58 <UART_SetConfig+0x380>)
 8005d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d58:	08005dfd 	.word	0x08005dfd
 8005d5c:	08005e2d 	.word	0x08005e2d
 8005d60:	08005e2d 	.word	0x08005e2d
 8005d64:	08005e2d 	.word	0x08005e2d
 8005d68:	08005e2d 	.word	0x08005e2d
 8005d6c:	08005e2d 	.word	0x08005e2d
 8005d70:	08005e2d 	.word	0x08005e2d
 8005d74:	08005e2d 	.word	0x08005e2d
 8005d78:	08005e05 	.word	0x08005e05
 8005d7c:	08005e2d 	.word	0x08005e2d
 8005d80:	08005e2d 	.word	0x08005e2d
 8005d84:	08005e2d 	.word	0x08005e2d
 8005d88:	08005e2d 	.word	0x08005e2d
 8005d8c:	08005e2d 	.word	0x08005e2d
 8005d90:	08005e2d 	.word	0x08005e2d
 8005d94:	08005e2d 	.word	0x08005e2d
 8005d98:	08005e0d 	.word	0x08005e0d
 8005d9c:	08005e2d 	.word	0x08005e2d
 8005da0:	08005e2d 	.word	0x08005e2d
 8005da4:	08005e2d 	.word	0x08005e2d
 8005da8:	08005e2d 	.word	0x08005e2d
 8005dac:	08005e2d 	.word	0x08005e2d
 8005db0:	08005e2d 	.word	0x08005e2d
 8005db4:	08005e2d 	.word	0x08005e2d
 8005db8:	08005e15 	.word	0x08005e15
 8005dbc:	08005e2d 	.word	0x08005e2d
 8005dc0:	08005e2d 	.word	0x08005e2d
 8005dc4:	08005e2d 	.word	0x08005e2d
 8005dc8:	08005e2d 	.word	0x08005e2d
 8005dcc:	08005e2d 	.word	0x08005e2d
 8005dd0:	08005e2d 	.word	0x08005e2d
 8005dd4:	08005e2d 	.word	0x08005e2d
 8005dd8:	08005e1d 	.word	0x08005e1d
 8005ddc:	08005e2d 	.word	0x08005e2d
 8005de0:	08005e2d 	.word	0x08005e2d
 8005de4:	08005e2d 	.word	0x08005e2d
 8005de8:	08005e2d 	.word	0x08005e2d
 8005dec:	08005e2d 	.word	0x08005e2d
 8005df0:	08005e2d 	.word	0x08005e2d
 8005df4:	08005e2d 	.word	0x08005e2d
 8005df8:	08005e25 	.word	0x08005e25
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e02:	e0bc      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e04:	2304      	movs	r3, #4
 8005e06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e0a:	e0b8      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e0c:	2308      	movs	r3, #8
 8005e0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e12:	e0b4      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e14:	2310      	movs	r3, #16
 8005e16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e1a:	e0b0      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e1c:	2320      	movs	r3, #32
 8005e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e22:	e0ac      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e24:	2340      	movs	r3, #64	@ 0x40
 8005e26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e2a:	e0a8      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e2c:	2380      	movs	r3, #128	@ 0x80
 8005e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e32:	e0a4      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a8f      	ldr	r2, [pc, #572]	@ (8006078 <UART_SetConfig+0x6a0>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d130      	bne.n	8005ea0 <UART_SetConfig+0x4c8>
 8005e3e:	4b8d      	ldr	r3, [pc, #564]	@ (8006074 <UART_SetConfig+0x69c>)
 8005e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	2b05      	cmp	r3, #5
 8005e48:	d826      	bhi.n	8005e98 <UART_SetConfig+0x4c0>
 8005e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005e50 <UART_SetConfig+0x478>)
 8005e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e50:	08005e69 	.word	0x08005e69
 8005e54:	08005e71 	.word	0x08005e71
 8005e58:	08005e79 	.word	0x08005e79
 8005e5c:	08005e81 	.word	0x08005e81
 8005e60:	08005e89 	.word	0x08005e89
 8005e64:	08005e91 	.word	0x08005e91
 8005e68:	2300      	movs	r3, #0
 8005e6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e6e:	e086      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e70:	2304      	movs	r3, #4
 8005e72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e76:	e082      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e78:	2308      	movs	r3, #8
 8005e7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e7e:	e07e      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e80:	2310      	movs	r3, #16
 8005e82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e86:	e07a      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e88:	2320      	movs	r3, #32
 8005e8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e8e:	e076      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e90:	2340      	movs	r3, #64	@ 0x40
 8005e92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e96:	e072      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005e98:	2380      	movs	r3, #128	@ 0x80
 8005e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005e9e:	e06e      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a75      	ldr	r2, [pc, #468]	@ (800607c <UART_SetConfig+0x6a4>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d130      	bne.n	8005f0c <UART_SetConfig+0x534>
 8005eaa:	4b72      	ldr	r3, [pc, #456]	@ (8006074 <UART_SetConfig+0x69c>)
 8005eac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eae:	f003 0307 	and.w	r3, r3, #7
 8005eb2:	2b05      	cmp	r3, #5
 8005eb4:	d826      	bhi.n	8005f04 <UART_SetConfig+0x52c>
 8005eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ebc <UART_SetConfig+0x4e4>)
 8005eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebc:	08005ed5 	.word	0x08005ed5
 8005ec0:	08005edd 	.word	0x08005edd
 8005ec4:	08005ee5 	.word	0x08005ee5
 8005ec8:	08005eed 	.word	0x08005eed
 8005ecc:	08005ef5 	.word	0x08005ef5
 8005ed0:	08005efd 	.word	0x08005efd
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eda:	e050      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005edc:	2304      	movs	r3, #4
 8005ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ee2:	e04c      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005ee4:	2308      	movs	r3, #8
 8005ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005eea:	e048      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005eec:	2310      	movs	r3, #16
 8005eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005ef2:	e044      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005ef4:	2320      	movs	r3, #32
 8005ef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005efa:	e040      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005efc:	2340      	movs	r3, #64	@ 0x40
 8005efe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f02:	e03c      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f04:	2380      	movs	r3, #128	@ 0x80
 8005f06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f0a:	e038      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a5b      	ldr	r2, [pc, #364]	@ (8006080 <UART_SetConfig+0x6a8>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d130      	bne.n	8005f78 <UART_SetConfig+0x5a0>
 8005f16:	4b57      	ldr	r3, [pc, #348]	@ (8006074 <UART_SetConfig+0x69c>)
 8005f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f1a:	f003 0307 	and.w	r3, r3, #7
 8005f1e:	2b05      	cmp	r3, #5
 8005f20:	d826      	bhi.n	8005f70 <UART_SetConfig+0x598>
 8005f22:	a201      	add	r2, pc, #4	@ (adr r2, 8005f28 <UART_SetConfig+0x550>)
 8005f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f28:	08005f41 	.word	0x08005f41
 8005f2c:	08005f49 	.word	0x08005f49
 8005f30:	08005f51 	.word	0x08005f51
 8005f34:	08005f59 	.word	0x08005f59
 8005f38:	08005f61 	.word	0x08005f61
 8005f3c:	08005f69 	.word	0x08005f69
 8005f40:	2302      	movs	r3, #2
 8005f42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f46:	e01a      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f48:	2304      	movs	r3, #4
 8005f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f4e:	e016      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f50:	2308      	movs	r3, #8
 8005f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f56:	e012      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f58:	2310      	movs	r3, #16
 8005f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f5e:	e00e      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f60:	2320      	movs	r3, #32
 8005f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f66:	e00a      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f68:	2340      	movs	r3, #64	@ 0x40
 8005f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f6e:	e006      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f70:	2380      	movs	r3, #128	@ 0x80
 8005f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f76:	e002      	b.n	8005f7e <UART_SetConfig+0x5a6>
 8005f78:	2380      	movs	r3, #128	@ 0x80
 8005f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a3f      	ldr	r2, [pc, #252]	@ (8006080 <UART_SetConfig+0x6a8>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	f040 80f8 	bne.w	800617a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005f8a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005f8e:	2b20      	cmp	r3, #32
 8005f90:	dc46      	bgt.n	8006020 <UART_SetConfig+0x648>
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	f2c0 8082 	blt.w	800609c <UART_SetConfig+0x6c4>
 8005f98:	3b02      	subs	r3, #2
 8005f9a:	2b1e      	cmp	r3, #30
 8005f9c:	d87e      	bhi.n	800609c <UART_SetConfig+0x6c4>
 8005f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa4 <UART_SetConfig+0x5cc>)
 8005fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa4:	08006027 	.word	0x08006027
 8005fa8:	0800609d 	.word	0x0800609d
 8005fac:	0800602f 	.word	0x0800602f
 8005fb0:	0800609d 	.word	0x0800609d
 8005fb4:	0800609d 	.word	0x0800609d
 8005fb8:	0800609d 	.word	0x0800609d
 8005fbc:	0800603f 	.word	0x0800603f
 8005fc0:	0800609d 	.word	0x0800609d
 8005fc4:	0800609d 	.word	0x0800609d
 8005fc8:	0800609d 	.word	0x0800609d
 8005fcc:	0800609d 	.word	0x0800609d
 8005fd0:	0800609d 	.word	0x0800609d
 8005fd4:	0800609d 	.word	0x0800609d
 8005fd8:	0800609d 	.word	0x0800609d
 8005fdc:	0800604f 	.word	0x0800604f
 8005fe0:	0800609d 	.word	0x0800609d
 8005fe4:	0800609d 	.word	0x0800609d
 8005fe8:	0800609d 	.word	0x0800609d
 8005fec:	0800609d 	.word	0x0800609d
 8005ff0:	0800609d 	.word	0x0800609d
 8005ff4:	0800609d 	.word	0x0800609d
 8005ff8:	0800609d 	.word	0x0800609d
 8005ffc:	0800609d 	.word	0x0800609d
 8006000:	0800609d 	.word	0x0800609d
 8006004:	0800609d 	.word	0x0800609d
 8006008:	0800609d 	.word	0x0800609d
 800600c:	0800609d 	.word	0x0800609d
 8006010:	0800609d 	.word	0x0800609d
 8006014:	0800609d 	.word	0x0800609d
 8006018:	0800609d 	.word	0x0800609d
 800601c:	0800608f 	.word	0x0800608f
 8006020:	2b40      	cmp	r3, #64	@ 0x40
 8006022:	d037      	beq.n	8006094 <UART_SetConfig+0x6bc>
 8006024:	e03a      	b.n	800609c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006026:	f7fe fd0f 	bl	8004a48 <HAL_RCCEx_GetD3PCLK1Freq>
 800602a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800602c:	e03c      	b.n	80060a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800602e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006032:	4618      	mov	r0, r3
 8006034:	f7fe fd1e 	bl	8004a74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800603a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800603c:	e034      	b.n	80060a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800603e:	f107 0318 	add.w	r3, r7, #24
 8006042:	4618      	mov	r0, r3
 8006044:	f7fe fe6a 	bl	8004d1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800604c:	e02c      	b.n	80060a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800604e:	4b09      	ldr	r3, [pc, #36]	@ (8006074 <UART_SetConfig+0x69c>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0320 	and.w	r3, r3, #32
 8006056:	2b00      	cmp	r3, #0
 8006058:	d016      	beq.n	8006088 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800605a:	4b06      	ldr	r3, [pc, #24]	@ (8006074 <UART_SetConfig+0x69c>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	08db      	lsrs	r3, r3, #3
 8006060:	f003 0303 	and.w	r3, r3, #3
 8006064:	4a07      	ldr	r2, [pc, #28]	@ (8006084 <UART_SetConfig+0x6ac>)
 8006066:	fa22 f303 	lsr.w	r3, r2, r3
 800606a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800606c:	e01c      	b.n	80060a8 <UART_SetConfig+0x6d0>
 800606e:	bf00      	nop
 8006070:	40011400 	.word	0x40011400
 8006074:	58024400 	.word	0x58024400
 8006078:	40007800 	.word	0x40007800
 800607c:	40007c00 	.word	0x40007c00
 8006080:	58000c00 	.word	0x58000c00
 8006084:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006088:	4b9d      	ldr	r3, [pc, #628]	@ (8006300 <UART_SetConfig+0x928>)
 800608a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800608c:	e00c      	b.n	80060a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800608e:	4b9d      	ldr	r3, [pc, #628]	@ (8006304 <UART_SetConfig+0x92c>)
 8006090:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006092:	e009      	b.n	80060a8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006094:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800609a:	e005      	b.n	80060a8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800609c:	2300      	movs	r3, #0
 800609e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80060a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 81de 	beq.w	800646c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b4:	4a94      	ldr	r2, [pc, #592]	@ (8006308 <UART_SetConfig+0x930>)
 80060b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060ba:	461a      	mov	r2, r3
 80060bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060be:	fbb3 f3f2 	udiv	r3, r3, r2
 80060c2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	685a      	ldr	r2, [r3, #4]
 80060c8:	4613      	mov	r3, r2
 80060ca:	005b      	lsls	r3, r3, #1
 80060cc:	4413      	add	r3, r2
 80060ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d305      	bcc.n	80060e0 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060dc:	429a      	cmp	r2, r3
 80060de:	d903      	bls.n	80060e8 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80060e0:	2301      	movs	r3, #1
 80060e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80060e6:	e1c1      	b.n	800646c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80060ea:	2200      	movs	r2, #0
 80060ec:	60bb      	str	r3, [r7, #8]
 80060ee:	60fa      	str	r2, [r7, #12]
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f4:	4a84      	ldr	r2, [pc, #528]	@ (8006308 <UART_SetConfig+0x930>)
 80060f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	2200      	movs	r2, #0
 80060fe:	603b      	str	r3, [r7, #0]
 8006100:	607a      	str	r2, [r7, #4]
 8006102:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006106:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800610a:	f7fa fa05 	bl	8000518 <__aeabi_uldivmod>
 800610e:	4602      	mov	r2, r0
 8006110:	460b      	mov	r3, r1
 8006112:	4610      	mov	r0, r2
 8006114:	4619      	mov	r1, r3
 8006116:	f04f 0200 	mov.w	r2, #0
 800611a:	f04f 0300 	mov.w	r3, #0
 800611e:	020b      	lsls	r3, r1, #8
 8006120:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006124:	0202      	lsls	r2, r0, #8
 8006126:	6979      	ldr	r1, [r7, #20]
 8006128:	6849      	ldr	r1, [r1, #4]
 800612a:	0849      	lsrs	r1, r1, #1
 800612c:	2000      	movs	r0, #0
 800612e:	460c      	mov	r4, r1
 8006130:	4605      	mov	r5, r0
 8006132:	eb12 0804 	adds.w	r8, r2, r4
 8006136:	eb43 0905 	adc.w	r9, r3, r5
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	469a      	mov	sl, r3
 8006142:	4693      	mov	fp, r2
 8006144:	4652      	mov	r2, sl
 8006146:	465b      	mov	r3, fp
 8006148:	4640      	mov	r0, r8
 800614a:	4649      	mov	r1, r9
 800614c:	f7fa f9e4 	bl	8000518 <__aeabi_uldivmod>
 8006150:	4602      	mov	r2, r0
 8006152:	460b      	mov	r3, r1
 8006154:	4613      	mov	r3, r2
 8006156:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800615a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800615e:	d308      	bcc.n	8006172 <UART_SetConfig+0x79a>
 8006160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006162:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006166:	d204      	bcs.n	8006172 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800616e:	60da      	str	r2, [r3, #12]
 8006170:	e17c      	b.n	800646c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006178:	e178      	b.n	800646c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	69db      	ldr	r3, [r3, #28]
 800617e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006182:	f040 80c5 	bne.w	8006310 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006186:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800618a:	2b20      	cmp	r3, #32
 800618c:	dc48      	bgt.n	8006220 <UART_SetConfig+0x848>
 800618e:	2b00      	cmp	r3, #0
 8006190:	db7b      	blt.n	800628a <UART_SetConfig+0x8b2>
 8006192:	2b20      	cmp	r3, #32
 8006194:	d879      	bhi.n	800628a <UART_SetConfig+0x8b2>
 8006196:	a201      	add	r2, pc, #4	@ (adr r2, 800619c <UART_SetConfig+0x7c4>)
 8006198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800619c:	08006227 	.word	0x08006227
 80061a0:	0800622f 	.word	0x0800622f
 80061a4:	0800628b 	.word	0x0800628b
 80061a8:	0800628b 	.word	0x0800628b
 80061ac:	08006237 	.word	0x08006237
 80061b0:	0800628b 	.word	0x0800628b
 80061b4:	0800628b 	.word	0x0800628b
 80061b8:	0800628b 	.word	0x0800628b
 80061bc:	08006247 	.word	0x08006247
 80061c0:	0800628b 	.word	0x0800628b
 80061c4:	0800628b 	.word	0x0800628b
 80061c8:	0800628b 	.word	0x0800628b
 80061cc:	0800628b 	.word	0x0800628b
 80061d0:	0800628b 	.word	0x0800628b
 80061d4:	0800628b 	.word	0x0800628b
 80061d8:	0800628b 	.word	0x0800628b
 80061dc:	08006257 	.word	0x08006257
 80061e0:	0800628b 	.word	0x0800628b
 80061e4:	0800628b 	.word	0x0800628b
 80061e8:	0800628b 	.word	0x0800628b
 80061ec:	0800628b 	.word	0x0800628b
 80061f0:	0800628b 	.word	0x0800628b
 80061f4:	0800628b 	.word	0x0800628b
 80061f8:	0800628b 	.word	0x0800628b
 80061fc:	0800628b 	.word	0x0800628b
 8006200:	0800628b 	.word	0x0800628b
 8006204:	0800628b 	.word	0x0800628b
 8006208:	0800628b 	.word	0x0800628b
 800620c:	0800628b 	.word	0x0800628b
 8006210:	0800628b 	.word	0x0800628b
 8006214:	0800628b 	.word	0x0800628b
 8006218:	0800628b 	.word	0x0800628b
 800621c:	0800627d 	.word	0x0800627d
 8006220:	2b40      	cmp	r3, #64	@ 0x40
 8006222:	d02e      	beq.n	8006282 <UART_SetConfig+0x8aa>
 8006224:	e031      	b.n	800628a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006226:	f7fd f997 	bl	8003558 <HAL_RCC_GetPCLK1Freq>
 800622a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800622c:	e033      	b.n	8006296 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800622e:	f7fd f9a9 	bl	8003584 <HAL_RCC_GetPCLK2Freq>
 8006232:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006234:	e02f      	b.n	8006296 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006236:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800623a:	4618      	mov	r0, r3
 800623c:	f7fe fc1a 	bl	8004a74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006240:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006242:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006244:	e027      	b.n	8006296 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006246:	f107 0318 	add.w	r3, r7, #24
 800624a:	4618      	mov	r0, r3
 800624c:	f7fe fd66 	bl	8004d1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006254:	e01f      	b.n	8006296 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006256:	4b2d      	ldr	r3, [pc, #180]	@ (800630c <UART_SetConfig+0x934>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f003 0320 	and.w	r3, r3, #32
 800625e:	2b00      	cmp	r3, #0
 8006260:	d009      	beq.n	8006276 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006262:	4b2a      	ldr	r3, [pc, #168]	@ (800630c <UART_SetConfig+0x934>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	08db      	lsrs	r3, r3, #3
 8006268:	f003 0303 	and.w	r3, r3, #3
 800626c:	4a24      	ldr	r2, [pc, #144]	@ (8006300 <UART_SetConfig+0x928>)
 800626e:	fa22 f303 	lsr.w	r3, r2, r3
 8006272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006274:	e00f      	b.n	8006296 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006276:	4b22      	ldr	r3, [pc, #136]	@ (8006300 <UART_SetConfig+0x928>)
 8006278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800627a:	e00c      	b.n	8006296 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800627c:	4b21      	ldr	r3, [pc, #132]	@ (8006304 <UART_SetConfig+0x92c>)
 800627e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006280:	e009      	b.n	8006296 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006282:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006286:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006288:	e005      	b.n	8006296 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800628a:	2300      	movs	r3, #0
 800628c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006294:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006298:	2b00      	cmp	r3, #0
 800629a:	f000 80e7 	beq.w	800646c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062a2:	4a19      	ldr	r2, [pc, #100]	@ (8006308 <UART_SetConfig+0x930>)
 80062a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062a8:	461a      	mov	r2, r3
 80062aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80062b0:	005a      	lsls	r2, r3, #1
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	685b      	ldr	r3, [r3, #4]
 80062b6:	085b      	lsrs	r3, r3, #1
 80062b8:	441a      	add	r2, r3
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80062c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c6:	2b0f      	cmp	r3, #15
 80062c8:	d916      	bls.n	80062f8 <UART_SetConfig+0x920>
 80062ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d0:	d212      	bcs.n	80062f8 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	f023 030f 	bic.w	r3, r3, #15
 80062da:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062de:	085b      	lsrs	r3, r3, #1
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	f003 0307 	and.w	r3, r3, #7
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80062ea:	4313      	orrs	r3, r2
 80062ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80062f4:	60da      	str	r2, [r3, #12]
 80062f6:	e0b9      	b.n	800646c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80062fe:	e0b5      	b.n	800646c <UART_SetConfig+0xa94>
 8006300:	03d09000 	.word	0x03d09000
 8006304:	003d0900 	.word	0x003d0900
 8006308:	08008860 	.word	0x08008860
 800630c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006310:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006314:	2b20      	cmp	r3, #32
 8006316:	dc49      	bgt.n	80063ac <UART_SetConfig+0x9d4>
 8006318:	2b00      	cmp	r3, #0
 800631a:	db7c      	blt.n	8006416 <UART_SetConfig+0xa3e>
 800631c:	2b20      	cmp	r3, #32
 800631e:	d87a      	bhi.n	8006416 <UART_SetConfig+0xa3e>
 8006320:	a201      	add	r2, pc, #4	@ (adr r2, 8006328 <UART_SetConfig+0x950>)
 8006322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006326:	bf00      	nop
 8006328:	080063b3 	.word	0x080063b3
 800632c:	080063bb 	.word	0x080063bb
 8006330:	08006417 	.word	0x08006417
 8006334:	08006417 	.word	0x08006417
 8006338:	080063c3 	.word	0x080063c3
 800633c:	08006417 	.word	0x08006417
 8006340:	08006417 	.word	0x08006417
 8006344:	08006417 	.word	0x08006417
 8006348:	080063d3 	.word	0x080063d3
 800634c:	08006417 	.word	0x08006417
 8006350:	08006417 	.word	0x08006417
 8006354:	08006417 	.word	0x08006417
 8006358:	08006417 	.word	0x08006417
 800635c:	08006417 	.word	0x08006417
 8006360:	08006417 	.word	0x08006417
 8006364:	08006417 	.word	0x08006417
 8006368:	080063e3 	.word	0x080063e3
 800636c:	08006417 	.word	0x08006417
 8006370:	08006417 	.word	0x08006417
 8006374:	08006417 	.word	0x08006417
 8006378:	08006417 	.word	0x08006417
 800637c:	08006417 	.word	0x08006417
 8006380:	08006417 	.word	0x08006417
 8006384:	08006417 	.word	0x08006417
 8006388:	08006417 	.word	0x08006417
 800638c:	08006417 	.word	0x08006417
 8006390:	08006417 	.word	0x08006417
 8006394:	08006417 	.word	0x08006417
 8006398:	08006417 	.word	0x08006417
 800639c:	08006417 	.word	0x08006417
 80063a0:	08006417 	.word	0x08006417
 80063a4:	08006417 	.word	0x08006417
 80063a8:	08006409 	.word	0x08006409
 80063ac:	2b40      	cmp	r3, #64	@ 0x40
 80063ae:	d02e      	beq.n	800640e <UART_SetConfig+0xa36>
 80063b0:	e031      	b.n	8006416 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063b2:	f7fd f8d1 	bl	8003558 <HAL_RCC_GetPCLK1Freq>
 80063b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80063b8:	e033      	b.n	8006422 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063ba:	f7fd f8e3 	bl	8003584 <HAL_RCC_GetPCLK2Freq>
 80063be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80063c0:	e02f      	b.n	8006422 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7fe fb54 	bl	8004a74 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80063cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063d0:	e027      	b.n	8006422 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80063d2:	f107 0318 	add.w	r3, r7, #24
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7fe fca0 	bl	8004d1c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063e0:	e01f      	b.n	8006422 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063e2:	4b2d      	ldr	r3, [pc, #180]	@ (8006498 <UART_SetConfig+0xac0>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 0320 	and.w	r3, r3, #32
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d009      	beq.n	8006402 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80063ee:	4b2a      	ldr	r3, [pc, #168]	@ (8006498 <UART_SetConfig+0xac0>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	08db      	lsrs	r3, r3, #3
 80063f4:	f003 0303 	and.w	r3, r3, #3
 80063f8:	4a28      	ldr	r2, [pc, #160]	@ (800649c <UART_SetConfig+0xac4>)
 80063fa:	fa22 f303 	lsr.w	r3, r2, r3
 80063fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006400:	e00f      	b.n	8006422 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8006402:	4b26      	ldr	r3, [pc, #152]	@ (800649c <UART_SetConfig+0xac4>)
 8006404:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006406:	e00c      	b.n	8006422 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006408:	4b25      	ldr	r3, [pc, #148]	@ (80064a0 <UART_SetConfig+0xac8>)
 800640a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800640c:	e009      	b.n	8006422 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800640e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006414:	e005      	b.n	8006422 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8006416:	2300      	movs	r3, #0
 8006418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006420:	bf00      	nop
    }

    if (pclk != 0U)
 8006422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006424:	2b00      	cmp	r3, #0
 8006426:	d021      	beq.n	800646c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642c:	4a1d      	ldr	r2, [pc, #116]	@ (80064a4 <UART_SetConfig+0xacc>)
 800642e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006432:	461a      	mov	r2, r3
 8006434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006436:	fbb3 f2f2 	udiv	r2, r3, r2
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	085b      	lsrs	r3, r3, #1
 8006440:	441a      	add	r2, r3
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	fbb2 f3f3 	udiv	r3, r2, r3
 800644a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800644c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800644e:	2b0f      	cmp	r3, #15
 8006450:	d909      	bls.n	8006466 <UART_SetConfig+0xa8e>
 8006452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006458:	d205      	bcs.n	8006466 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800645a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800645c:	b29a      	uxth	r2, r3
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	60da      	str	r2, [r3, #12]
 8006464:	e002      	b.n	800646c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	2201      	movs	r2, #1
 8006470:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	2201      	movs	r2, #1
 8006478:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	2200      	movs	r2, #0
 8006480:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2200      	movs	r2, #0
 8006486:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006488:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800648c:	4618      	mov	r0, r3
 800648e:	3748      	adds	r7, #72	@ 0x48
 8006490:	46bd      	mov	sp, r7
 8006492:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006496:	bf00      	nop
 8006498:	58024400 	.word	0x58024400
 800649c:	03d09000 	.word	0x03d09000
 80064a0:	003d0900 	.word	0x003d0900
 80064a4:	08008860 	.word	0x08008860

080064a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064a8:	b480      	push	{r7}
 80064aa:	b083      	sub	sp, #12
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b4:	f003 0308 	and.w	r3, r3, #8
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d00a      	beq.n	80064d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00a      	beq.n	80064f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f8:	f003 0302 	and.w	r3, r3, #2
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00a      	beq.n	8006516 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	430a      	orrs	r2, r1
 8006514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651a:	f003 0304 	and.w	r3, r3, #4
 800651e:	2b00      	cmp	r3, #0
 8006520:	d00a      	beq.n	8006538 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	430a      	orrs	r2, r1
 8006536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800653c:	f003 0310 	and.w	r3, r3, #16
 8006540:	2b00      	cmp	r3, #0
 8006542:	d00a      	beq.n	800655a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	430a      	orrs	r2, r1
 8006558:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655e:	f003 0320 	and.w	r3, r3, #32
 8006562:	2b00      	cmp	r3, #0
 8006564:	d00a      	beq.n	800657c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	689b      	ldr	r3, [r3, #8]
 800656c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006584:	2b00      	cmp	r3, #0
 8006586:	d01a      	beq.n	80065be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	430a      	orrs	r2, r1
 800659c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065a6:	d10a      	bne.n	80065be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00a      	beq.n	80065e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	430a      	orrs	r2, r1
 80065de:	605a      	str	r2, [r3, #4]
  }
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b098      	sub	sp, #96	@ 0x60
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2200      	movs	r2, #0
 80065f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065fc:	f7fb f860 	bl	80016c0 <HAL_GetTick>
 8006600:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f003 0308 	and.w	r3, r3, #8
 800660c:	2b08      	cmp	r3, #8
 800660e:	d12f      	bne.n	8006670 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006610:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006614:	9300      	str	r3, [sp, #0]
 8006616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006618:	2200      	movs	r2, #0
 800661a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f88e 	bl	8006740 <UART_WaitOnFlagUntilTimeout>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d022      	beq.n	8006670 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006632:	e853 3f00 	ldrex	r3, [r3]
 8006636:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800663a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800663e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	461a      	mov	r2, r3
 8006646:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006648:	647b      	str	r3, [r7, #68]	@ 0x44
 800664a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800664e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006650:	e841 2300 	strex	r3, r2, [r1]
 8006654:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1e6      	bne.n	800662a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2220      	movs	r2, #32
 8006660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800666c:	2303      	movs	r3, #3
 800666e:	e063      	b.n	8006738 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0304 	and.w	r3, r3, #4
 800667a:	2b04      	cmp	r3, #4
 800667c:	d149      	bne.n	8006712 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800667e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006682:	9300      	str	r3, [sp, #0]
 8006684:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006686:	2200      	movs	r2, #0
 8006688:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 f857 	bl	8006740 <UART_WaitOnFlagUntilTimeout>
 8006692:	4603      	mov	r3, r0
 8006694:	2b00      	cmp	r3, #0
 8006696:	d03c      	beq.n	8006712 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a0:	e853 3f00 	ldrex	r3, [r3]
 80066a4:	623b      	str	r3, [r7, #32]
   return(result);
 80066a6:	6a3b      	ldr	r3, [r7, #32]
 80066a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	461a      	mov	r2, r3
 80066b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066b6:	633b      	str	r3, [r7, #48]	@ 0x30
 80066b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80066bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066be:	e841 2300 	strex	r3, r2, [r1]
 80066c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80066c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d1e6      	bne.n	8006698 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	3308      	adds	r3, #8
 80066d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	e853 3f00 	ldrex	r3, [r3]
 80066d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f023 0301 	bic.w	r3, r3, #1
 80066e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	3308      	adds	r3, #8
 80066e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066ea:	61fa      	str	r2, [r7, #28]
 80066ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ee:	69b9      	ldr	r1, [r7, #24]
 80066f0:	69fa      	ldr	r2, [r7, #28]
 80066f2:	e841 2300 	strex	r3, r2, [r1]
 80066f6:	617b      	str	r3, [r7, #20]
   return(result);
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1e5      	bne.n	80066ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2220      	movs	r2, #32
 8006702:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e012      	b.n	8006738 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2220      	movs	r2, #32
 8006716:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2220      	movs	r2, #32
 800671e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2200      	movs	r2, #0
 8006726:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3758      	adds	r7, #88	@ 0x58
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}

08006740 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006740:	b580      	push	{r7, lr}
 8006742:	b084      	sub	sp, #16
 8006744:	af00      	add	r7, sp, #0
 8006746:	60f8      	str	r0, [r7, #12]
 8006748:	60b9      	str	r1, [r7, #8]
 800674a:	603b      	str	r3, [r7, #0]
 800674c:	4613      	mov	r3, r2
 800674e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006750:	e04f      	b.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006758:	d04b      	beq.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800675a:	f7fa ffb1 	bl	80016c0 <HAL_GetTick>
 800675e:	4602      	mov	r2, r0
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	69ba      	ldr	r2, [r7, #24]
 8006766:	429a      	cmp	r2, r3
 8006768:	d302      	bcc.n	8006770 <UART_WaitOnFlagUntilTimeout+0x30>
 800676a:	69bb      	ldr	r3, [r7, #24]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d101      	bne.n	8006774 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006770:	2303      	movs	r3, #3
 8006772:	e04e      	b.n	8006812 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0304 	and.w	r3, r3, #4
 800677e:	2b00      	cmp	r3, #0
 8006780:	d037      	beq.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	2b80      	cmp	r3, #128	@ 0x80
 8006786:	d034      	beq.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2b40      	cmp	r3, #64	@ 0x40
 800678c:	d031      	beq.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	69db      	ldr	r3, [r3, #28]
 8006794:	f003 0308 	and.w	r3, r3, #8
 8006798:	2b08      	cmp	r3, #8
 800679a:	d110      	bne.n	80067be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2208      	movs	r2, #8
 80067a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067a4:	68f8      	ldr	r0, [r7, #12]
 80067a6:	f000 f839 	bl	800681c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2208      	movs	r2, #8
 80067ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e029      	b.n	8006812 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	69db      	ldr	r3, [r3, #28]
 80067c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067cc:	d111      	bne.n	80067f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80067d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067d8:	68f8      	ldr	r0, [r7, #12]
 80067da:	f000 f81f 	bl	800681c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2220      	movs	r2, #32
 80067e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2200      	movs	r2, #0
 80067ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e00f      	b.n	8006812 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	69da      	ldr	r2, [r3, #28]
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	4013      	ands	r3, r2
 80067fc:	68ba      	ldr	r2, [r7, #8]
 80067fe:	429a      	cmp	r2, r3
 8006800:	bf0c      	ite	eq
 8006802:	2301      	moveq	r3, #1
 8006804:	2300      	movne	r3, #0
 8006806:	b2db      	uxtb	r3, r3
 8006808:	461a      	mov	r2, r3
 800680a:	79fb      	ldrb	r3, [r7, #7]
 800680c:	429a      	cmp	r2, r3
 800680e:	d0a0      	beq.n	8006752 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006810:	2300      	movs	r3, #0
}
 8006812:	4618      	mov	r0, r3
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
	...

0800681c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800681c:	b480      	push	{r7}
 800681e:	b095      	sub	sp, #84	@ 0x54
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682c:	e853 3f00 	ldrex	r3, [r3]
 8006830:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006834:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006838:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	461a      	mov	r2, r3
 8006840:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006842:	643b      	str	r3, [r7, #64]	@ 0x40
 8006844:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006846:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006848:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800684a:	e841 2300 	strex	r3, r2, [r1]
 800684e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1e6      	bne.n	8006824 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	3308      	adds	r3, #8
 800685c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800685e:	6a3b      	ldr	r3, [r7, #32]
 8006860:	e853 3f00 	ldrex	r3, [r3]
 8006864:	61fb      	str	r3, [r7, #28]
   return(result);
 8006866:	69fa      	ldr	r2, [r7, #28]
 8006868:	4b1e      	ldr	r3, [pc, #120]	@ (80068e4 <UART_EndRxTransfer+0xc8>)
 800686a:	4013      	ands	r3, r2
 800686c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	3308      	adds	r3, #8
 8006874:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006876:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006878:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800687a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800687c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800687e:	e841 2300 	strex	r3, r2, [r1]
 8006882:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1e5      	bne.n	8006856 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800688e:	2b01      	cmp	r3, #1
 8006890:	d118      	bne.n	80068c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	e853 3f00 	ldrex	r3, [r3]
 800689e:	60bb      	str	r3, [r7, #8]
   return(result);
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	f023 0310 	bic.w	r3, r3, #16
 80068a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	461a      	mov	r2, r3
 80068ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80068b0:	61bb      	str	r3, [r7, #24]
 80068b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b4:	6979      	ldr	r1, [r7, #20]
 80068b6:	69ba      	ldr	r2, [r7, #24]
 80068b8:	e841 2300 	strex	r3, r2, [r1]
 80068bc:	613b      	str	r3, [r7, #16]
   return(result);
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1e6      	bne.n	8006892 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2220      	movs	r2, #32
 80068c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2200      	movs	r2, #0
 80068d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80068d8:	bf00      	nop
 80068da:	3754      	adds	r7, #84	@ 0x54
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr
 80068e4:	effffffe 	.word	0xeffffffe

080068e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d101      	bne.n	80068fe <HAL_UARTEx_DisableFifoMode+0x16>
 80068fa:	2302      	movs	r3, #2
 80068fc:	e027      	b.n	800694e <HAL_UARTEx_DisableFifoMode+0x66>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2224      	movs	r2, #36	@ 0x24
 800690a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681a      	ldr	r2, [r3, #0]
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f022 0201 	bic.w	r2, r2, #1
 8006924:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800692c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2220      	movs	r2, #32
 8006940:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800694c:	2300      	movs	r3, #0
}
 800694e:	4618      	mov	r0, r3
 8006950:	3714      	adds	r7, #20
 8006952:	46bd      	mov	sp, r7
 8006954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006958:	4770      	bx	lr

0800695a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800695a:	b580      	push	{r7, lr}
 800695c:	b084      	sub	sp, #16
 800695e:	af00      	add	r7, sp, #0
 8006960:	6078      	str	r0, [r7, #4]
 8006962:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800696a:	2b01      	cmp	r3, #1
 800696c:	d101      	bne.n	8006972 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800696e:	2302      	movs	r3, #2
 8006970:	e02d      	b.n	80069ce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2224      	movs	r2, #36	@ 0x24
 800697e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f022 0201 	bic.w	r2, r2, #1
 8006998:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	683a      	ldr	r2, [r7, #0]
 80069aa:	430a      	orrs	r2, r1
 80069ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 f850 	bl	8006a54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	68fa      	ldr	r2, [r7, #12]
 80069ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2220      	movs	r2, #32
 80069c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b084      	sub	sp, #16
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]
 80069de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069e6:	2b01      	cmp	r3, #1
 80069e8:	d101      	bne.n	80069ee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80069ea:	2302      	movs	r3, #2
 80069ec:	e02d      	b.n	8006a4a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2201      	movs	r2, #1
 80069f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2224      	movs	r2, #36	@ 0x24
 80069fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f022 0201 	bic.w	r2, r2, #1
 8006a14:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	683a      	ldr	r2, [r7, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f000 f812 	bl	8006a54 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68fa      	ldr	r2, [r7, #12]
 8006a36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a48:	2300      	movs	r3, #0
}
 8006a4a:	4618      	mov	r0, r3
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
	...

08006a54 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b085      	sub	sp, #20
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d108      	bne.n	8006a76 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006a74:	e031      	b.n	8006ada <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006a76:	2310      	movs	r3, #16
 8006a78:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006a7a:	2310      	movs	r3, #16
 8006a7c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	0e5b      	lsrs	r3, r3, #25
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	f003 0307 	and.w	r3, r3, #7
 8006a8c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	689b      	ldr	r3, [r3, #8]
 8006a94:	0f5b      	lsrs	r3, r3, #29
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	f003 0307 	and.w	r3, r3, #7
 8006a9c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a9e:	7bbb      	ldrb	r3, [r7, #14]
 8006aa0:	7b3a      	ldrb	r2, [r7, #12]
 8006aa2:	4911      	ldr	r1, [pc, #68]	@ (8006ae8 <UARTEx_SetNbDataToProcess+0x94>)
 8006aa4:	5c8a      	ldrb	r2, [r1, r2]
 8006aa6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006aaa:	7b3a      	ldrb	r2, [r7, #12]
 8006aac:	490f      	ldr	r1, [pc, #60]	@ (8006aec <UARTEx_SetNbDataToProcess+0x98>)
 8006aae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ab0:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006abc:	7bfb      	ldrb	r3, [r7, #15]
 8006abe:	7b7a      	ldrb	r2, [r7, #13]
 8006ac0:	4909      	ldr	r1, [pc, #36]	@ (8006ae8 <UARTEx_SetNbDataToProcess+0x94>)
 8006ac2:	5c8a      	ldrb	r2, [r1, r2]
 8006ac4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ac8:	7b7a      	ldrb	r2, [r7, #13]
 8006aca:	4908      	ldr	r1, [pc, #32]	@ (8006aec <UARTEx_SetNbDataToProcess+0x98>)
 8006acc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ace:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ad2:	b29a      	uxth	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006ada:	bf00      	nop
 8006adc:	3714      	adds	r7, #20
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	08008878 	.word	0x08008878
 8006aec:	08008880 	.word	0x08008880

08006af0 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08e      	sub	sp, #56	@ 0x38
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 8006afe:	2234      	movs	r2, #52	@ 0x34
 8006b00:	2100      	movs	r1, #0
 8006b02:	68f8      	ldr	r0, [r7, #12]
 8006b04:	f001 fba6 	bl	8008254 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	f023 0303 	bic.w	r3, r3, #3
 8006b0e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	68ba      	ldr	r2, [r7, #8]
 8006b14:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	683a      	ldr	r2, [r7, #0]
 8006b20:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	f1a3 0208 	sub.w	r2, r3, #8
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2202      	movs	r2, #2
 8006b3c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8006b42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	4413      	add	r3, r2
 8006b48:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8006b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b4c:	3b04      	subs	r3, #4
 8006b4e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8006b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8006b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b5c:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 8006b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b60:	3b04      	subs	r3, #4
 8006b62:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8006b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 8006b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b7a:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8006b80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b82:	3304      	adds	r3, #4
 8006b84:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8006b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b88:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8006b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8006c0c <_tx_byte_pool_create+0x11c>)
 8006b8e:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	2200      	movs	r2, #0
 8006b94:	621a      	str	r2, [r3, #32]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006b96:	f3ef 8310 	mrs	r3, PRIMASK
 8006b9a:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 8006b9c:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8006b9e:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8006ba0:	b672      	cpsid	i
#endif
    return(int_posture);
 8006ba2:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8006ba4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	4a19      	ldr	r2, [pc, #100]	@ (8006c10 <_tx_byte_pool_create+0x120>)
 8006baa:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8006bac:	4b19      	ldr	r3, [pc, #100]	@ (8006c14 <_tx_byte_pool_create+0x124>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d109      	bne.n	8006bc8 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 8006bb4:	4a18      	ldr	r2, [pc, #96]	@ (8006c18 <_tx_byte_pool_create+0x128>)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	631a      	str	r2, [r3, #48]	@ 0x30
 8006bc6:	e011      	b.n	8006bec <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 8006bc8:	4b13      	ldr	r3, [pc, #76]	@ (8006c18 <_tx_byte_pool_create+0x128>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bd2:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 8006bd4:	6a3b      	ldr	r3, [r7, #32]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	68fa      	ldr	r2, [r7, #12]
 8006bde:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	69fa      	ldr	r2, [r7, #28]
 8006be4:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	6a3a      	ldr	r2, [r7, #32]
 8006bea:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 8006bec:	4b09      	ldr	r3, [pc, #36]	@ (8006c14 <_tx_byte_pool_create+0x124>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	3301      	adds	r3, #1
 8006bf2:	4a08      	ldr	r2, [pc, #32]	@ (8006c14 <_tx_byte_pool_create+0x124>)
 8006bf4:	6013      	str	r3, [r2, #0]
 8006bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	f383 8810 	msr	PRIMASK, r3
}
 8006c00:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3738      	adds	r7, #56	@ 0x38
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}
 8006c0c:	ffffeeee 	.word	0xffffeeee
 8006c10:	42595445 	.word	0x42595445
 8006c14:	240041ac 	.word	0x240041ac
 8006c18:	240041a8 	.word	0x240041a8

08006c1c <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8006c20:	f000 f960 	bl	8006ee4 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8006c24:	f000 fd68 	bl	80076f8 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8006c28:	4b12      	ldr	r3, [pc, #72]	@ (8006c74 <_tx_initialize_high_level+0x58>)
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	601a      	str	r2, [r3, #0]
 8006c2e:	4b12      	ldr	r3, [pc, #72]	@ (8006c78 <_tx_initialize_high_level+0x5c>)
 8006c30:	2200      	movs	r2, #0
 8006c32:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8006c34:	4b11      	ldr	r3, [pc, #68]	@ (8006c7c <_tx_initialize_high_level+0x60>)
 8006c36:	2200      	movs	r2, #0
 8006c38:	601a      	str	r2, [r3, #0]
 8006c3a:	4b11      	ldr	r3, [pc, #68]	@ (8006c80 <_tx_initialize_high_level+0x64>)
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8006c40:	4b10      	ldr	r3, [pc, #64]	@ (8006c84 <_tx_initialize_high_level+0x68>)
 8006c42:	2200      	movs	r2, #0
 8006c44:	601a      	str	r2, [r3, #0]
 8006c46:	4b10      	ldr	r3, [pc, #64]	@ (8006c88 <_tx_initialize_high_level+0x6c>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8006c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8006c8c <_tx_initialize_high_level+0x70>)
 8006c4e:	2200      	movs	r2, #0
 8006c50:	601a      	str	r2, [r3, #0]
 8006c52:	4b0f      	ldr	r3, [pc, #60]	@ (8006c90 <_tx_initialize_high_level+0x74>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8006c58:	4b0e      	ldr	r3, [pc, #56]	@ (8006c94 <_tx_initialize_high_level+0x78>)
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	601a      	str	r2, [r3, #0]
 8006c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8006c98 <_tx_initialize_high_level+0x7c>)
 8006c60:	2200      	movs	r2, #0
 8006c62:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8006c64:	4b0d      	ldr	r3, [pc, #52]	@ (8006c9c <_tx_initialize_high_level+0x80>)
 8006c66:	2200      	movs	r2, #0
 8006c68:	601a      	str	r2, [r3, #0]
 8006c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006ca0 <_tx_initialize_high_level+0x84>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	601a      	str	r2, [r3, #0]
#endif
}
 8006c70:	bf00      	nop
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	24004180 	.word	0x24004180
 8006c78:	24004184 	.word	0x24004184
 8006c7c:	24004188 	.word	0x24004188
 8006c80:	2400418c 	.word	0x2400418c
 8006c84:	24004190 	.word	0x24004190
 8006c88:	24004194 	.word	0x24004194
 8006c8c:	240041a0 	.word	0x240041a0
 8006c90:	240041a4 	.word	0x240041a4
 8006c94:	240041a8 	.word	0x240041a8
 8006c98:	240041ac 	.word	0x240041ac
 8006c9c:	24004198 	.word	0x24004198
 8006ca0:	2400419c 	.word	0x2400419c

08006ca4 <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8006ca8:	4b10      	ldr	r3, [pc, #64]	@ (8006cec <_tx_initialize_kernel_enter+0x48>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8006cb0:	d00c      	beq.n	8006ccc <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8006cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8006cec <_tx_initialize_kernel_enter+0x48>)
 8006cb4:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8006cb8:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8006cba:	f7f9 fb11 	bl	80002e0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8006cbe:	f7ff ffad 	bl	8006c1c <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8006cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf0 <_tx_initialize_kernel_enter+0x4c>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	4a09      	ldr	r2, [pc, #36]	@ (8006cf0 <_tx_initialize_kernel_enter+0x4c>)
 8006cca:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8006ccc:	4b07      	ldr	r3, [pc, #28]	@ (8006cec <_tx_initialize_kernel_enter+0x48>)
 8006cce:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8006cd2:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8006cd4:	4b07      	ldr	r3, [pc, #28]	@ (8006cf4 <_tx_initialize_kernel_enter+0x50>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f7f9 fdb3 	bl	8000844 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8006cde:	4b03      	ldr	r3, [pc, #12]	@ (8006cec <_tx_initialize_kernel_enter+0x48>)
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8006ce4:	f7f9 fb3c 	bl	8000360 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8006ce8:	bf00      	nop
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	24000010 	.word	0x24000010
 8006cf0:	24004250 	.word	0x24004250
 8006cf4:	240041b0 	.word	0x240041b0

08006cf8 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b092      	sub	sp, #72	@ 0x48
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	607a      	str	r2, [r7, #4]
 8006d04:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8006d06:	2300      	movs	r3, #0
 8006d08:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8006d0a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d0c:	21ef      	movs	r1, #239	@ 0xef
 8006d0e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8006d10:	f001 faa0 	bl	8008254 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8006d14:	22b0      	movs	r2, #176	@ 0xb0
 8006d16:	2100      	movs	r1, #0
 8006d18:	68f8      	ldr	r0, [r7, #12]
 8006d1a:	f001 fa9b 	bl	8008254 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	68ba      	ldr	r2, [r7, #8]
 8006d22:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	683a      	ldr	r2, [r7, #0]
 8006d2e:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d34:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006d3a:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d40:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d46:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006d4e:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006d54:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2220      	movs	r2, #32
 8006d5a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8006d5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8006d62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d64:	3b01      	subs	r3, #1
 8006d66:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006d68:	4413      	add	r3, r2
 8006d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006d70:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8006d72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d007      	beq.n	8006d8a <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8006d88:	e006      	b.n	8006d98 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d8e:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006d94:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2203      	movs	r2, #3
 8006d9c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	4a48      	ldr	r2, [pc, #288]	@ (8006ec4 <_tx_thread_create+0x1cc>)
 8006da2:	655a      	str	r2, [r3, #84]	@ 0x54
 8006da4:	68fa      	ldr	r2, [r7, #12]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8006daa:	4947      	ldr	r1, [pc, #284]	@ (8006ec8 <_tx_thread_create+0x1d0>)
 8006dac:	68f8      	ldr	r0, [r7, #12]
 8006dae:	f7f9 fb37 	bl	8000420 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006db2:	f3ef 8310 	mrs	r3, PRIMASK
 8006db6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8006db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8006dba:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8006dbc:	b672      	cpsid	i
    return(int_posture);
 8006dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8006dc0:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	4a41      	ldr	r2, [pc, #260]	@ (8006ecc <_tx_thread_create+0x1d4>)
 8006dc6:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8006dc8:	4b41      	ldr	r3, [pc, #260]	@ (8006ed0 <_tx_thread_create+0x1d8>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d10b      	bne.n	8006de8 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8006dd0:	4a40      	ldr	r2, [pc, #256]	@ (8006ed4 <_tx_thread_create+0x1dc>)
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 8006de6:	e016      	b.n	8006e16 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8006de8:	4b3a      	ldr	r3, [pc, #232]	@ (8006ed4 <_tx_thread_create+0x1dc>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 8006dee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006df0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006df4:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8006df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006df8:	68fa      	ldr	r2, [r7, #12]
 8006dfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8006dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8006e16:	4b2e      	ldr	r3, [pc, #184]	@ (8006ed0 <_tx_thread_create+0x1d8>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	3301      	adds	r3, #1
 8006e1c:	4a2c      	ldr	r2, [pc, #176]	@ (8006ed0 <_tx_thread_create+0x1d8>)
 8006e1e:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8006e20:	4b2d      	ldr	r3, [pc, #180]	@ (8006ed8 <_tx_thread_create+0x1e0>)
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	3301      	adds	r3, #1
 8006e26:	4a2c      	ldr	r2, [pc, #176]	@ (8006ed8 <_tx_thread_create+0x1e0>)
 8006e28:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8006e2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d129      	bne.n	8006e84 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8006e30:	f3ef 8305 	mrs	r3, IPSR
 8006e34:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8006e36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8006e38:	4b28      	ldr	r3, [pc, #160]	@ (8006edc <_tx_thread_create+0x1e4>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4313      	orrs	r3, r2
 8006e3e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8006e42:	d30d      	bcc.n	8006e60 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8006e44:	4b26      	ldr	r3, [pc, #152]	@ (8006ee0 <_tx_thread_create+0x1e8>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8006e4a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d009      	beq.n	8006e64 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8006e50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e54:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8006e56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e5c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006e5e:	e001      	b.n	8006e64 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8006e60:	2300      	movs	r3, #0
 8006e62:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e66:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006e68:	6a3b      	ldr	r3, [r7, #32]
 8006e6a:	f383 8810 	msr	PRIMASK, r3
}
 8006e6e:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f000 f979 	bl	8007168 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8006e76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d01e      	beq.n	8006eba <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8006e7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006e80:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006e82:	e01a      	b.n	8006eba <_tx_thread_create+0x1c2>
 8006e84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e86:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	f383 8810 	msr	PRIMASK, r3
}
 8006e8e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006e90:	f3ef 8310 	mrs	r3, PRIMASK
 8006e94:	61bb      	str	r3, [r7, #24]
    return(posture);
 8006e96:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8006e98:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006e9a:	b672      	cpsid	i
    return(int_posture);
 8006e9c:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8006e9e:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8006ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8006ed8 <_tx_thread_create+0x1e0>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	3b01      	subs	r3, #1
 8006ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8006ed8 <_tx_thread_create+0x1e0>)
 8006ea8:	6013      	str	r3, [r2, #0]
 8006eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eac:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006eae:	69fb      	ldr	r3, [r7, #28]
 8006eb0:	f383 8810 	msr	PRIMASK, r3
}
 8006eb4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8006eb6:	f000 f91d 	bl	80070f4 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	3748      	adds	r7, #72	@ 0x48
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	0800763d 	.word	0x0800763d
 8006ec8:	08006f5d 	.word	0x08006f5d
 8006ecc:	54485244 	.word	0x54485244
 8006ed0:	240041c4 	.word	0x240041c4
 8006ed4:	240041c0 	.word	0x240041c0
 8006ed8:	24004250 	.word	0x24004250
 8006edc:	24000010 	.word	0x24000010
 8006ee0:	240041bc 	.word	0x240041bc

08006ee4 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8006ee8:	4b12      	ldr	r3, [pc, #72]	@ (8006f34 <_tx_thread_initialize+0x50>)
 8006eea:	2200      	movs	r2, #0
 8006eec:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 8006eee:	4b12      	ldr	r3, [pc, #72]	@ (8006f38 <_tx_thread_initialize+0x54>)
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8006ef4:	4b11      	ldr	r3, [pc, #68]	@ (8006f3c <_tx_thread_initialize+0x58>)
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8006efa:	4b11      	ldr	r3, [pc, #68]	@ (8006f40 <_tx_thread_initialize+0x5c>)
 8006efc:	2220      	movs	r2, #32
 8006efe:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8006f00:	2280      	movs	r2, #128	@ 0x80
 8006f02:	2100      	movs	r1, #0
 8006f04:	480f      	ldr	r0, [pc, #60]	@ (8006f44 <_tx_thread_initialize+0x60>)
 8006f06:	f001 f9a5 	bl	8008254 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8006f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8006f48 <_tx_thread_initialize+0x64>)
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8006f10:	4b0e      	ldr	r3, [pc, #56]	@ (8006f4c <_tx_thread_initialize+0x68>)
 8006f12:	2200      	movs	r2, #0
 8006f14:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8006f16:	4b0e      	ldr	r3, [pc, #56]	@ (8006f50 <_tx_thread_initialize+0x6c>)
 8006f18:	2200      	movs	r2, #0
 8006f1a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8006f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8006f54 <_tx_thread_initialize+0x70>)
 8006f1e:	2200      	movs	r2, #0
 8006f20:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 8006f22:	4b0d      	ldr	r3, [pc, #52]	@ (8006f58 <_tx_thread_initialize+0x74>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 8006f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8006f58 <_tx_thread_initialize+0x74>)
 8006f2c:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 8006f2e:	bf00      	nop
 8006f30:	bd80      	pop	{r7, pc}
 8006f32:	bf00      	nop
 8006f34:	240041b8 	.word	0x240041b8
 8006f38:	240041bc 	.word	0x240041bc
 8006f3c:	240041c8 	.word	0x240041c8
 8006f40:	240041cc 	.word	0x240041cc
 8006f44:	240041d0 	.word	0x240041d0
 8006f48:	240041c0 	.word	0x240041c0
 8006f4c:	240041c4 	.word	0x240041c4
 8006f50:	24004250 	.word	0x24004250
 8006f54:	24004254 	.word	0x24004254
 8006f58:	24004258 	.word	0x24004258

08006f5c <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b088      	sub	sp, #32
 8006f60:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8006f62:	4b21      	ldr	r3, [pc, #132]	@ (8006fe8 <_tx_thread_shell_entry+0x8c>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6c:	69fa      	ldr	r2, [r7, #28]
 8006f6e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006f70:	4610      	mov	r0, r2
 8006f72:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8006f74:	4b1d      	ldr	r3, [pc, #116]	@ (8006fec <_tx_thread_shell_entry+0x90>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d003      	beq.n	8006f84 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8006f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8006fec <_tx_thread_shell_entry+0x90>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	69f8      	ldr	r0, [r7, #28]
 8006f82:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006f84:	f3ef 8310 	mrs	r3, PRIMASK
 8006f88:	607b      	str	r3, [r7, #4]
    return(posture);
 8006f8a:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8006f8c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8006f8e:	b672      	cpsid	i
    return(int_posture);
 8006f90:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8006f92:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	2201      	movs	r2, #1
 8006f98:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8006fa6:	4b12      	ldr	r3, [pc, #72]	@ (8006ff0 <_tx_thread_shell_entry+0x94>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	3301      	adds	r3, #1
 8006fac:	4a10      	ldr	r2, [pc, #64]	@ (8006ff0 <_tx_thread_shell_entry+0x94>)
 8006fae:	6013      	str	r3, [r2, #0]
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8006fb4:	68bb      	ldr	r3, [r7, #8]
 8006fb6:	f383 8810 	msr	PRIMASK, r3
}
 8006fba:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8006fbc:	f3ef 8314 	mrs	r3, CONTROL
 8006fc0:	60fb      	str	r3, [r7, #12]
    return(control_value);
 8006fc2:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 8006fc4:	617b      	str	r3, [r7, #20]
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	f023 0304 	bic.w	r3, r3, #4
 8006fcc:	617b      	str	r3, [r7, #20]
 8006fce:	697b      	ldr	r3, [r7, #20]
 8006fd0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	f383 8814 	msr	CONTROL, r3
}
 8006fd8:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8006fda:	69f8      	ldr	r0, [r7, #28]
 8006fdc:	f000 f9c4 	bl	8007368 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8006fe0:	bf00      	nop
 8006fe2:	3720      	adds	r7, #32
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	240041b8 	.word	0x240041b8
 8006fec:	24004254 	.word	0x24004254
 8006ff0:	24004250 	.word	0x24004250

08006ff4 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b08e      	sub	sp, #56	@ 0x38
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8006ffc:	f3ef 8310 	mrs	r3, PRIMASK
 8007000:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8007004:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8007006:	b672      	cpsid	i
    return(int_posture);
 8007008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800700a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800700c:	4b35      	ldr	r3, [pc, #212]	@ (80070e4 <_tx_thread_sleep+0xf0>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 8007012:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007014:	2b00      	cmp	r3, #0
 8007016:	d108      	bne.n	800702a <_tx_thread_sleep+0x36>
 8007018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800701a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800701c:	6a3b      	ldr	r3, [r7, #32]
 800701e:	f383 8810 	msr	PRIMASK, r3
}
 8007022:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8007024:	2313      	movs	r3, #19
 8007026:	637b      	str	r3, [r7, #52]	@ 0x34
 8007028:	e056      	b.n	80070d8 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800702a:	f3ef 8305 	mrs	r3, IPSR
 800702e:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8007030:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007032:	4b2d      	ldr	r3, [pc, #180]	@ (80070e8 <_tx_thread_sleep+0xf4>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4313      	orrs	r3, r2
 8007038:	2b00      	cmp	r3, #0
 800703a:	d008      	beq.n	800704e <_tx_thread_sleep+0x5a>
 800703c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800703e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007040:	69bb      	ldr	r3, [r7, #24]
 8007042:	f383 8810 	msr	PRIMASK, r3
}
 8007046:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8007048:	2313      	movs	r3, #19
 800704a:	637b      	str	r3, [r7, #52]	@ 0x34
 800704c:	e044      	b.n	80070d8 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800704e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007050:	4a26      	ldr	r2, [pc, #152]	@ (80070ec <_tx_thread_sleep+0xf8>)
 8007052:	4293      	cmp	r3, r2
 8007054:	d108      	bne.n	8007068 <_tx_thread_sleep+0x74>
 8007056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007058:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	f383 8810 	msr	PRIMASK, r3
}
 8007060:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8007062:	2313      	movs	r3, #19
 8007064:	637b      	str	r3, [r7, #52]	@ 0x34
 8007066:	e037      	b.n	80070d8 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d108      	bne.n	8007080 <_tx_thread_sleep+0x8c>
 800706e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007070:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	f383 8810 	msr	PRIMASK, r3
}
 8007078:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800707a:	2300      	movs	r3, #0
 800707c:	637b      	str	r3, [r7, #52]	@ 0x34
 800707e:	e02b      	b.n	80070d8 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8007080:	4b1b      	ldr	r3, [pc, #108]	@ (80070f0 <_tx_thread_sleep+0xfc>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d008      	beq.n	800709a <_tx_thread_sleep+0xa6>
 8007088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f383 8810 	msr	PRIMASK, r3
}
 8007092:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8007094:	2313      	movs	r3, #19
 8007096:	637b      	str	r3, [r7, #52]	@ 0x34
 8007098:	e01e      	b.n	80070d8 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800709a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800709c:	2204      	movs	r2, #4
 800709e:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80070a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a2:	2201      	movs	r2, #1
 80070a4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80070a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a8:	2200      	movs	r2, #0
 80070aa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 80070ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80070b4:	4b0e      	ldr	r3, [pc, #56]	@ (80070f0 <_tx_thread_sleep+0xfc>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	3301      	adds	r3, #1
 80070ba:	4a0d      	ldr	r2, [pc, #52]	@ (80070f0 <_tx_thread_sleep+0xfc>)
 80070bc:	6013      	str	r3, [r2, #0]
 80070be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	f383 8810 	msr	PRIMASK, r3
}
 80070c8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80070ca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80070cc:	f000 f94c 	bl	8007368 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80070d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070d6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 80070d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3738      	adds	r7, #56	@ 0x38
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}
 80070e2:	bf00      	nop
 80070e4:	240041b8 	.word	0x240041b8
 80070e8:	24000010 	.word	0x24000010
 80070ec:	24004300 	.word	0x24004300
 80070f0:	24004250 	.word	0x24004250

080070f4 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b089      	sub	sp, #36	@ 0x24
 80070f8:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80070fa:	4b17      	ldr	r3, [pc, #92]	@ (8007158 <_tx_thread_system_preempt_check+0x64>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d121      	bne.n	800714a <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8007106:	4b15      	ldr	r3, [pc, #84]	@ (800715c <_tx_thread_system_preempt_check+0x68>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800710c:	4b14      	ldr	r3, [pc, #80]	@ (8007160 <_tx_thread_system_preempt_check+0x6c>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8007112:	69ba      	ldr	r2, [r7, #24]
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	429a      	cmp	r2, r3
 8007118:	d017      	beq.n	800714a <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800711a:	4b12      	ldr	r3, [pc, #72]	@ (8007164 <_tx_thread_system_preempt_check+0x70>)
 800711c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007120:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007122:	f3ef 8305 	mrs	r3, IPSR
 8007126:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8007128:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800712a:	2b00      	cmp	r3, #0
 800712c:	d10c      	bne.n	8007148 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800712e:	f3ef 8310 	mrs	r3, PRIMASK
 8007132:	60fb      	str	r3, [r7, #12]
    return(posture);
 8007134:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8007136:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007138:	b662      	cpsie	i
}
 800713a:	bf00      	nop
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f383 8810 	msr	PRIMASK, r3
}
 8007146:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8007148:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800714a:	bf00      	nop
 800714c:	3724      	adds	r7, #36	@ 0x24
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	24004250 	.word	0x24004250
 800715c:	240041b8 	.word	0x240041b8
 8007160:	240041bc 	.word	0x240041bc
 8007164:	e000ed04 	.word	0xe000ed04

08007168 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b096      	sub	sp, #88	@ 0x58
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007170:	f3ef 8310 	mrs	r3, PRIMASK
 8007174:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8007176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8007178:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800717a:	b672      	cpsid	i
    return(int_posture);
 800717c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800717e:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007184:	2b00      	cmp	r3, #0
 8007186:	d005      	beq.n	8007194 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	334c      	adds	r3, #76	@ 0x4c
 800718c:	4618      	mov	r0, r3
 800718e:	f000 fb91 	bl	80078b4 <_tx_timer_system_deactivate>
 8007192:	e002      	b.n	800719a <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800719a:	4b6c      	ldr	r3, [pc, #432]	@ (800734c <_tx_thread_system_resume+0x1e4>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	3b01      	subs	r3, #1
 80071a0:	4a6a      	ldr	r2, [pc, #424]	@ (800734c <_tx_thread_system_resume+0x1e4>)
 80071a2:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	f040 8083 	bne.w	80072b4 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	f000 8097 	beq.w	80072e6 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d172      	bne.n	80072a6 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ca:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 80071cc:	4a60      	ldr	r2, [pc, #384]	@ (8007350 <_tx_thread_system_resume+0x1e8>)
 80071ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 80071d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d154      	bne.n	8007286 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 80071dc:	495c      	ldr	r1, [pc, #368]	@ (8007350 <_tx_thread_system_resume+0x1e8>)
 80071de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071e0:	687a      	ldr	r2, [r7, #4]
 80071e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 80071f2:	2201      	movs	r2, #1
 80071f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071f6:	fa02 f303 	lsl.w	r3, r2, r3
 80071fa:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 80071fc:	4b55      	ldr	r3, [pc, #340]	@ (8007354 <_tx_thread_system_resume+0x1ec>)
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007202:	4313      	orrs	r3, r2
 8007204:	4a53      	ldr	r2, [pc, #332]	@ (8007354 <_tx_thread_system_resume+0x1ec>)
 8007206:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8007208:	4b53      	ldr	r3, [pc, #332]	@ (8007358 <_tx_thread_system_resume+0x1f0>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800720e:	429a      	cmp	r2, r3
 8007210:	d269      	bcs.n	80072e6 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8007212:	4a51      	ldr	r2, [pc, #324]	@ (8007358 <_tx_thread_system_resume+0x1f0>)
 8007214:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007216:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8007218:	4b50      	ldr	r3, [pc, #320]	@ (800735c <_tx_thread_system_resume+0x1f4>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800721e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007220:	2b00      	cmp	r3, #0
 8007222:	d103      	bne.n	800722c <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8007224:	4a4d      	ldr	r2, [pc, #308]	@ (800735c <_tx_thread_system_resume+0x1f4>)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6013      	str	r3, [r2, #0]
 800722a:	e05c      	b.n	80072e6 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800722c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800722e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007230:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007232:	429a      	cmp	r2, r3
 8007234:	d257      	bcs.n	80072e6 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8007236:	4a49      	ldr	r2, [pc, #292]	@ (800735c <_tx_thread_system_resume+0x1f4>)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6013      	str	r3, [r2, #0]
 800723c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800723e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007242:	f383 8810 	msr	PRIMASK, r3
}
 8007246:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007248:	4b40      	ldr	r3, [pc, #256]	@ (800734c <_tx_thread_system_resume+0x1e4>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800724e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007250:	2b00      	cmp	r3, #0
 8007252:	d174      	bne.n	800733e <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007254:	4b42      	ldr	r3, [pc, #264]	@ (8007360 <_tx_thread_system_resume+0x1f8>)
 8007256:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800725a:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800725c:	f3ef 8305 	mrs	r3, IPSR
 8007260:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8007262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8007264:	2b00      	cmp	r3, #0
 8007266:	d10c      	bne.n	8007282 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007268:	f3ef 8310 	mrs	r3, PRIMASK
 800726c:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800726e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 8007270:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007272:	b662      	cpsie	i
}
 8007274:	bf00      	nop
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	f383 8810 	msr	PRIMASK, r3
}
 8007280:	bf00      	nop
}
 8007282:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8007284:	e05b      	b.n	800733e <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8007286:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800728a:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800728c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800728e:	687a      	ldr	r2, [r7, #4]
 8007290:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8007292:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800729c:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80072a2:	621a      	str	r2, [r3, #32]
 80072a4:	e01f      	b.n	80072e6 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2203      	movs	r2, #3
 80072b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80072b2:	e018      	b.n	80072e6 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d014      	beq.n	80072e6 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d010      	beq.n	80072e6 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d106      	bne.n	80072da <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2200      	movs	r2, #0
 80072d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80072d8:	e005      	b.n	80072e6 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2203      	movs	r2, #3
 80072e4:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80072e6:	4b1f      	ldr	r3, [pc, #124]	@ (8007364 <_tx_thread_system_resume+0x1fc>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80072ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072ee:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	f383 8810 	msr	PRIMASK, r3
}
 80072f6:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 80072f8:	4b18      	ldr	r3, [pc, #96]	@ (800735c <_tx_thread_system_resume+0x1f4>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80072fe:	429a      	cmp	r2, r3
 8007300:	d020      	beq.n	8007344 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007302:	4b12      	ldr	r3, [pc, #72]	@ (800734c <_tx_thread_system_resume+0x1e4>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8007308:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800730a:	2b00      	cmp	r3, #0
 800730c:	d11a      	bne.n	8007344 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800730e:	4b14      	ldr	r3, [pc, #80]	@ (8007360 <_tx_thread_system_resume+0x1f8>)
 8007310:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007314:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007316:	f3ef 8305 	mrs	r3, IPSR
 800731a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800731c:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800731e:	2b00      	cmp	r3, #0
 8007320:	d10f      	bne.n	8007342 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007322:	f3ef 8310 	mrs	r3, PRIMASK
 8007326:	613b      	str	r3, [r7, #16]
    return(posture);
 8007328:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800732a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800732c:	b662      	cpsie	i
}
 800732e:	bf00      	nop
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	f383 8810 	msr	PRIMASK, r3
}
 800733a:	bf00      	nop
}
 800733c:	e001      	b.n	8007342 <_tx_thread_system_resume+0x1da>
                                return;
 800733e:	bf00      	nop
 8007340:	e000      	b.n	8007344 <_tx_thread_system_resume+0x1dc>
 8007342:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8007344:	3758      	adds	r7, #88	@ 0x58
 8007346:	46bd      	mov	sp, r7
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	24004250 	.word	0x24004250
 8007350:	240041d0 	.word	0x240041d0
 8007354:	240041c8 	.word	0x240041c8
 8007358:	240041cc 	.word	0x240041cc
 800735c:	240041bc 	.word	0x240041bc
 8007360:	e000ed04 	.word	0xe000ed04
 8007364:	240041b8 	.word	0x240041b8

08007368 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b09e      	sub	sp, #120	@ 0x78
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8007370:	4b81      	ldr	r3, [pc, #516]	@ (8007578 <_tx_thread_system_suspend+0x210>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007376:	f3ef 8310 	mrs	r3, PRIMASK
 800737a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800737c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800737e:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8007380:	b672      	cpsid	i
    return(int_posture);
 8007382:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8007384:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8007386:	687a      	ldr	r2, [r7, #4]
 8007388:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800738a:	429a      	cmp	r2, r3
 800738c:	d112      	bne.n	80073b4 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007392:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8007394:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007396:	2b00      	cmp	r3, #0
 8007398:	d008      	beq.n	80073ac <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800739a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800739c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073a0:	d004      	beq.n	80073ac <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	334c      	adds	r3, #76	@ 0x4c
 80073a6:	4618      	mov	r0, r3
 80073a8:	f000 fa22 	bl	80077f0 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	69db      	ldr	r3, [r3, #28]
 80073b0:	4a72      	ldr	r2, [pc, #456]	@ (800757c <_tx_thread_system_suspend+0x214>)
 80073b2:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80073b4:	4b72      	ldr	r3, [pc, #456]	@ (8007580 <_tx_thread_system_suspend+0x218>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	3b01      	subs	r3, #1
 80073ba:	4a71      	ldr	r2, [pc, #452]	@ (8007580 <_tx_thread_system_suspend+0x218>)
 80073bc:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	f040 80a6 	bne.w	8007514 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2200      	movs	r2, #0
 80073cc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d2:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a1b      	ldr	r3, [r3, #32]
 80073d8:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 80073da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	429a      	cmp	r2, r3
 80073e0:	d015      	beq.n	800740e <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073e6:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 80073e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80073ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80073ec:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 80073ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073f0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80073f2:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 80073f4:	4a63      	ldr	r2, [pc, #396]	@ (8007584 <_tx_thread_system_suspend+0x21c>)
 80073f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80073f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	429a      	cmp	r2, r3
 8007400:	d157      	bne.n	80074b2 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8007402:	4960      	ldr	r1, [pc, #384]	@ (8007584 <_tx_thread_system_suspend+0x21c>)
 8007404:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007406:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800740c:	e051      	b.n	80074b2 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800740e:	4a5d      	ldr	r2, [pc, #372]	@ (8007584 <_tx_thread_system_suspend+0x21c>)
 8007410:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007412:	2100      	movs	r1, #0
 8007414:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8007418:	2201      	movs	r2, #1
 800741a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800741c:	fa02 f303 	lsl.w	r3, r2, r3
 8007420:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8007422:	4b59      	ldr	r3, [pc, #356]	@ (8007588 <_tx_thread_system_suspend+0x220>)
 8007424:	681a      	ldr	r2, [r3, #0]
 8007426:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007428:	43db      	mvns	r3, r3
 800742a:	4013      	ands	r3, r2
 800742c:	4a56      	ldr	r2, [pc, #344]	@ (8007588 <_tx_thread_system_suspend+0x220>)
 800742e:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8007430:	2300      	movs	r3, #0
 8007432:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8007434:	4b54      	ldr	r3, [pc, #336]	@ (8007588 <_tx_thread_system_suspend+0x220>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800743a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800743c:	2b00      	cmp	r3, #0
 800743e:	d12b      	bne.n	8007498 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8007440:	4b52      	ldr	r3, [pc, #328]	@ (800758c <_tx_thread_system_suspend+0x224>)
 8007442:	2220      	movs	r2, #32
 8007444:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8007446:	4b52      	ldr	r3, [pc, #328]	@ (8007590 <_tx_thread_system_suspend+0x228>)
 8007448:	2200      	movs	r2, #0
 800744a:	601a      	str	r2, [r3, #0]
 800744c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800744e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007450:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007452:	f383 8810 	msr	PRIMASK, r3
}
 8007456:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007458:	4b49      	ldr	r3, [pc, #292]	@ (8007580 <_tx_thread_system_suspend+0x218>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800745e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007460:	2b00      	cmp	r3, #0
 8007462:	f040 8081 	bne.w	8007568 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007466:	4b4b      	ldr	r3, [pc, #300]	@ (8007594 <_tx_thread_system_suspend+0x22c>)
 8007468:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800746c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800746e:	f3ef 8305 	mrs	r3, IPSR
 8007472:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 8007474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 8007476:	2b00      	cmp	r3, #0
 8007478:	d10c      	bne.n	8007494 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800747a:	f3ef 8310 	mrs	r3, PRIMASK
 800747e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 8007480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 8007482:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007484:	b662      	cpsie	i
}
 8007486:	bf00      	nop
 8007488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800748a:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800748c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800748e:	f383 8810 	msr	PRIMASK, r3
}
 8007492:	bf00      	nop
}
 8007494:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8007496:	e067      	b.n	8007568 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8007498:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800749a:	fa93 f3a3 	rbit	r3, r3
 800749e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80074a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80074a2:	fab3 f383 	clz	r3, r3
 80074a6:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 80074a8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80074aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074ac:	4413      	add	r3, r2
 80074ae:	4a37      	ldr	r2, [pc, #220]	@ (800758c <_tx_thread_system_suspend+0x224>)
 80074b0:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 80074b2:	4b37      	ldr	r3, [pc, #220]	@ (8007590 <_tx_thread_system_suspend+0x228>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d12b      	bne.n	8007514 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80074bc:	4b33      	ldr	r3, [pc, #204]	@ (800758c <_tx_thread_system_suspend+0x224>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a30      	ldr	r2, [pc, #192]	@ (8007584 <_tx_thread_system_suspend+0x21c>)
 80074c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074c6:	4a32      	ldr	r2, [pc, #200]	@ (8007590 <_tx_thread_system_suspend+0x228>)
 80074c8:	6013      	str	r3, [r2, #0]
 80074ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80074cc:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80074ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074d0:	f383 8810 	msr	PRIMASK, r3
}
 80074d4:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80074d6:	4b2a      	ldr	r3, [pc, #168]	@ (8007580 <_tx_thread_system_suspend+0x218>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 80074dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d144      	bne.n	800756c <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80074e2:	4b2c      	ldr	r3, [pc, #176]	@ (8007594 <_tx_thread_system_suspend+0x22c>)
 80074e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074e8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80074ea:	f3ef 8305 	mrs	r3, IPSR
 80074ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 80074f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d10c      	bne.n	8007510 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80074f6:	f3ef 8310 	mrs	r3, PRIMASK
 80074fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80074fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 80074fe:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007500:	b662      	cpsie	i
}
 8007502:	bf00      	nop
 8007504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007506:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007508:	6a3b      	ldr	r3, [r7, #32]
 800750a:	f383 8810 	msr	PRIMASK, r3
}
 800750e:	bf00      	nop
}
 8007510:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8007512:	e02b      	b.n	800756c <_tx_thread_system_suspend+0x204>
 8007514:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007516:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	f383 8810 	msr	PRIMASK, r3
}
 800751e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8007520:	4b1b      	ldr	r3, [pc, #108]	@ (8007590 <_tx_thread_system_suspend+0x228>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007526:	429a      	cmp	r2, r3
 8007528:	d022      	beq.n	8007570 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800752a:	4b15      	ldr	r3, [pc, #84]	@ (8007580 <_tx_thread_system_suspend+0x218>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 8007530:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007532:	2b00      	cmp	r3, #0
 8007534:	d11c      	bne.n	8007570 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007536:	4b17      	ldr	r3, [pc, #92]	@ (8007594 <_tx_thread_system_suspend+0x22c>)
 8007538:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800753c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800753e:	f3ef 8305 	mrs	r3, IPSR
 8007542:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8007544:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 8007546:	2b00      	cmp	r3, #0
 8007548:	d10c      	bne.n	8007564 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800754a:	f3ef 8310 	mrs	r3, PRIMASK
 800754e:	617b      	str	r3, [r7, #20]
    return(posture);
 8007550:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8007552:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007554:	b662      	cpsie	i
}
 8007556:	bf00      	nop
 8007558:	693b      	ldr	r3, [r7, #16]
 800755a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f383 8810 	msr	PRIMASK, r3
}
 8007562:	bf00      	nop
}
 8007564:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8007566:	e003      	b.n	8007570 <_tx_thread_system_suspend+0x208>
                return;
 8007568:	bf00      	nop
 800756a:	e002      	b.n	8007572 <_tx_thread_system_suspend+0x20a>
            return;
 800756c:	bf00      	nop
 800756e:	e000      	b.n	8007572 <_tx_thread_system_suspend+0x20a>
    return;
 8007570:	bf00      	nop
}
 8007572:	3778      	adds	r7, #120	@ 0x78
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	240041b8 	.word	0x240041b8
 800757c:	240047bc 	.word	0x240047bc
 8007580:	24004250 	.word	0x24004250
 8007584:	240041d0 	.word	0x240041d0
 8007588:	240041c8 	.word	0x240041c8
 800758c:	240041cc 	.word	0x240041cc
 8007590:	240041bc 	.word	0x240041bc
 8007594:	e000ed04 	.word	0xe000ed04

08007598 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8007598:	b480      	push	{r7}
 800759a:	b087      	sub	sp, #28
 800759c:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800759e:	4b21      	ldr	r3, [pc, #132]	@ (8007624 <_tx_thread_time_slice+0x8c>)
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80075a4:	f3ef 8310 	mrs	r3, PRIMASK
 80075a8:	60fb      	str	r3, [r7, #12]
    return(posture);
 80075aa:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 80075ac:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 80075ae:	b672      	cpsid	i
    return(int_posture);
 80075b0:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 80075b2:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 80075b4:	4b1c      	ldr	r3, [pc, #112]	@ (8007628 <_tx_thread_time_slice+0x90>)
 80075b6:	2200      	movs	r2, #0
 80075b8:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d024      	beq.n	800760a <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d120      	bne.n	800760a <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80075c8:	697b      	ldr	r3, [r7, #20]
 80075ca:	69da      	ldr	r2, [r3, #28]
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	699b      	ldr	r3, [r3, #24]
 80075d4:	4a15      	ldr	r2, [pc, #84]	@ (800762c <_tx_thread_time_slice+0x94>)
 80075d6:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	6a1b      	ldr	r3, [r3, #32]
 80075dc:	697a      	ldr	r2, [r7, #20]
 80075de:	429a      	cmp	r2, r3
 80075e0:	d013      	beq.n	800760a <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d10d      	bne.n	800760a <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f2:	697a      	ldr	r2, [r7, #20]
 80075f4:	6a12      	ldr	r2, [r2, #32]
 80075f6:	490e      	ldr	r1, [pc, #56]	@ (8007630 <_tx_thread_time_slice+0x98>)
 80075f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80075fc:	4b0d      	ldr	r3, [pc, #52]	@ (8007634 <_tx_thread_time_slice+0x9c>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	4a0b      	ldr	r2, [pc, #44]	@ (8007630 <_tx_thread_time_slice+0x98>)
 8007602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007606:	4a0c      	ldr	r2, [pc, #48]	@ (8007638 <_tx_thread_time_slice+0xa0>)
 8007608:	6013      	str	r3, [r2, #0]
 800760a:	693b      	ldr	r3, [r7, #16]
 800760c:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	f383 8810 	msr	PRIMASK, r3
}
 8007614:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8007616:	bf00      	nop
 8007618:	371c      	adds	r7, #28
 800761a:	46bd      	mov	sp, r7
 800761c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	240041b8 	.word	0x240041b8
 8007628:	24004260 	.word	0x24004260
 800762c:	240047bc 	.word	0x240047bc
 8007630:	240041d0 	.word	0x240041d0
 8007634:	240041cc 	.word	0x240041cc
 8007638:	240041bc 	.word	0x240041bc

0800763c <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b08a      	sub	sp, #40	@ 0x28
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007648:	f3ef 8310 	mrs	r3, PRIMASK
 800764c:	617b      	str	r3, [r7, #20]
    return(posture);
 800764e:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8007650:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007652:	b672      	cpsid	i
    return(int_posture);
 8007654:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8007656:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8007658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800765c:	2b04      	cmp	r3, #4
 800765e:	d10e      	bne.n	800767e <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8007660:	4b13      	ldr	r3, [pc, #76]	@ (80076b0 <_tx_thread_timeout+0x74>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	3301      	adds	r3, #1
 8007666:	4a12      	ldr	r2, [pc, #72]	@ (80076b0 <_tx_thread_timeout+0x74>)
 8007668:	6013      	str	r3, [r2, #0]
 800766a:	6a3b      	ldr	r3, [r7, #32]
 800766c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f383 8810 	msr	PRIMASK, r3
}
 8007674:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8007676:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007678:	f7ff fd76 	bl	8007168 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800767c:	e013      	b.n	80076a6 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800767e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007680:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007682:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8007684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007686:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800768a:	61bb      	str	r3, [r7, #24]
 800768c:	6a3b      	ldr	r3, [r7, #32]
 800768e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f383 8810 	msr	PRIMASK, r3
}
 8007696:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8007698:	69fb      	ldr	r3, [r7, #28]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d003      	beq.n	80076a6 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	69b9      	ldr	r1, [r7, #24]
 80076a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80076a4:	4798      	blx	r3
}
 80076a6:	bf00      	nop
 80076a8:	3728      	adds	r7, #40	@ 0x28
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	24004250 	.word	0x24004250

080076b4 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b084      	sub	sp, #16
 80076b8:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80076ba:	f3ef 8310 	mrs	r3, PRIMASK
 80076be:	607b      	str	r3, [r7, #4]
    return(posture);
 80076c0:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80076c2:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80076c4:	b672      	cpsid	i
    return(int_posture);
 80076c6:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 80076c8:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 80076ca:	4b09      	ldr	r3, [pc, #36]	@ (80076f0 <_tx_timer_expiration_process+0x3c>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	3301      	adds	r3, #1
 80076d0:	4a07      	ldr	r2, [pc, #28]	@ (80076f0 <_tx_timer_expiration_process+0x3c>)
 80076d2:	6013      	str	r3, [r2, #0]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	f383 8810 	msr	PRIMASK, r3
}
 80076de:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 80076e0:	4804      	ldr	r0, [pc, #16]	@ (80076f4 <_tx_timer_expiration_process+0x40>)
 80076e2:	f7ff fd41 	bl	8007168 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80076e6:	bf00      	nop
 80076e8:	3710      	adds	r7, #16
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	bf00      	nop
 80076f0:	24004250 	.word	0x24004250
 80076f4:	24004300 	.word	0x24004300

080076f8 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 80076f8:	b590      	push	{r4, r7, lr}
 80076fa:	b089      	sub	sp, #36	@ 0x24
 80076fc:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 80076fe:	4b28      	ldr	r3, [pc, #160]	@ (80077a0 <_tx_timer_initialize+0xa8>)
 8007700:	2200      	movs	r2, #0
 8007702:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8007704:	4b27      	ldr	r3, [pc, #156]	@ (80077a4 <_tx_timer_initialize+0xac>)
 8007706:	2200      	movs	r2, #0
 8007708:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800770a:	4b27      	ldr	r3, [pc, #156]	@ (80077a8 <_tx_timer_initialize+0xb0>)
 800770c:	2200      	movs	r2, #0
 800770e:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8007710:	4b26      	ldr	r3, [pc, #152]	@ (80077ac <_tx_timer_initialize+0xb4>)
 8007712:	2200      	movs	r2, #0
 8007714:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8007716:	4b26      	ldr	r3, [pc, #152]	@ (80077b0 <_tx_timer_initialize+0xb8>)
 8007718:	2200      	movs	r2, #0
 800771a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800771c:	2280      	movs	r2, #128	@ 0x80
 800771e:	2100      	movs	r1, #0
 8007720:	4824      	ldr	r0, [pc, #144]	@ (80077b4 <_tx_timer_initialize+0xbc>)
 8007722:	f000 fd97 	bl	8008254 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8007726:	4b24      	ldr	r3, [pc, #144]	@ (80077b8 <_tx_timer_initialize+0xc0>)
 8007728:	4a22      	ldr	r2, [pc, #136]	@ (80077b4 <_tx_timer_initialize+0xbc>)
 800772a:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800772c:	4b23      	ldr	r3, [pc, #140]	@ (80077bc <_tx_timer_initialize+0xc4>)
 800772e:	4a21      	ldr	r2, [pc, #132]	@ (80077b4 <_tx_timer_initialize+0xbc>)
 8007730:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8007732:	4b23      	ldr	r3, [pc, #140]	@ (80077c0 <_tx_timer_initialize+0xc8>)
 8007734:	4a23      	ldr	r2, [pc, #140]	@ (80077c4 <_tx_timer_initialize+0xcc>)
 8007736:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8007738:	4b21      	ldr	r3, [pc, #132]	@ (80077c0 <_tx_timer_initialize+0xc8>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	3304      	adds	r3, #4
 800773e:	4a20      	ldr	r2, [pc, #128]	@ (80077c0 <_tx_timer_initialize+0xc8>)
 8007740:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8007742:	4b21      	ldr	r3, [pc, #132]	@ (80077c8 <_tx_timer_initialize+0xd0>)
 8007744:	4a21      	ldr	r2, [pc, #132]	@ (80077cc <_tx_timer_initialize+0xd4>)
 8007746:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8007748:	4b21      	ldr	r3, [pc, #132]	@ (80077d0 <_tx_timer_initialize+0xd8>)
 800774a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800774e:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8007750:	4b20      	ldr	r3, [pc, #128]	@ (80077d4 <_tx_timer_initialize+0xdc>)
 8007752:	2200      	movs	r2, #0
 8007754:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8007756:	4b1c      	ldr	r3, [pc, #112]	@ (80077c8 <_tx_timer_initialize+0xd0>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a1d      	ldr	r2, [pc, #116]	@ (80077d0 <_tx_timer_initialize+0xd8>)
 800775c:	6812      	ldr	r2, [r2, #0]
 800775e:	491d      	ldr	r1, [pc, #116]	@ (80077d4 <_tx_timer_initialize+0xdc>)
 8007760:	6809      	ldr	r1, [r1, #0]
 8007762:	481c      	ldr	r0, [pc, #112]	@ (80077d4 <_tx_timer_initialize+0xdc>)
 8007764:	6800      	ldr	r0, [r0, #0]
 8007766:	2400      	movs	r4, #0
 8007768:	9405      	str	r4, [sp, #20]
 800776a:	2400      	movs	r4, #0
 800776c:	9404      	str	r4, [sp, #16]
 800776e:	9003      	str	r0, [sp, #12]
 8007770:	9102      	str	r1, [sp, #8]
 8007772:	9201      	str	r2, [sp, #4]
 8007774:	9300      	str	r3, [sp, #0]
 8007776:	4b18      	ldr	r3, [pc, #96]	@ (80077d8 <_tx_timer_initialize+0xe0>)
 8007778:	4a18      	ldr	r2, [pc, #96]	@ (80077dc <_tx_timer_initialize+0xe4>)
 800777a:	4919      	ldr	r1, [pc, #100]	@ (80077e0 <_tx_timer_initialize+0xe8>)
 800777c:	4819      	ldr	r0, [pc, #100]	@ (80077e4 <_tx_timer_initialize+0xec>)
 800777e:	f7ff fabb 	bl	8006cf8 <_tx_thread_create>
 8007782:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1e5      	bne.n	8007756 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800778a:	4b17      	ldr	r3, [pc, #92]	@ (80077e8 <_tx_timer_initialize+0xf0>)
 800778c:	2200      	movs	r2, #0
 800778e:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8007790:	4b16      	ldr	r3, [pc, #88]	@ (80077ec <_tx_timer_initialize+0xf4>)
 8007792:	2200      	movs	r2, #0
 8007794:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8007796:	bf00      	nop
 8007798:	370c      	adds	r7, #12
 800779a:	46bd      	mov	sp, r7
 800779c:	bd90      	pop	{r4, r7, pc}
 800779e:	bf00      	nop
 80077a0:	2400425c 	.word	0x2400425c
 80077a4:	240047bc 	.word	0x240047bc
 80077a8:	24004260 	.word	0x24004260
 80077ac:	240042f0 	.word	0x240042f0
 80077b0:	240042fc 	.word	0x240042fc
 80077b4:	24004264 	.word	0x24004264
 80077b8:	240042e4 	.word	0x240042e4
 80077bc:	240042ec 	.word	0x240042ec
 80077c0:	240042e8 	.word	0x240042e8
 80077c4:	240042e0 	.word	0x240042e0
 80077c8:	240043b0 	.word	0x240043b0
 80077cc:	240043bc 	.word	0x240043bc
 80077d0:	240043b4 	.word	0x240043b4
 80077d4:	240043b8 	.word	0x240043b8
 80077d8:	4154494d 	.word	0x4154494d
 80077dc:	08007925 	.word	0x08007925
 80077e0:	0800883c 	.word	0x0800883c
 80077e4:	24004300 	.word	0x24004300
 80077e8:	240042f4 	.word	0x240042f4
 80077ec:	240042f8 	.word	0x240042f8

080077f0 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b089      	sub	sp, #36	@ 0x24
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	2b00      	cmp	r3, #0
 8007802:	d04a      	beq.n	800789a <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800780a:	d046      	beq.n	800789a <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	699b      	ldr	r3, [r3, #24]
 8007810:	2b00      	cmp	r3, #0
 8007812:	d142      	bne.n	800789a <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	2b20      	cmp	r3, #32
 8007818:	d902      	bls.n	8007820 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800781a:	231f      	movs	r3, #31
 800781c:	61bb      	str	r3, [r7, #24]
 800781e:	e002      	b.n	8007826 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	3b01      	subs	r3, #1
 8007824:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8007826:	4b20      	ldr	r3, [pc, #128]	@ (80078a8 <_tx_timer_system_activate+0xb8>)
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	009b      	lsls	r3, r3, #2
 800782e:	4413      	add	r3, r2
 8007830:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8007832:	4b1e      	ldr	r3, [pc, #120]	@ (80078ac <_tx_timer_system_activate+0xbc>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	69fa      	ldr	r2, [r7, #28]
 8007838:	429a      	cmp	r2, r3
 800783a:	d30b      	bcc.n	8007854 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800783c:	4b1b      	ldr	r3, [pc, #108]	@ (80078ac <_tx_timer_system_activate+0xbc>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	69fa      	ldr	r2, [r7, #28]
 8007842:	1ad3      	subs	r3, r2, r3
 8007844:	109b      	asrs	r3, r3, #2
 8007846:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8007848:	4b19      	ldr	r3, [pc, #100]	@ (80078b0 <_tx_timer_system_activate+0xc0>)
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	009b      	lsls	r3, r3, #2
 8007850:	4413      	add	r3, r2
 8007852:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8007854:	69fb      	ldr	r3, [r7, #28]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d109      	bne.n	8007870 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	687a      	ldr	r2, [r7, #4]
 800786c:	601a      	str	r2, [r3, #0]
 800786e:	e011      	b.n	8007894 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8007870:	69fb      	ldr	r3, [r7, #28]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	695b      	ldr	r3, [r3, #20]
 800787a:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800787c:	68bb      	ldr	r3, [r7, #8]
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	687a      	ldr	r2, [r7, #4]
 8007886:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	68ba      	ldr	r2, [r7, #8]
 8007892:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	69fa      	ldr	r2, [r7, #28]
 8007898:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800789a:	bf00      	nop
 800789c:	3724      	adds	r7, #36	@ 0x24
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	240042ec 	.word	0x240042ec
 80078ac:	240042e8 	.word	0x240042e8
 80078b0:	240042e4 	.word	0x240042e4

080078b4 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 80078b4:	b480      	push	{r7}
 80078b6:	b087      	sub	sp, #28
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	699b      	ldr	r3, [r3, #24]
 80078c0:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 80078c2:	697b      	ldr	r3, [r7, #20]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d026      	beq.n	8007916 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	691b      	ldr	r3, [r3, #16]
 80078cc:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80078ce:	687a      	ldr	r2, [r7, #4]
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	429a      	cmp	r2, r3
 80078d4:	d108      	bne.n	80078e8 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	687a      	ldr	r2, [r7, #4]
 80078dc:	429a      	cmp	r2, r3
 80078de:	d117      	bne.n	8007910 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	2200      	movs	r2, #0
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	e013      	b.n	8007910 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	695b      	ldr	r3, [r3, #20]
 80078ec:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80078ee:	693b      	ldr	r3, [r7, #16]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	687a      	ldr	r2, [r7, #4]
 8007900:	429a      	cmp	r2, r3
 8007902:	d105      	bne.n	8007910 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	697a      	ldr	r2, [r7, #20]
 8007908:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	693a      	ldr	r2, [r7, #16]
 800790e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	619a      	str	r2, [r3, #24]
    }
}
 8007916:	bf00      	nop
 8007918:	371c      	adds	r7, #28
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr
	...

08007924 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b098      	sub	sp, #96	@ 0x60
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800792c:	2300      	movs	r3, #0
 800792e:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a73      	ldr	r2, [pc, #460]	@ (8007b00 <_tx_timer_thread_entry+0x1dc>)
 8007934:	4293      	cmp	r3, r2
 8007936:	f040 80de 	bne.w	8007af6 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800793a:	f3ef 8310 	mrs	r3, PRIMASK
 800793e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 8007940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 8007942:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8007944:	b672      	cpsid	i
    return(int_posture);
 8007946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8007948:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800794a:	4b6e      	ldr	r3, [pc, #440]	@ (8007b04 <_tx_timer_thread_entry+0x1e0>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d003      	beq.n	8007960 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	f107 020c 	add.w	r2, r7, #12
 800795e:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8007960:	4b68      	ldr	r3, [pc, #416]	@ (8007b04 <_tx_timer_thread_entry+0x1e0>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2200      	movs	r2, #0
 8007966:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8007968:	4b66      	ldr	r3, [pc, #408]	@ (8007b04 <_tx_timer_thread_entry+0x1e0>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	3304      	adds	r3, #4
 800796e:	4a65      	ldr	r2, [pc, #404]	@ (8007b04 <_tx_timer_thread_entry+0x1e0>)
 8007970:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8007972:	4b64      	ldr	r3, [pc, #400]	@ (8007b04 <_tx_timer_thread_entry+0x1e0>)
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	4b64      	ldr	r3, [pc, #400]	@ (8007b08 <_tx_timer_thread_entry+0x1e4>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	429a      	cmp	r2, r3
 800797c:	d103      	bne.n	8007986 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800797e:	4b63      	ldr	r3, [pc, #396]	@ (8007b0c <_tx_timer_thread_entry+0x1e8>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a60      	ldr	r2, [pc, #384]	@ (8007b04 <_tx_timer_thread_entry+0x1e0>)
 8007984:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8007986:	4b62      	ldr	r3, [pc, #392]	@ (8007b10 <_tx_timer_thread_entry+0x1ec>)
 8007988:	2200      	movs	r2, #0
 800798a:	601a      	str	r2, [r3, #0]
 800798c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800798e:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007992:	f383 8810 	msr	PRIMASK, r3
}
 8007996:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007998:	f3ef 8310 	mrs	r3, PRIMASK
 800799c:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800799e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 80079a0:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 80079a2:	b672      	cpsid	i
    return(int_posture);
 80079a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 80079a6:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 80079a8:	e07f      	b.n	8007aaa <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 80079b4:	2300      	movs	r3, #0
 80079b6:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 80079b8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80079ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079bc:	429a      	cmp	r2, r3
 80079be:	d102      	bne.n	80079c6 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 80079c0:	2300      	movs	r3, #0
 80079c2:	60fb      	str	r3, [r7, #12]
 80079c4:	e00e      	b.n	80079e4 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 80079c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079c8:	695b      	ldr	r3, [r3, #20]
 80079ca:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80079cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079d0:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80079d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80079d6:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80079d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079da:	f107 020c 	add.w	r2, r7, #12
 80079de:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80079e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079e2:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80079e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	2b20      	cmp	r3, #32
 80079ea:	d911      	bls.n	8007a10 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80079ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80079f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079f6:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80079f8:	2300      	movs	r3, #0
 80079fa:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80079fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079fe:	f107 0208 	add.w	r2, r7, #8
 8007a02:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 8007a04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a08:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 8007a0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a0c:	60bb      	str	r3, [r7, #8]
 8007a0e:	e01a      	b.n	8007a46 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 8007a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a12:	689b      	ldr	r3, [r3, #8]
 8007a14:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8007a16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a18:	68db      	ldr	r3, [r3, #12]
 8007a1a:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8007a1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a22:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8007a24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d009      	beq.n	8007a40 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8007a2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a2e:	f107 0208 	add.w	r2, r7, #8
 8007a32:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8007a34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a36:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a38:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8007a3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a3c:	60bb      	str	r3, [r7, #8]
 8007a3e:	e002      	b.n	8007a46 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 8007a40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a42:	2200      	movs	r2, #0
 8007a44:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8007a46:	4a33      	ldr	r2, [pc, #204]	@ (8007b14 <_tx_timer_thread_entry+0x1f0>)
 8007a48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a4a:	6013      	str	r3, [r2, #0]
 8007a4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a52:	f383 8810 	msr	PRIMASK, r3
}
 8007a56:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8007a58:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d002      	beq.n	8007a64 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8007a5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a60:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8007a62:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007a64:	f3ef 8310 	mrs	r3, PRIMASK
 8007a68:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8007a6c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8007a6e:	b672      	cpsid	i
    return(int_posture);
 8007a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8007a72:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8007a74:	4b27      	ldr	r3, [pc, #156]	@ (8007b14 <_tx_timer_thread_entry+0x1f0>)
 8007a76:	2200      	movs	r2, #0
 8007a78:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d105      	bne.n	8007a8e <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8007a82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a84:	2200      	movs	r2, #0
 8007a86:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8007a88:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007a8a:	f7ff feb1 	bl	80077f0 <_tx_timer_system_activate>
 8007a8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a90:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007a92:	69bb      	ldr	r3, [r7, #24]
 8007a94:	f383 8810 	msr	PRIMASK, r3
}
 8007a98:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007a9a:	f3ef 8310 	mrs	r3, PRIMASK
 8007a9e:	623b      	str	r3, [r7, #32]
    return(posture);
 8007aa0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8007aa2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007aa4:	b672      	cpsid	i
    return(int_posture);
 8007aa6:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8007aa8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	f47f af7c 	bne.w	80079aa <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 8007ab2:	4b17      	ldr	r3, [pc, #92]	@ (8007b10 <_tx_timer_thread_entry+0x1ec>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d116      	bne.n	8007ae8 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8007aba:	4b17      	ldr	r3, [pc, #92]	@ (8007b18 <_tx_timer_thread_entry+0x1f4>)
 8007abc:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8007abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ac0:	2203      	movs	r2, #3
 8007ac2:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8007ac4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ac6:	2201      	movs	r2, #1
 8007ac8:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8007aca:	4b14      	ldr	r3, [pc, #80]	@ (8007b1c <_tx_timer_thread_entry+0x1f8>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	4a12      	ldr	r2, [pc, #72]	@ (8007b1c <_tx_timer_thread_entry+0x1f8>)
 8007ad2:	6013      	str	r3, [r2, #0]
 8007ad4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007ad6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007ad8:	697b      	ldr	r3, [r7, #20]
 8007ada:	f383 8810 	msr	PRIMASK, r3
}
 8007ade:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8007ae0:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8007ae2:	f7ff fc41 	bl	8007368 <_tx_thread_system_suspend>
 8007ae6:	e728      	b.n	800793a <_tx_timer_thread_entry+0x16>
 8007ae8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007aea:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007aec:	693b      	ldr	r3, [r7, #16]
 8007aee:	f383 8810 	msr	PRIMASK, r3
}
 8007af2:	bf00      	nop
            TX_DISABLE
 8007af4:	e721      	b.n	800793a <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 8007af6:	bf00      	nop
 8007af8:	3760      	adds	r7, #96	@ 0x60
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	4154494d 	.word	0x4154494d
 8007b04:	240042ec 	.word	0x240042ec
 8007b08:	240042e8 	.word	0x240042e8
 8007b0c:	240042e4 	.word	0x240042e4
 8007b10:	240042f0 	.word	0x240042f0
 8007b14:	240042fc 	.word	0x240042fc
 8007b18:	24004300 	.word	0x24004300
 8007b1c:	24004250 	.word	0x24004250

08007b20 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b092      	sub	sp, #72	@ 0x48
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	60f8      	str	r0, [r7, #12]
 8007b28:	60b9      	str	r1, [r7, #8]
 8007b2a:	607a      	str	r2, [r7, #4]
 8007b2c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d102      	bne.n	8007b3e <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8007b38:	2302      	movs	r3, #2
 8007b3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b3c:	e075      	b.n	8007c2a <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 8007b3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b40:	2b34      	cmp	r3, #52	@ 0x34
 8007b42:	d002      	beq.n	8007b4a <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8007b44:	2302      	movs	r3, #2
 8007b46:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b48:	e06f      	b.n	8007c2a <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007b4a:	f3ef 8310 	mrs	r3, PRIMASK
 8007b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8007b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8007b52:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8007b54:	b672      	cpsid	i
    return(int_posture);
 8007b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8007b58:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8007b5a:	4b3b      	ldr	r3, [pc, #236]	@ (8007c48 <_txe_byte_pool_create+0x128>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	3301      	adds	r3, #1
 8007b60:	4a39      	ldr	r2, [pc, #228]	@ (8007c48 <_txe_byte_pool_create+0x128>)
 8007b62:	6013      	str	r3, [r2, #0]
 8007b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b66:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6a:	f383 8810 	msr	PRIMASK, r3
}
 8007b6e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8007b70:	4b36      	ldr	r3, [pc, #216]	@ (8007c4c <_txe_byte_pool_create+0x12c>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8007b76:	2300      	movs	r3, #0
 8007b78:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b7a:	e009      	b.n	8007b90 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8007b7c:	68fa      	ldr	r2, [r7, #12]
 8007b7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b80:	429a      	cmp	r2, r3
 8007b82:	d00b      	beq.n	8007b9c <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8007b84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8007b8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007b8c:	3301      	adds	r3, #1
 8007b8e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b90:	4b2f      	ldr	r3, [pc, #188]	@ (8007c50 <_txe_byte_pool_create+0x130>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007b96:	429a      	cmp	r2, r3
 8007b98:	d3f0      	bcc.n	8007b7c <_txe_byte_pool_create+0x5c>
 8007b9a:	e000      	b.n	8007b9e <_txe_byte_pool_create+0x7e>
                break;
 8007b9c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007b9e:	f3ef 8310 	mrs	r3, PRIMASK
 8007ba2:	623b      	str	r3, [r7, #32]
    return(posture);
 8007ba4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8007ba6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007ba8:	b672      	cpsid	i
    return(int_posture);
 8007baa:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8007bac:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8007bae:	4b26      	ldr	r3, [pc, #152]	@ (8007c48 <_txe_byte_pool_create+0x128>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	3b01      	subs	r3, #1
 8007bb4:	4a24      	ldr	r2, [pc, #144]	@ (8007c48 <_txe_byte_pool_create+0x128>)
 8007bb6:	6013      	str	r3, [r2, #0]
 8007bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bba:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bbe:	f383 8810 	msr	PRIMASK, r3
}
 8007bc2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8007bc4:	f7ff fa96 	bl	80070f4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	d102      	bne.n	8007bd6 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bd4:	e029      	b.n	8007c2a <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d102      	bne.n	8007be2 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 8007bdc:	2303      	movs	r3, #3
 8007bde:	647b      	str	r3, [r7, #68]	@ 0x44
 8007be0:	e023      	b.n	8007c2a <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	2b63      	cmp	r3, #99	@ 0x63
 8007be6:	d802      	bhi.n	8007bee <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8007be8:	2305      	movs	r3, #5
 8007bea:	647b      	str	r3, [r7, #68]	@ 0x44
 8007bec:	e01d      	b.n	8007c2a <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8007bee:	4b19      	ldr	r3, [pc, #100]	@ (8007c54 <_txe_byte_pool_create+0x134>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8007bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bf6:	4a18      	ldr	r2, [pc, #96]	@ (8007c58 <_txe_byte_pool_create+0x138>)
 8007bf8:	4293      	cmp	r3, r2
 8007bfa:	d101      	bne.n	8007c00 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8007bfc:	2313      	movs	r3, #19
 8007bfe:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007c00:	f3ef 8305 	mrs	r3, IPSR
 8007c04:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8007c06:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007c08:	4b14      	ldr	r3, [pc, #80]	@ (8007c5c <_txe_byte_pool_create+0x13c>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d00b      	beq.n	8007c2a <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007c12:	f3ef 8305 	mrs	r3, IPSR
 8007c16:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007c18:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8007c1a:	4b10      	ldr	r3, [pc, #64]	@ (8007c5c <_txe_byte_pool_create+0x13c>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8007c24:	d201      	bcs.n	8007c2a <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8007c26:	2313      	movs	r3, #19
 8007c28:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8007c2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d106      	bne.n	8007c3e <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	68b9      	ldr	r1, [r7, #8]
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f7fe ff5a 	bl	8006af0 <_tx_byte_pool_create>
 8007c3c:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 8007c3e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3748      	adds	r7, #72	@ 0x48
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}
 8007c48:	24004250 	.word	0x24004250
 8007c4c:	240041a8 	.word	0x240041a8
 8007c50:	240041ac 	.word	0x240041ac
 8007c54:	240041b8 	.word	0x240041b8
 8007c58:	24004300 	.word	0x24004300
 8007c5c:	24000010 	.word	0x24000010

08007c60 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b09a      	sub	sp, #104	@ 0x68
 8007c64:	af06      	add	r7, sp, #24
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	607a      	str	r2, [r7, #4]
 8007c6c:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d102      	bne.n	8007c7e <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8007c78:	230e      	movs	r3, #14
 8007c7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c7c:	e0bb      	b.n	8007df6 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8007c7e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c80:	2bb0      	cmp	r3, #176	@ 0xb0
 8007c82:	d002      	beq.n	8007c8a <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8007c84:	230e      	movs	r3, #14
 8007c86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c88:	e0b5      	b.n	8007df6 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007c8a:	f3ef 8310 	mrs	r3, PRIMASK
 8007c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8007c92:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8007c94:	b672      	cpsid	i
    return(int_posture);
 8007c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8007c98:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8007c9a:	4b64      	ldr	r3, [pc, #400]	@ (8007e2c <_txe_thread_create+0x1cc>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	4a62      	ldr	r2, [pc, #392]	@ (8007e2c <_txe_thread_create+0x1cc>)
 8007ca2:	6013      	str	r3, [r2, #0]
 8007ca4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007caa:	f383 8810 	msr	PRIMASK, r3
}
 8007cae:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 8007cb4:	4b5e      	ldr	r3, [pc, #376]	@ (8007e30 <_txe_thread_create+0x1d0>)
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8007cba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007cbc:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8007cbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007cc4:	4413      	add	r3, r2
 8007cc6:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8007cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cca:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8007ccc:	2300      	movs	r3, #0
 8007cce:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cd0:	e02b      	b.n	8007d2a <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8007cd2:	68fa      	ldr	r2, [r7, #12]
 8007cd4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d101      	bne.n	8007cde <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8007cde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d028      	beq.n	8007d36 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8007ce4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007cea:	429a      	cmp	r2, r3
 8007cec:	d308      	bcc.n	8007d00 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8007cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007cf0:	691b      	ldr	r3, [r3, #16]
 8007cf2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007cf4:	429a      	cmp	r2, r3
 8007cf6:	d203      	bcs.n	8007d00 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8007d00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d02:	68db      	ldr	r3, [r3, #12]
 8007d04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d06:	429a      	cmp	r2, r3
 8007d08:	d308      	bcc.n	8007d1c <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8007d0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d10:	429a      	cmp	r2, r3
 8007d12:	d203      	bcs.n	8007d1c <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8007d14:	2300      	movs	r3, #0
 8007d16:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8007d1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d22:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8007d24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d26:	3301      	adds	r3, #1
 8007d28:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d2a:	4b42      	ldr	r3, [pc, #264]	@ (8007e34 <_txe_thread_create+0x1d4>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d3ce      	bcc.n	8007cd2 <_txe_thread_create+0x72>
 8007d34:	e000      	b.n	8007d38 <_txe_thread_create+0xd8>
                break;
 8007d36:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007d38:	f3ef 8310 	mrs	r3, PRIMASK
 8007d3c:	61fb      	str	r3, [r7, #28]
    return(posture);
 8007d3e:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8007d40:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007d42:	b672      	cpsid	i
    return(int_posture);
 8007d44:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8007d46:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8007d48:	4b38      	ldr	r3, [pc, #224]	@ (8007e2c <_txe_thread_create+0x1cc>)
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	4a37      	ldr	r2, [pc, #220]	@ (8007e2c <_txe_thread_create+0x1cc>)
 8007d50:	6013      	str	r3, [r2, #0]
 8007d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d54:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007d56:	6a3b      	ldr	r3, [r7, #32]
 8007d58:	f383 8810 	msr	PRIMASK, r3
}
 8007d5c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8007d5e:	f7ff f9c9 	bl	80070f4 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007d66:	429a      	cmp	r2, r3
 8007d68:	d102      	bne.n	8007d70 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8007d6a:	230e      	movs	r3, #14
 8007d6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d6e:	e042      	b.n	8007df6 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8007d70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d102      	bne.n	8007d7c <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8007d76:	2303      	movs	r3, #3
 8007d78:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d7a:	e03c      	b.n	8007df6 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d102      	bne.n	8007d88 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8007d82:	2303      	movs	r3, #3
 8007d84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d86:	e036      	b.n	8007df6 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8007d88:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007d8a:	2bc7      	cmp	r3, #199	@ 0xc7
 8007d8c:	d802      	bhi.n	8007d94 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8007d8e:	2305      	movs	r3, #5
 8007d90:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d92:	e030      	b.n	8007df6 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8007d94:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007d96:	2b1f      	cmp	r3, #31
 8007d98:	d902      	bls.n	8007da0 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8007d9a:	230f      	movs	r3, #15
 8007d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d9e:	e02a      	b.n	8007df6 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8007da0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007da2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d902      	bls.n	8007dae <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8007da8:	2318      	movs	r3, #24
 8007daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007dac:	e023      	b.n	8007df6 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8007dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d902      	bls.n	8007dba <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8007db4:	2310      	movs	r3, #16
 8007db6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007db8:	e01d      	b.n	8007df6 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8007dba:	4b1f      	ldr	r3, [pc, #124]	@ (8007e38 <_txe_thread_create+0x1d8>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8007dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc2:	4a1e      	ldr	r2, [pc, #120]	@ (8007e3c <_txe_thread_create+0x1dc>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d101      	bne.n	8007dcc <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8007dc8:	2313      	movs	r3, #19
 8007dca:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007dcc:	f3ef 8305 	mrs	r3, IPSR
 8007dd0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007dd2:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8007dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8007e40 <_txe_thread_create+0x1e0>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00b      	beq.n	8007df6 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007dde:	f3ef 8305 	mrs	r3, IPSR
 8007de2:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8007de4:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8007de6:	4b16      	ldr	r3, [pc, #88]	@ (8007e40 <_txe_thread_create+0x1e0>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8007df0:	d201      	bcs.n	8007df6 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8007df2:	2313      	movs	r3, #19
 8007df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8007df6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d112      	bne.n	8007e22 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8007dfc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007dfe:	9305      	str	r3, [sp, #20]
 8007e00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e02:	9304      	str	r3, [sp, #16]
 8007e04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e06:	9303      	str	r3, [sp, #12]
 8007e08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e0a:	9302      	str	r3, [sp, #8]
 8007e0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e0e:	9301      	str	r3, [sp, #4]
 8007e10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	68b9      	ldr	r1, [r7, #8]
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f7fe ff6c 	bl	8006cf8 <_tx_thread_create>
 8007e20:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8007e22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3750      	adds	r7, #80	@ 0x50
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}
 8007e2c:	24004250 	.word	0x24004250
 8007e30:	240041c0 	.word	0x240041c0
 8007e34:	240041c4 	.word	0x240041c4
 8007e38:	240041b8 	.word	0x240041b8
 8007e3c:	24004300 	.word	0x24004300
 8007e40:	24000010 	.word	0x24000010

08007e44 <MX_NetXDuo_Init>:
  * @brief  Application NetXDuo Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_NetXDuo_Init(VOID *memory_ptr)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  UINT ret = NX_SUCCESS;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN MX_NetXDuo_Init */

  /* USER CODE END MX_NetXDuo_Init */

  return ret;
 8007e54:	68fb      	ldr	r3, [r7, #12]
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
	...

08007e64 <std>:
 8007e64:	2300      	movs	r3, #0
 8007e66:	b510      	push	{r4, lr}
 8007e68:	4604      	mov	r4, r0
 8007e6a:	e9c0 3300 	strd	r3, r3, [r0]
 8007e6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e72:	6083      	str	r3, [r0, #8]
 8007e74:	8181      	strh	r1, [r0, #12]
 8007e76:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e78:	81c2      	strh	r2, [r0, #14]
 8007e7a:	6183      	str	r3, [r0, #24]
 8007e7c:	4619      	mov	r1, r3
 8007e7e:	2208      	movs	r2, #8
 8007e80:	305c      	adds	r0, #92	@ 0x5c
 8007e82:	f000 f9e7 	bl	8008254 <memset>
 8007e86:	4b0d      	ldr	r3, [pc, #52]	@ (8007ebc <std+0x58>)
 8007e88:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ec0 <std+0x5c>)
 8007e8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ec4 <std+0x60>)
 8007e90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007e92:	4b0d      	ldr	r3, [pc, #52]	@ (8007ec8 <std+0x64>)
 8007e94:	6323      	str	r3, [r4, #48]	@ 0x30
 8007e96:	4b0d      	ldr	r3, [pc, #52]	@ (8007ecc <std+0x68>)
 8007e98:	6224      	str	r4, [r4, #32]
 8007e9a:	429c      	cmp	r4, r3
 8007e9c:	d006      	beq.n	8007eac <std+0x48>
 8007e9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007ea2:	4294      	cmp	r4, r2
 8007ea4:	d002      	beq.n	8007eac <std+0x48>
 8007ea6:	33d0      	adds	r3, #208	@ 0xd0
 8007ea8:	429c      	cmp	r4, r3
 8007eaa:	d105      	bne.n	8007eb8 <std+0x54>
 8007eac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007eb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007eb4:	f000 ba46 	b.w	8008344 <__retarget_lock_init_recursive>
 8007eb8:	bd10      	pop	{r4, pc}
 8007eba:	bf00      	nop
 8007ebc:	080080a5 	.word	0x080080a5
 8007ec0:	080080c7 	.word	0x080080c7
 8007ec4:	080080ff 	.word	0x080080ff
 8007ec8:	08008123 	.word	0x08008123
 8007ecc:	240047c0 	.word	0x240047c0

08007ed0 <stdio_exit_handler>:
 8007ed0:	4a02      	ldr	r2, [pc, #8]	@ (8007edc <stdio_exit_handler+0xc>)
 8007ed2:	4903      	ldr	r1, [pc, #12]	@ (8007ee0 <stdio_exit_handler+0x10>)
 8007ed4:	4803      	ldr	r0, [pc, #12]	@ (8007ee4 <stdio_exit_handler+0x14>)
 8007ed6:	f000 b869 	b.w	8007fac <_fwalk_sglue>
 8007eda:	bf00      	nop
 8007edc:	24000014 	.word	0x24000014
 8007ee0:	08008645 	.word	0x08008645
 8007ee4:	24000024 	.word	0x24000024

08007ee8 <cleanup_stdio>:
 8007ee8:	6841      	ldr	r1, [r0, #4]
 8007eea:	4b0c      	ldr	r3, [pc, #48]	@ (8007f1c <cleanup_stdio+0x34>)
 8007eec:	4299      	cmp	r1, r3
 8007eee:	b510      	push	{r4, lr}
 8007ef0:	4604      	mov	r4, r0
 8007ef2:	d001      	beq.n	8007ef8 <cleanup_stdio+0x10>
 8007ef4:	f000 fba6 	bl	8008644 <_fflush_r>
 8007ef8:	68a1      	ldr	r1, [r4, #8]
 8007efa:	4b09      	ldr	r3, [pc, #36]	@ (8007f20 <cleanup_stdio+0x38>)
 8007efc:	4299      	cmp	r1, r3
 8007efe:	d002      	beq.n	8007f06 <cleanup_stdio+0x1e>
 8007f00:	4620      	mov	r0, r4
 8007f02:	f000 fb9f 	bl	8008644 <_fflush_r>
 8007f06:	68e1      	ldr	r1, [r4, #12]
 8007f08:	4b06      	ldr	r3, [pc, #24]	@ (8007f24 <cleanup_stdio+0x3c>)
 8007f0a:	4299      	cmp	r1, r3
 8007f0c:	d004      	beq.n	8007f18 <cleanup_stdio+0x30>
 8007f0e:	4620      	mov	r0, r4
 8007f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f14:	f000 bb96 	b.w	8008644 <_fflush_r>
 8007f18:	bd10      	pop	{r4, pc}
 8007f1a:	bf00      	nop
 8007f1c:	240047c0 	.word	0x240047c0
 8007f20:	24004828 	.word	0x24004828
 8007f24:	24004890 	.word	0x24004890

08007f28 <global_stdio_init.part.0>:
 8007f28:	b510      	push	{r4, lr}
 8007f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8007f58 <global_stdio_init.part.0+0x30>)
 8007f2c:	4c0b      	ldr	r4, [pc, #44]	@ (8007f5c <global_stdio_init.part.0+0x34>)
 8007f2e:	4a0c      	ldr	r2, [pc, #48]	@ (8007f60 <global_stdio_init.part.0+0x38>)
 8007f30:	601a      	str	r2, [r3, #0]
 8007f32:	4620      	mov	r0, r4
 8007f34:	2200      	movs	r2, #0
 8007f36:	2104      	movs	r1, #4
 8007f38:	f7ff ff94 	bl	8007e64 <std>
 8007f3c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f40:	2201      	movs	r2, #1
 8007f42:	2109      	movs	r1, #9
 8007f44:	f7ff ff8e 	bl	8007e64 <std>
 8007f48:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f4c:	2202      	movs	r2, #2
 8007f4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f52:	2112      	movs	r1, #18
 8007f54:	f7ff bf86 	b.w	8007e64 <std>
 8007f58:	240048f8 	.word	0x240048f8
 8007f5c:	240047c0 	.word	0x240047c0
 8007f60:	08007ed1 	.word	0x08007ed1

08007f64 <__sfp_lock_acquire>:
 8007f64:	4801      	ldr	r0, [pc, #4]	@ (8007f6c <__sfp_lock_acquire+0x8>)
 8007f66:	f000 b9ee 	b.w	8008346 <__retarget_lock_acquire_recursive>
 8007f6a:	bf00      	nop
 8007f6c:	24004901 	.word	0x24004901

08007f70 <__sfp_lock_release>:
 8007f70:	4801      	ldr	r0, [pc, #4]	@ (8007f78 <__sfp_lock_release+0x8>)
 8007f72:	f000 b9e9 	b.w	8008348 <__retarget_lock_release_recursive>
 8007f76:	bf00      	nop
 8007f78:	24004901 	.word	0x24004901

08007f7c <__sinit>:
 8007f7c:	b510      	push	{r4, lr}
 8007f7e:	4604      	mov	r4, r0
 8007f80:	f7ff fff0 	bl	8007f64 <__sfp_lock_acquire>
 8007f84:	6a23      	ldr	r3, [r4, #32]
 8007f86:	b11b      	cbz	r3, 8007f90 <__sinit+0x14>
 8007f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f8c:	f7ff bff0 	b.w	8007f70 <__sfp_lock_release>
 8007f90:	4b04      	ldr	r3, [pc, #16]	@ (8007fa4 <__sinit+0x28>)
 8007f92:	6223      	str	r3, [r4, #32]
 8007f94:	4b04      	ldr	r3, [pc, #16]	@ (8007fa8 <__sinit+0x2c>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d1f5      	bne.n	8007f88 <__sinit+0xc>
 8007f9c:	f7ff ffc4 	bl	8007f28 <global_stdio_init.part.0>
 8007fa0:	e7f2      	b.n	8007f88 <__sinit+0xc>
 8007fa2:	bf00      	nop
 8007fa4:	08007ee9 	.word	0x08007ee9
 8007fa8:	240048f8 	.word	0x240048f8

08007fac <_fwalk_sglue>:
 8007fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fb0:	4607      	mov	r7, r0
 8007fb2:	4688      	mov	r8, r1
 8007fb4:	4614      	mov	r4, r2
 8007fb6:	2600      	movs	r6, #0
 8007fb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007fbc:	f1b9 0901 	subs.w	r9, r9, #1
 8007fc0:	d505      	bpl.n	8007fce <_fwalk_sglue+0x22>
 8007fc2:	6824      	ldr	r4, [r4, #0]
 8007fc4:	2c00      	cmp	r4, #0
 8007fc6:	d1f7      	bne.n	8007fb8 <_fwalk_sglue+0xc>
 8007fc8:	4630      	mov	r0, r6
 8007fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fce:	89ab      	ldrh	r3, [r5, #12]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d907      	bls.n	8007fe4 <_fwalk_sglue+0x38>
 8007fd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fd8:	3301      	adds	r3, #1
 8007fda:	d003      	beq.n	8007fe4 <_fwalk_sglue+0x38>
 8007fdc:	4629      	mov	r1, r5
 8007fde:	4638      	mov	r0, r7
 8007fe0:	47c0      	blx	r8
 8007fe2:	4306      	orrs	r6, r0
 8007fe4:	3568      	adds	r5, #104	@ 0x68
 8007fe6:	e7e9      	b.n	8007fbc <_fwalk_sglue+0x10>

08007fe8 <_puts_r>:
 8007fe8:	6a03      	ldr	r3, [r0, #32]
 8007fea:	b570      	push	{r4, r5, r6, lr}
 8007fec:	6884      	ldr	r4, [r0, #8]
 8007fee:	4605      	mov	r5, r0
 8007ff0:	460e      	mov	r6, r1
 8007ff2:	b90b      	cbnz	r3, 8007ff8 <_puts_r+0x10>
 8007ff4:	f7ff ffc2 	bl	8007f7c <__sinit>
 8007ff8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ffa:	07db      	lsls	r3, r3, #31
 8007ffc:	d405      	bmi.n	800800a <_puts_r+0x22>
 8007ffe:	89a3      	ldrh	r3, [r4, #12]
 8008000:	0598      	lsls	r0, r3, #22
 8008002:	d402      	bmi.n	800800a <_puts_r+0x22>
 8008004:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008006:	f000 f99e 	bl	8008346 <__retarget_lock_acquire_recursive>
 800800a:	89a3      	ldrh	r3, [r4, #12]
 800800c:	0719      	lsls	r1, r3, #28
 800800e:	d502      	bpl.n	8008016 <_puts_r+0x2e>
 8008010:	6923      	ldr	r3, [r4, #16]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d135      	bne.n	8008082 <_puts_r+0x9a>
 8008016:	4621      	mov	r1, r4
 8008018:	4628      	mov	r0, r5
 800801a:	f000 f8c5 	bl	80081a8 <__swsetup_r>
 800801e:	b380      	cbz	r0, 8008082 <_puts_r+0x9a>
 8008020:	f04f 35ff 	mov.w	r5, #4294967295
 8008024:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008026:	07da      	lsls	r2, r3, #31
 8008028:	d405      	bmi.n	8008036 <_puts_r+0x4e>
 800802a:	89a3      	ldrh	r3, [r4, #12]
 800802c:	059b      	lsls	r3, r3, #22
 800802e:	d402      	bmi.n	8008036 <_puts_r+0x4e>
 8008030:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008032:	f000 f989 	bl	8008348 <__retarget_lock_release_recursive>
 8008036:	4628      	mov	r0, r5
 8008038:	bd70      	pop	{r4, r5, r6, pc}
 800803a:	2b00      	cmp	r3, #0
 800803c:	da04      	bge.n	8008048 <_puts_r+0x60>
 800803e:	69a2      	ldr	r2, [r4, #24]
 8008040:	429a      	cmp	r2, r3
 8008042:	dc17      	bgt.n	8008074 <_puts_r+0x8c>
 8008044:	290a      	cmp	r1, #10
 8008046:	d015      	beq.n	8008074 <_puts_r+0x8c>
 8008048:	6823      	ldr	r3, [r4, #0]
 800804a:	1c5a      	adds	r2, r3, #1
 800804c:	6022      	str	r2, [r4, #0]
 800804e:	7019      	strb	r1, [r3, #0]
 8008050:	68a3      	ldr	r3, [r4, #8]
 8008052:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008056:	3b01      	subs	r3, #1
 8008058:	60a3      	str	r3, [r4, #8]
 800805a:	2900      	cmp	r1, #0
 800805c:	d1ed      	bne.n	800803a <_puts_r+0x52>
 800805e:	2b00      	cmp	r3, #0
 8008060:	da11      	bge.n	8008086 <_puts_r+0x9e>
 8008062:	4622      	mov	r2, r4
 8008064:	210a      	movs	r1, #10
 8008066:	4628      	mov	r0, r5
 8008068:	f000 f85f 	bl	800812a <__swbuf_r>
 800806c:	3001      	adds	r0, #1
 800806e:	d0d7      	beq.n	8008020 <_puts_r+0x38>
 8008070:	250a      	movs	r5, #10
 8008072:	e7d7      	b.n	8008024 <_puts_r+0x3c>
 8008074:	4622      	mov	r2, r4
 8008076:	4628      	mov	r0, r5
 8008078:	f000 f857 	bl	800812a <__swbuf_r>
 800807c:	3001      	adds	r0, #1
 800807e:	d1e7      	bne.n	8008050 <_puts_r+0x68>
 8008080:	e7ce      	b.n	8008020 <_puts_r+0x38>
 8008082:	3e01      	subs	r6, #1
 8008084:	e7e4      	b.n	8008050 <_puts_r+0x68>
 8008086:	6823      	ldr	r3, [r4, #0]
 8008088:	1c5a      	adds	r2, r3, #1
 800808a:	6022      	str	r2, [r4, #0]
 800808c:	220a      	movs	r2, #10
 800808e:	701a      	strb	r2, [r3, #0]
 8008090:	e7ee      	b.n	8008070 <_puts_r+0x88>
	...

08008094 <puts>:
 8008094:	4b02      	ldr	r3, [pc, #8]	@ (80080a0 <puts+0xc>)
 8008096:	4601      	mov	r1, r0
 8008098:	6818      	ldr	r0, [r3, #0]
 800809a:	f7ff bfa5 	b.w	8007fe8 <_puts_r>
 800809e:	bf00      	nop
 80080a0:	24000020 	.word	0x24000020

080080a4 <__sread>:
 80080a4:	b510      	push	{r4, lr}
 80080a6:	460c      	mov	r4, r1
 80080a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080ac:	f000 f8fc 	bl	80082a8 <_read_r>
 80080b0:	2800      	cmp	r0, #0
 80080b2:	bfab      	itete	ge
 80080b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80080b6:	89a3      	ldrhlt	r3, [r4, #12]
 80080b8:	181b      	addge	r3, r3, r0
 80080ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80080be:	bfac      	ite	ge
 80080c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80080c2:	81a3      	strhlt	r3, [r4, #12]
 80080c4:	bd10      	pop	{r4, pc}

080080c6 <__swrite>:
 80080c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080ca:	461f      	mov	r7, r3
 80080cc:	898b      	ldrh	r3, [r1, #12]
 80080ce:	05db      	lsls	r3, r3, #23
 80080d0:	4605      	mov	r5, r0
 80080d2:	460c      	mov	r4, r1
 80080d4:	4616      	mov	r6, r2
 80080d6:	d505      	bpl.n	80080e4 <__swrite+0x1e>
 80080d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080dc:	2302      	movs	r3, #2
 80080de:	2200      	movs	r2, #0
 80080e0:	f000 f8d0 	bl	8008284 <_lseek_r>
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80080ee:	81a3      	strh	r3, [r4, #12]
 80080f0:	4632      	mov	r2, r6
 80080f2:	463b      	mov	r3, r7
 80080f4:	4628      	mov	r0, r5
 80080f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080fa:	f000 b8e7 	b.w	80082cc <_write_r>

080080fe <__sseek>:
 80080fe:	b510      	push	{r4, lr}
 8008100:	460c      	mov	r4, r1
 8008102:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008106:	f000 f8bd 	bl	8008284 <_lseek_r>
 800810a:	1c43      	adds	r3, r0, #1
 800810c:	89a3      	ldrh	r3, [r4, #12]
 800810e:	bf15      	itete	ne
 8008110:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008112:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008116:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800811a:	81a3      	strheq	r3, [r4, #12]
 800811c:	bf18      	it	ne
 800811e:	81a3      	strhne	r3, [r4, #12]
 8008120:	bd10      	pop	{r4, pc}

08008122 <__sclose>:
 8008122:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008126:	f000 b89d 	b.w	8008264 <_close_r>

0800812a <__swbuf_r>:
 800812a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812c:	460e      	mov	r6, r1
 800812e:	4614      	mov	r4, r2
 8008130:	4605      	mov	r5, r0
 8008132:	b118      	cbz	r0, 800813c <__swbuf_r+0x12>
 8008134:	6a03      	ldr	r3, [r0, #32]
 8008136:	b90b      	cbnz	r3, 800813c <__swbuf_r+0x12>
 8008138:	f7ff ff20 	bl	8007f7c <__sinit>
 800813c:	69a3      	ldr	r3, [r4, #24]
 800813e:	60a3      	str	r3, [r4, #8]
 8008140:	89a3      	ldrh	r3, [r4, #12]
 8008142:	071a      	lsls	r2, r3, #28
 8008144:	d501      	bpl.n	800814a <__swbuf_r+0x20>
 8008146:	6923      	ldr	r3, [r4, #16]
 8008148:	b943      	cbnz	r3, 800815c <__swbuf_r+0x32>
 800814a:	4621      	mov	r1, r4
 800814c:	4628      	mov	r0, r5
 800814e:	f000 f82b 	bl	80081a8 <__swsetup_r>
 8008152:	b118      	cbz	r0, 800815c <__swbuf_r+0x32>
 8008154:	f04f 37ff 	mov.w	r7, #4294967295
 8008158:	4638      	mov	r0, r7
 800815a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800815c:	6823      	ldr	r3, [r4, #0]
 800815e:	6922      	ldr	r2, [r4, #16]
 8008160:	1a98      	subs	r0, r3, r2
 8008162:	6963      	ldr	r3, [r4, #20]
 8008164:	b2f6      	uxtb	r6, r6
 8008166:	4283      	cmp	r3, r0
 8008168:	4637      	mov	r7, r6
 800816a:	dc05      	bgt.n	8008178 <__swbuf_r+0x4e>
 800816c:	4621      	mov	r1, r4
 800816e:	4628      	mov	r0, r5
 8008170:	f000 fa68 	bl	8008644 <_fflush_r>
 8008174:	2800      	cmp	r0, #0
 8008176:	d1ed      	bne.n	8008154 <__swbuf_r+0x2a>
 8008178:	68a3      	ldr	r3, [r4, #8]
 800817a:	3b01      	subs	r3, #1
 800817c:	60a3      	str	r3, [r4, #8]
 800817e:	6823      	ldr	r3, [r4, #0]
 8008180:	1c5a      	adds	r2, r3, #1
 8008182:	6022      	str	r2, [r4, #0]
 8008184:	701e      	strb	r6, [r3, #0]
 8008186:	6962      	ldr	r2, [r4, #20]
 8008188:	1c43      	adds	r3, r0, #1
 800818a:	429a      	cmp	r2, r3
 800818c:	d004      	beq.n	8008198 <__swbuf_r+0x6e>
 800818e:	89a3      	ldrh	r3, [r4, #12]
 8008190:	07db      	lsls	r3, r3, #31
 8008192:	d5e1      	bpl.n	8008158 <__swbuf_r+0x2e>
 8008194:	2e0a      	cmp	r6, #10
 8008196:	d1df      	bne.n	8008158 <__swbuf_r+0x2e>
 8008198:	4621      	mov	r1, r4
 800819a:	4628      	mov	r0, r5
 800819c:	f000 fa52 	bl	8008644 <_fflush_r>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	d0d9      	beq.n	8008158 <__swbuf_r+0x2e>
 80081a4:	e7d6      	b.n	8008154 <__swbuf_r+0x2a>
	...

080081a8 <__swsetup_r>:
 80081a8:	b538      	push	{r3, r4, r5, lr}
 80081aa:	4b29      	ldr	r3, [pc, #164]	@ (8008250 <__swsetup_r+0xa8>)
 80081ac:	4605      	mov	r5, r0
 80081ae:	6818      	ldr	r0, [r3, #0]
 80081b0:	460c      	mov	r4, r1
 80081b2:	b118      	cbz	r0, 80081bc <__swsetup_r+0x14>
 80081b4:	6a03      	ldr	r3, [r0, #32]
 80081b6:	b90b      	cbnz	r3, 80081bc <__swsetup_r+0x14>
 80081b8:	f7ff fee0 	bl	8007f7c <__sinit>
 80081bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081c0:	0719      	lsls	r1, r3, #28
 80081c2:	d422      	bmi.n	800820a <__swsetup_r+0x62>
 80081c4:	06da      	lsls	r2, r3, #27
 80081c6:	d407      	bmi.n	80081d8 <__swsetup_r+0x30>
 80081c8:	2209      	movs	r2, #9
 80081ca:	602a      	str	r2, [r5, #0]
 80081cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081d0:	81a3      	strh	r3, [r4, #12]
 80081d2:	f04f 30ff 	mov.w	r0, #4294967295
 80081d6:	e033      	b.n	8008240 <__swsetup_r+0x98>
 80081d8:	0758      	lsls	r0, r3, #29
 80081da:	d512      	bpl.n	8008202 <__swsetup_r+0x5a>
 80081dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081de:	b141      	cbz	r1, 80081f2 <__swsetup_r+0x4a>
 80081e0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80081e4:	4299      	cmp	r1, r3
 80081e6:	d002      	beq.n	80081ee <__swsetup_r+0x46>
 80081e8:	4628      	mov	r0, r5
 80081ea:	f000 f8af 	bl	800834c <_free_r>
 80081ee:	2300      	movs	r3, #0
 80081f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80081f2:	89a3      	ldrh	r3, [r4, #12]
 80081f4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80081f8:	81a3      	strh	r3, [r4, #12]
 80081fa:	2300      	movs	r3, #0
 80081fc:	6063      	str	r3, [r4, #4]
 80081fe:	6923      	ldr	r3, [r4, #16]
 8008200:	6023      	str	r3, [r4, #0]
 8008202:	89a3      	ldrh	r3, [r4, #12]
 8008204:	f043 0308 	orr.w	r3, r3, #8
 8008208:	81a3      	strh	r3, [r4, #12]
 800820a:	6923      	ldr	r3, [r4, #16]
 800820c:	b94b      	cbnz	r3, 8008222 <__swsetup_r+0x7a>
 800820e:	89a3      	ldrh	r3, [r4, #12]
 8008210:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008214:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008218:	d003      	beq.n	8008222 <__swsetup_r+0x7a>
 800821a:	4621      	mov	r1, r4
 800821c:	4628      	mov	r0, r5
 800821e:	f000 fa5f 	bl	80086e0 <__smakebuf_r>
 8008222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008226:	f013 0201 	ands.w	r2, r3, #1
 800822a:	d00a      	beq.n	8008242 <__swsetup_r+0x9a>
 800822c:	2200      	movs	r2, #0
 800822e:	60a2      	str	r2, [r4, #8]
 8008230:	6962      	ldr	r2, [r4, #20]
 8008232:	4252      	negs	r2, r2
 8008234:	61a2      	str	r2, [r4, #24]
 8008236:	6922      	ldr	r2, [r4, #16]
 8008238:	b942      	cbnz	r2, 800824c <__swsetup_r+0xa4>
 800823a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800823e:	d1c5      	bne.n	80081cc <__swsetup_r+0x24>
 8008240:	bd38      	pop	{r3, r4, r5, pc}
 8008242:	0799      	lsls	r1, r3, #30
 8008244:	bf58      	it	pl
 8008246:	6962      	ldrpl	r2, [r4, #20]
 8008248:	60a2      	str	r2, [r4, #8]
 800824a:	e7f4      	b.n	8008236 <__swsetup_r+0x8e>
 800824c:	2000      	movs	r0, #0
 800824e:	e7f7      	b.n	8008240 <__swsetup_r+0x98>
 8008250:	24000020 	.word	0x24000020

08008254 <memset>:
 8008254:	4402      	add	r2, r0
 8008256:	4603      	mov	r3, r0
 8008258:	4293      	cmp	r3, r2
 800825a:	d100      	bne.n	800825e <memset+0xa>
 800825c:	4770      	bx	lr
 800825e:	f803 1b01 	strb.w	r1, [r3], #1
 8008262:	e7f9      	b.n	8008258 <memset+0x4>

08008264 <_close_r>:
 8008264:	b538      	push	{r3, r4, r5, lr}
 8008266:	4d06      	ldr	r5, [pc, #24]	@ (8008280 <_close_r+0x1c>)
 8008268:	2300      	movs	r3, #0
 800826a:	4604      	mov	r4, r0
 800826c:	4608      	mov	r0, r1
 800826e:	602b      	str	r3, [r5, #0]
 8008270:	f7f9 f93f 	bl	80014f2 <_close>
 8008274:	1c43      	adds	r3, r0, #1
 8008276:	d102      	bne.n	800827e <_close_r+0x1a>
 8008278:	682b      	ldr	r3, [r5, #0]
 800827a:	b103      	cbz	r3, 800827e <_close_r+0x1a>
 800827c:	6023      	str	r3, [r4, #0]
 800827e:	bd38      	pop	{r3, r4, r5, pc}
 8008280:	240048fc 	.word	0x240048fc

08008284 <_lseek_r>:
 8008284:	b538      	push	{r3, r4, r5, lr}
 8008286:	4d07      	ldr	r5, [pc, #28]	@ (80082a4 <_lseek_r+0x20>)
 8008288:	4604      	mov	r4, r0
 800828a:	4608      	mov	r0, r1
 800828c:	4611      	mov	r1, r2
 800828e:	2200      	movs	r2, #0
 8008290:	602a      	str	r2, [r5, #0]
 8008292:	461a      	mov	r2, r3
 8008294:	f7f9 f954 	bl	8001540 <_lseek>
 8008298:	1c43      	adds	r3, r0, #1
 800829a:	d102      	bne.n	80082a2 <_lseek_r+0x1e>
 800829c:	682b      	ldr	r3, [r5, #0]
 800829e:	b103      	cbz	r3, 80082a2 <_lseek_r+0x1e>
 80082a0:	6023      	str	r3, [r4, #0]
 80082a2:	bd38      	pop	{r3, r4, r5, pc}
 80082a4:	240048fc 	.word	0x240048fc

080082a8 <_read_r>:
 80082a8:	b538      	push	{r3, r4, r5, lr}
 80082aa:	4d07      	ldr	r5, [pc, #28]	@ (80082c8 <_read_r+0x20>)
 80082ac:	4604      	mov	r4, r0
 80082ae:	4608      	mov	r0, r1
 80082b0:	4611      	mov	r1, r2
 80082b2:	2200      	movs	r2, #0
 80082b4:	602a      	str	r2, [r5, #0]
 80082b6:	461a      	mov	r2, r3
 80082b8:	f7f9 f8fe 	bl	80014b8 <_read>
 80082bc:	1c43      	adds	r3, r0, #1
 80082be:	d102      	bne.n	80082c6 <_read_r+0x1e>
 80082c0:	682b      	ldr	r3, [r5, #0]
 80082c2:	b103      	cbz	r3, 80082c6 <_read_r+0x1e>
 80082c4:	6023      	str	r3, [r4, #0]
 80082c6:	bd38      	pop	{r3, r4, r5, pc}
 80082c8:	240048fc 	.word	0x240048fc

080082cc <_write_r>:
 80082cc:	b538      	push	{r3, r4, r5, lr}
 80082ce:	4d07      	ldr	r5, [pc, #28]	@ (80082ec <_write_r+0x20>)
 80082d0:	4604      	mov	r4, r0
 80082d2:	4608      	mov	r0, r1
 80082d4:	4611      	mov	r1, r2
 80082d6:	2200      	movs	r2, #0
 80082d8:	602a      	str	r2, [r5, #0]
 80082da:	461a      	mov	r2, r3
 80082dc:	f7f8 fbbc 	bl	8000a58 <_write>
 80082e0:	1c43      	adds	r3, r0, #1
 80082e2:	d102      	bne.n	80082ea <_write_r+0x1e>
 80082e4:	682b      	ldr	r3, [r5, #0]
 80082e6:	b103      	cbz	r3, 80082ea <_write_r+0x1e>
 80082e8:	6023      	str	r3, [r4, #0]
 80082ea:	bd38      	pop	{r3, r4, r5, pc}
 80082ec:	240048fc 	.word	0x240048fc

080082f0 <__errno>:
 80082f0:	4b01      	ldr	r3, [pc, #4]	@ (80082f8 <__errno+0x8>)
 80082f2:	6818      	ldr	r0, [r3, #0]
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	24000020 	.word	0x24000020

080082fc <__libc_init_array>:
 80082fc:	b570      	push	{r4, r5, r6, lr}
 80082fe:	4d0d      	ldr	r5, [pc, #52]	@ (8008334 <__libc_init_array+0x38>)
 8008300:	4c0d      	ldr	r4, [pc, #52]	@ (8008338 <__libc_init_array+0x3c>)
 8008302:	1b64      	subs	r4, r4, r5
 8008304:	10a4      	asrs	r4, r4, #2
 8008306:	2600      	movs	r6, #0
 8008308:	42a6      	cmp	r6, r4
 800830a:	d109      	bne.n	8008320 <__libc_init_array+0x24>
 800830c:	4d0b      	ldr	r5, [pc, #44]	@ (800833c <__libc_init_array+0x40>)
 800830e:	4c0c      	ldr	r4, [pc, #48]	@ (8008340 <__libc_init_array+0x44>)
 8008310:	f000 fa54 	bl	80087bc <_init>
 8008314:	1b64      	subs	r4, r4, r5
 8008316:	10a4      	asrs	r4, r4, #2
 8008318:	2600      	movs	r6, #0
 800831a:	42a6      	cmp	r6, r4
 800831c:	d105      	bne.n	800832a <__libc_init_array+0x2e>
 800831e:	bd70      	pop	{r4, r5, r6, pc}
 8008320:	f855 3b04 	ldr.w	r3, [r5], #4
 8008324:	4798      	blx	r3
 8008326:	3601      	adds	r6, #1
 8008328:	e7ee      	b.n	8008308 <__libc_init_array+0xc>
 800832a:	f855 3b04 	ldr.w	r3, [r5], #4
 800832e:	4798      	blx	r3
 8008330:	3601      	adds	r6, #1
 8008332:	e7f2      	b.n	800831a <__libc_init_array+0x1e>
 8008334:	08008890 	.word	0x08008890
 8008338:	08008890 	.word	0x08008890
 800833c:	08008890 	.word	0x08008890
 8008340:	08008894 	.word	0x08008894

08008344 <__retarget_lock_init_recursive>:
 8008344:	4770      	bx	lr

08008346 <__retarget_lock_acquire_recursive>:
 8008346:	4770      	bx	lr

08008348 <__retarget_lock_release_recursive>:
 8008348:	4770      	bx	lr
	...

0800834c <_free_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	4605      	mov	r5, r0
 8008350:	2900      	cmp	r1, #0
 8008352:	d041      	beq.n	80083d8 <_free_r+0x8c>
 8008354:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008358:	1f0c      	subs	r4, r1, #4
 800835a:	2b00      	cmp	r3, #0
 800835c:	bfb8      	it	lt
 800835e:	18e4      	addlt	r4, r4, r3
 8008360:	f000 f8e0 	bl	8008524 <__malloc_lock>
 8008364:	4a1d      	ldr	r2, [pc, #116]	@ (80083dc <_free_r+0x90>)
 8008366:	6813      	ldr	r3, [r2, #0]
 8008368:	b933      	cbnz	r3, 8008378 <_free_r+0x2c>
 800836a:	6063      	str	r3, [r4, #4]
 800836c:	6014      	str	r4, [r2, #0]
 800836e:	4628      	mov	r0, r5
 8008370:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008374:	f000 b8dc 	b.w	8008530 <__malloc_unlock>
 8008378:	42a3      	cmp	r3, r4
 800837a:	d908      	bls.n	800838e <_free_r+0x42>
 800837c:	6820      	ldr	r0, [r4, #0]
 800837e:	1821      	adds	r1, r4, r0
 8008380:	428b      	cmp	r3, r1
 8008382:	bf01      	itttt	eq
 8008384:	6819      	ldreq	r1, [r3, #0]
 8008386:	685b      	ldreq	r3, [r3, #4]
 8008388:	1809      	addeq	r1, r1, r0
 800838a:	6021      	streq	r1, [r4, #0]
 800838c:	e7ed      	b.n	800836a <_free_r+0x1e>
 800838e:	461a      	mov	r2, r3
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	b10b      	cbz	r3, 8008398 <_free_r+0x4c>
 8008394:	42a3      	cmp	r3, r4
 8008396:	d9fa      	bls.n	800838e <_free_r+0x42>
 8008398:	6811      	ldr	r1, [r2, #0]
 800839a:	1850      	adds	r0, r2, r1
 800839c:	42a0      	cmp	r0, r4
 800839e:	d10b      	bne.n	80083b8 <_free_r+0x6c>
 80083a0:	6820      	ldr	r0, [r4, #0]
 80083a2:	4401      	add	r1, r0
 80083a4:	1850      	adds	r0, r2, r1
 80083a6:	4283      	cmp	r3, r0
 80083a8:	6011      	str	r1, [r2, #0]
 80083aa:	d1e0      	bne.n	800836e <_free_r+0x22>
 80083ac:	6818      	ldr	r0, [r3, #0]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	6053      	str	r3, [r2, #4]
 80083b2:	4408      	add	r0, r1
 80083b4:	6010      	str	r0, [r2, #0]
 80083b6:	e7da      	b.n	800836e <_free_r+0x22>
 80083b8:	d902      	bls.n	80083c0 <_free_r+0x74>
 80083ba:	230c      	movs	r3, #12
 80083bc:	602b      	str	r3, [r5, #0]
 80083be:	e7d6      	b.n	800836e <_free_r+0x22>
 80083c0:	6820      	ldr	r0, [r4, #0]
 80083c2:	1821      	adds	r1, r4, r0
 80083c4:	428b      	cmp	r3, r1
 80083c6:	bf04      	itt	eq
 80083c8:	6819      	ldreq	r1, [r3, #0]
 80083ca:	685b      	ldreq	r3, [r3, #4]
 80083cc:	6063      	str	r3, [r4, #4]
 80083ce:	bf04      	itt	eq
 80083d0:	1809      	addeq	r1, r1, r0
 80083d2:	6021      	streq	r1, [r4, #0]
 80083d4:	6054      	str	r4, [r2, #4]
 80083d6:	e7ca      	b.n	800836e <_free_r+0x22>
 80083d8:	bd38      	pop	{r3, r4, r5, pc}
 80083da:	bf00      	nop
 80083dc:	24004908 	.word	0x24004908

080083e0 <sbrk_aligned>:
 80083e0:	b570      	push	{r4, r5, r6, lr}
 80083e2:	4e0f      	ldr	r6, [pc, #60]	@ (8008420 <sbrk_aligned+0x40>)
 80083e4:	460c      	mov	r4, r1
 80083e6:	6831      	ldr	r1, [r6, #0]
 80083e8:	4605      	mov	r5, r0
 80083ea:	b911      	cbnz	r1, 80083f2 <sbrk_aligned+0x12>
 80083ec:	f000 f9d6 	bl	800879c <_sbrk_r>
 80083f0:	6030      	str	r0, [r6, #0]
 80083f2:	4621      	mov	r1, r4
 80083f4:	4628      	mov	r0, r5
 80083f6:	f000 f9d1 	bl	800879c <_sbrk_r>
 80083fa:	1c43      	adds	r3, r0, #1
 80083fc:	d103      	bne.n	8008406 <sbrk_aligned+0x26>
 80083fe:	f04f 34ff 	mov.w	r4, #4294967295
 8008402:	4620      	mov	r0, r4
 8008404:	bd70      	pop	{r4, r5, r6, pc}
 8008406:	1cc4      	adds	r4, r0, #3
 8008408:	f024 0403 	bic.w	r4, r4, #3
 800840c:	42a0      	cmp	r0, r4
 800840e:	d0f8      	beq.n	8008402 <sbrk_aligned+0x22>
 8008410:	1a21      	subs	r1, r4, r0
 8008412:	4628      	mov	r0, r5
 8008414:	f000 f9c2 	bl	800879c <_sbrk_r>
 8008418:	3001      	adds	r0, #1
 800841a:	d1f2      	bne.n	8008402 <sbrk_aligned+0x22>
 800841c:	e7ef      	b.n	80083fe <sbrk_aligned+0x1e>
 800841e:	bf00      	nop
 8008420:	24004904 	.word	0x24004904

08008424 <_malloc_r>:
 8008424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008428:	1ccd      	adds	r5, r1, #3
 800842a:	f025 0503 	bic.w	r5, r5, #3
 800842e:	3508      	adds	r5, #8
 8008430:	2d0c      	cmp	r5, #12
 8008432:	bf38      	it	cc
 8008434:	250c      	movcc	r5, #12
 8008436:	2d00      	cmp	r5, #0
 8008438:	4606      	mov	r6, r0
 800843a:	db01      	blt.n	8008440 <_malloc_r+0x1c>
 800843c:	42a9      	cmp	r1, r5
 800843e:	d904      	bls.n	800844a <_malloc_r+0x26>
 8008440:	230c      	movs	r3, #12
 8008442:	6033      	str	r3, [r6, #0]
 8008444:	2000      	movs	r0, #0
 8008446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800844a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008520 <_malloc_r+0xfc>
 800844e:	f000 f869 	bl	8008524 <__malloc_lock>
 8008452:	f8d8 3000 	ldr.w	r3, [r8]
 8008456:	461c      	mov	r4, r3
 8008458:	bb44      	cbnz	r4, 80084ac <_malloc_r+0x88>
 800845a:	4629      	mov	r1, r5
 800845c:	4630      	mov	r0, r6
 800845e:	f7ff ffbf 	bl	80083e0 <sbrk_aligned>
 8008462:	1c43      	adds	r3, r0, #1
 8008464:	4604      	mov	r4, r0
 8008466:	d158      	bne.n	800851a <_malloc_r+0xf6>
 8008468:	f8d8 4000 	ldr.w	r4, [r8]
 800846c:	4627      	mov	r7, r4
 800846e:	2f00      	cmp	r7, #0
 8008470:	d143      	bne.n	80084fa <_malloc_r+0xd6>
 8008472:	2c00      	cmp	r4, #0
 8008474:	d04b      	beq.n	800850e <_malloc_r+0xea>
 8008476:	6823      	ldr	r3, [r4, #0]
 8008478:	4639      	mov	r1, r7
 800847a:	4630      	mov	r0, r6
 800847c:	eb04 0903 	add.w	r9, r4, r3
 8008480:	f000 f98c 	bl	800879c <_sbrk_r>
 8008484:	4581      	cmp	r9, r0
 8008486:	d142      	bne.n	800850e <_malloc_r+0xea>
 8008488:	6821      	ldr	r1, [r4, #0]
 800848a:	1a6d      	subs	r5, r5, r1
 800848c:	4629      	mov	r1, r5
 800848e:	4630      	mov	r0, r6
 8008490:	f7ff ffa6 	bl	80083e0 <sbrk_aligned>
 8008494:	3001      	adds	r0, #1
 8008496:	d03a      	beq.n	800850e <_malloc_r+0xea>
 8008498:	6823      	ldr	r3, [r4, #0]
 800849a:	442b      	add	r3, r5
 800849c:	6023      	str	r3, [r4, #0]
 800849e:	f8d8 3000 	ldr.w	r3, [r8]
 80084a2:	685a      	ldr	r2, [r3, #4]
 80084a4:	bb62      	cbnz	r2, 8008500 <_malloc_r+0xdc>
 80084a6:	f8c8 7000 	str.w	r7, [r8]
 80084aa:	e00f      	b.n	80084cc <_malloc_r+0xa8>
 80084ac:	6822      	ldr	r2, [r4, #0]
 80084ae:	1b52      	subs	r2, r2, r5
 80084b0:	d420      	bmi.n	80084f4 <_malloc_r+0xd0>
 80084b2:	2a0b      	cmp	r2, #11
 80084b4:	d917      	bls.n	80084e6 <_malloc_r+0xc2>
 80084b6:	1961      	adds	r1, r4, r5
 80084b8:	42a3      	cmp	r3, r4
 80084ba:	6025      	str	r5, [r4, #0]
 80084bc:	bf18      	it	ne
 80084be:	6059      	strne	r1, [r3, #4]
 80084c0:	6863      	ldr	r3, [r4, #4]
 80084c2:	bf08      	it	eq
 80084c4:	f8c8 1000 	streq.w	r1, [r8]
 80084c8:	5162      	str	r2, [r4, r5]
 80084ca:	604b      	str	r3, [r1, #4]
 80084cc:	4630      	mov	r0, r6
 80084ce:	f000 f82f 	bl	8008530 <__malloc_unlock>
 80084d2:	f104 000b 	add.w	r0, r4, #11
 80084d6:	1d23      	adds	r3, r4, #4
 80084d8:	f020 0007 	bic.w	r0, r0, #7
 80084dc:	1ac2      	subs	r2, r0, r3
 80084de:	bf1c      	itt	ne
 80084e0:	1a1b      	subne	r3, r3, r0
 80084e2:	50a3      	strne	r3, [r4, r2]
 80084e4:	e7af      	b.n	8008446 <_malloc_r+0x22>
 80084e6:	6862      	ldr	r2, [r4, #4]
 80084e8:	42a3      	cmp	r3, r4
 80084ea:	bf0c      	ite	eq
 80084ec:	f8c8 2000 	streq.w	r2, [r8]
 80084f0:	605a      	strne	r2, [r3, #4]
 80084f2:	e7eb      	b.n	80084cc <_malloc_r+0xa8>
 80084f4:	4623      	mov	r3, r4
 80084f6:	6864      	ldr	r4, [r4, #4]
 80084f8:	e7ae      	b.n	8008458 <_malloc_r+0x34>
 80084fa:	463c      	mov	r4, r7
 80084fc:	687f      	ldr	r7, [r7, #4]
 80084fe:	e7b6      	b.n	800846e <_malloc_r+0x4a>
 8008500:	461a      	mov	r2, r3
 8008502:	685b      	ldr	r3, [r3, #4]
 8008504:	42a3      	cmp	r3, r4
 8008506:	d1fb      	bne.n	8008500 <_malloc_r+0xdc>
 8008508:	2300      	movs	r3, #0
 800850a:	6053      	str	r3, [r2, #4]
 800850c:	e7de      	b.n	80084cc <_malloc_r+0xa8>
 800850e:	230c      	movs	r3, #12
 8008510:	6033      	str	r3, [r6, #0]
 8008512:	4630      	mov	r0, r6
 8008514:	f000 f80c 	bl	8008530 <__malloc_unlock>
 8008518:	e794      	b.n	8008444 <_malloc_r+0x20>
 800851a:	6005      	str	r5, [r0, #0]
 800851c:	e7d6      	b.n	80084cc <_malloc_r+0xa8>
 800851e:	bf00      	nop
 8008520:	24004908 	.word	0x24004908

08008524 <__malloc_lock>:
 8008524:	4801      	ldr	r0, [pc, #4]	@ (800852c <__malloc_lock+0x8>)
 8008526:	f7ff bf0e 	b.w	8008346 <__retarget_lock_acquire_recursive>
 800852a:	bf00      	nop
 800852c:	24004900 	.word	0x24004900

08008530 <__malloc_unlock>:
 8008530:	4801      	ldr	r0, [pc, #4]	@ (8008538 <__malloc_unlock+0x8>)
 8008532:	f7ff bf09 	b.w	8008348 <__retarget_lock_release_recursive>
 8008536:	bf00      	nop
 8008538:	24004900 	.word	0x24004900

0800853c <__sflush_r>:
 800853c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008544:	0716      	lsls	r6, r2, #28
 8008546:	4605      	mov	r5, r0
 8008548:	460c      	mov	r4, r1
 800854a:	d454      	bmi.n	80085f6 <__sflush_r+0xba>
 800854c:	684b      	ldr	r3, [r1, #4]
 800854e:	2b00      	cmp	r3, #0
 8008550:	dc02      	bgt.n	8008558 <__sflush_r+0x1c>
 8008552:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008554:	2b00      	cmp	r3, #0
 8008556:	dd48      	ble.n	80085ea <__sflush_r+0xae>
 8008558:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800855a:	2e00      	cmp	r6, #0
 800855c:	d045      	beq.n	80085ea <__sflush_r+0xae>
 800855e:	2300      	movs	r3, #0
 8008560:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008564:	682f      	ldr	r7, [r5, #0]
 8008566:	6a21      	ldr	r1, [r4, #32]
 8008568:	602b      	str	r3, [r5, #0]
 800856a:	d030      	beq.n	80085ce <__sflush_r+0x92>
 800856c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800856e:	89a3      	ldrh	r3, [r4, #12]
 8008570:	0759      	lsls	r1, r3, #29
 8008572:	d505      	bpl.n	8008580 <__sflush_r+0x44>
 8008574:	6863      	ldr	r3, [r4, #4]
 8008576:	1ad2      	subs	r2, r2, r3
 8008578:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800857a:	b10b      	cbz	r3, 8008580 <__sflush_r+0x44>
 800857c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800857e:	1ad2      	subs	r2, r2, r3
 8008580:	2300      	movs	r3, #0
 8008582:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008584:	6a21      	ldr	r1, [r4, #32]
 8008586:	4628      	mov	r0, r5
 8008588:	47b0      	blx	r6
 800858a:	1c43      	adds	r3, r0, #1
 800858c:	89a3      	ldrh	r3, [r4, #12]
 800858e:	d106      	bne.n	800859e <__sflush_r+0x62>
 8008590:	6829      	ldr	r1, [r5, #0]
 8008592:	291d      	cmp	r1, #29
 8008594:	d82b      	bhi.n	80085ee <__sflush_r+0xb2>
 8008596:	4a2a      	ldr	r2, [pc, #168]	@ (8008640 <__sflush_r+0x104>)
 8008598:	40ca      	lsrs	r2, r1
 800859a:	07d6      	lsls	r6, r2, #31
 800859c:	d527      	bpl.n	80085ee <__sflush_r+0xb2>
 800859e:	2200      	movs	r2, #0
 80085a0:	6062      	str	r2, [r4, #4]
 80085a2:	04d9      	lsls	r1, r3, #19
 80085a4:	6922      	ldr	r2, [r4, #16]
 80085a6:	6022      	str	r2, [r4, #0]
 80085a8:	d504      	bpl.n	80085b4 <__sflush_r+0x78>
 80085aa:	1c42      	adds	r2, r0, #1
 80085ac:	d101      	bne.n	80085b2 <__sflush_r+0x76>
 80085ae:	682b      	ldr	r3, [r5, #0]
 80085b0:	b903      	cbnz	r3, 80085b4 <__sflush_r+0x78>
 80085b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80085b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085b6:	602f      	str	r7, [r5, #0]
 80085b8:	b1b9      	cbz	r1, 80085ea <__sflush_r+0xae>
 80085ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085be:	4299      	cmp	r1, r3
 80085c0:	d002      	beq.n	80085c8 <__sflush_r+0x8c>
 80085c2:	4628      	mov	r0, r5
 80085c4:	f7ff fec2 	bl	800834c <_free_r>
 80085c8:	2300      	movs	r3, #0
 80085ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80085cc:	e00d      	b.n	80085ea <__sflush_r+0xae>
 80085ce:	2301      	movs	r3, #1
 80085d0:	4628      	mov	r0, r5
 80085d2:	47b0      	blx	r6
 80085d4:	4602      	mov	r2, r0
 80085d6:	1c50      	adds	r0, r2, #1
 80085d8:	d1c9      	bne.n	800856e <__sflush_r+0x32>
 80085da:	682b      	ldr	r3, [r5, #0]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d0c6      	beq.n	800856e <__sflush_r+0x32>
 80085e0:	2b1d      	cmp	r3, #29
 80085e2:	d001      	beq.n	80085e8 <__sflush_r+0xac>
 80085e4:	2b16      	cmp	r3, #22
 80085e6:	d11e      	bne.n	8008626 <__sflush_r+0xea>
 80085e8:	602f      	str	r7, [r5, #0]
 80085ea:	2000      	movs	r0, #0
 80085ec:	e022      	b.n	8008634 <__sflush_r+0xf8>
 80085ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80085f2:	b21b      	sxth	r3, r3
 80085f4:	e01b      	b.n	800862e <__sflush_r+0xf2>
 80085f6:	690f      	ldr	r7, [r1, #16]
 80085f8:	2f00      	cmp	r7, #0
 80085fa:	d0f6      	beq.n	80085ea <__sflush_r+0xae>
 80085fc:	0793      	lsls	r3, r2, #30
 80085fe:	680e      	ldr	r6, [r1, #0]
 8008600:	bf08      	it	eq
 8008602:	694b      	ldreq	r3, [r1, #20]
 8008604:	600f      	str	r7, [r1, #0]
 8008606:	bf18      	it	ne
 8008608:	2300      	movne	r3, #0
 800860a:	eba6 0807 	sub.w	r8, r6, r7
 800860e:	608b      	str	r3, [r1, #8]
 8008610:	f1b8 0f00 	cmp.w	r8, #0
 8008614:	dde9      	ble.n	80085ea <__sflush_r+0xae>
 8008616:	6a21      	ldr	r1, [r4, #32]
 8008618:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800861a:	4643      	mov	r3, r8
 800861c:	463a      	mov	r2, r7
 800861e:	4628      	mov	r0, r5
 8008620:	47b0      	blx	r6
 8008622:	2800      	cmp	r0, #0
 8008624:	dc08      	bgt.n	8008638 <__sflush_r+0xfc>
 8008626:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800862a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800862e:	81a3      	strh	r3, [r4, #12]
 8008630:	f04f 30ff 	mov.w	r0, #4294967295
 8008634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008638:	4407      	add	r7, r0
 800863a:	eba8 0800 	sub.w	r8, r8, r0
 800863e:	e7e7      	b.n	8008610 <__sflush_r+0xd4>
 8008640:	20400001 	.word	0x20400001

08008644 <_fflush_r>:
 8008644:	b538      	push	{r3, r4, r5, lr}
 8008646:	690b      	ldr	r3, [r1, #16]
 8008648:	4605      	mov	r5, r0
 800864a:	460c      	mov	r4, r1
 800864c:	b913      	cbnz	r3, 8008654 <_fflush_r+0x10>
 800864e:	2500      	movs	r5, #0
 8008650:	4628      	mov	r0, r5
 8008652:	bd38      	pop	{r3, r4, r5, pc}
 8008654:	b118      	cbz	r0, 800865e <_fflush_r+0x1a>
 8008656:	6a03      	ldr	r3, [r0, #32]
 8008658:	b90b      	cbnz	r3, 800865e <_fflush_r+0x1a>
 800865a:	f7ff fc8f 	bl	8007f7c <__sinit>
 800865e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d0f3      	beq.n	800864e <_fflush_r+0xa>
 8008666:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008668:	07d0      	lsls	r0, r2, #31
 800866a:	d404      	bmi.n	8008676 <_fflush_r+0x32>
 800866c:	0599      	lsls	r1, r3, #22
 800866e:	d402      	bmi.n	8008676 <_fflush_r+0x32>
 8008670:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008672:	f7ff fe68 	bl	8008346 <__retarget_lock_acquire_recursive>
 8008676:	4628      	mov	r0, r5
 8008678:	4621      	mov	r1, r4
 800867a:	f7ff ff5f 	bl	800853c <__sflush_r>
 800867e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008680:	07da      	lsls	r2, r3, #31
 8008682:	4605      	mov	r5, r0
 8008684:	d4e4      	bmi.n	8008650 <_fflush_r+0xc>
 8008686:	89a3      	ldrh	r3, [r4, #12]
 8008688:	059b      	lsls	r3, r3, #22
 800868a:	d4e1      	bmi.n	8008650 <_fflush_r+0xc>
 800868c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800868e:	f7ff fe5b 	bl	8008348 <__retarget_lock_release_recursive>
 8008692:	e7dd      	b.n	8008650 <_fflush_r+0xc>

08008694 <__swhatbuf_r>:
 8008694:	b570      	push	{r4, r5, r6, lr}
 8008696:	460c      	mov	r4, r1
 8008698:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869c:	2900      	cmp	r1, #0
 800869e:	b096      	sub	sp, #88	@ 0x58
 80086a0:	4615      	mov	r5, r2
 80086a2:	461e      	mov	r6, r3
 80086a4:	da0d      	bge.n	80086c2 <__swhatbuf_r+0x2e>
 80086a6:	89a3      	ldrh	r3, [r4, #12]
 80086a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80086ac:	f04f 0100 	mov.w	r1, #0
 80086b0:	bf14      	ite	ne
 80086b2:	2340      	movne	r3, #64	@ 0x40
 80086b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80086b8:	2000      	movs	r0, #0
 80086ba:	6031      	str	r1, [r6, #0]
 80086bc:	602b      	str	r3, [r5, #0]
 80086be:	b016      	add	sp, #88	@ 0x58
 80086c0:	bd70      	pop	{r4, r5, r6, pc}
 80086c2:	466a      	mov	r2, sp
 80086c4:	f000 f848 	bl	8008758 <_fstat_r>
 80086c8:	2800      	cmp	r0, #0
 80086ca:	dbec      	blt.n	80086a6 <__swhatbuf_r+0x12>
 80086cc:	9901      	ldr	r1, [sp, #4]
 80086ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80086d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80086d6:	4259      	negs	r1, r3
 80086d8:	4159      	adcs	r1, r3
 80086da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80086de:	e7eb      	b.n	80086b8 <__swhatbuf_r+0x24>

080086e0 <__smakebuf_r>:
 80086e0:	898b      	ldrh	r3, [r1, #12]
 80086e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80086e4:	079d      	lsls	r5, r3, #30
 80086e6:	4606      	mov	r6, r0
 80086e8:	460c      	mov	r4, r1
 80086ea:	d507      	bpl.n	80086fc <__smakebuf_r+0x1c>
 80086ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80086f0:	6023      	str	r3, [r4, #0]
 80086f2:	6123      	str	r3, [r4, #16]
 80086f4:	2301      	movs	r3, #1
 80086f6:	6163      	str	r3, [r4, #20]
 80086f8:	b003      	add	sp, #12
 80086fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086fc:	ab01      	add	r3, sp, #4
 80086fe:	466a      	mov	r2, sp
 8008700:	f7ff ffc8 	bl	8008694 <__swhatbuf_r>
 8008704:	9f00      	ldr	r7, [sp, #0]
 8008706:	4605      	mov	r5, r0
 8008708:	4639      	mov	r1, r7
 800870a:	4630      	mov	r0, r6
 800870c:	f7ff fe8a 	bl	8008424 <_malloc_r>
 8008710:	b948      	cbnz	r0, 8008726 <__smakebuf_r+0x46>
 8008712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008716:	059a      	lsls	r2, r3, #22
 8008718:	d4ee      	bmi.n	80086f8 <__smakebuf_r+0x18>
 800871a:	f023 0303 	bic.w	r3, r3, #3
 800871e:	f043 0302 	orr.w	r3, r3, #2
 8008722:	81a3      	strh	r3, [r4, #12]
 8008724:	e7e2      	b.n	80086ec <__smakebuf_r+0xc>
 8008726:	89a3      	ldrh	r3, [r4, #12]
 8008728:	6020      	str	r0, [r4, #0]
 800872a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800872e:	81a3      	strh	r3, [r4, #12]
 8008730:	9b01      	ldr	r3, [sp, #4]
 8008732:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008736:	b15b      	cbz	r3, 8008750 <__smakebuf_r+0x70>
 8008738:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800873c:	4630      	mov	r0, r6
 800873e:	f000 f81d 	bl	800877c <_isatty_r>
 8008742:	b128      	cbz	r0, 8008750 <__smakebuf_r+0x70>
 8008744:	89a3      	ldrh	r3, [r4, #12]
 8008746:	f023 0303 	bic.w	r3, r3, #3
 800874a:	f043 0301 	orr.w	r3, r3, #1
 800874e:	81a3      	strh	r3, [r4, #12]
 8008750:	89a3      	ldrh	r3, [r4, #12]
 8008752:	431d      	orrs	r5, r3
 8008754:	81a5      	strh	r5, [r4, #12]
 8008756:	e7cf      	b.n	80086f8 <__smakebuf_r+0x18>

08008758 <_fstat_r>:
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4d07      	ldr	r5, [pc, #28]	@ (8008778 <_fstat_r+0x20>)
 800875c:	2300      	movs	r3, #0
 800875e:	4604      	mov	r4, r0
 8008760:	4608      	mov	r0, r1
 8008762:	4611      	mov	r1, r2
 8008764:	602b      	str	r3, [r5, #0]
 8008766:	f7f8 fed0 	bl	800150a <_fstat>
 800876a:	1c43      	adds	r3, r0, #1
 800876c:	d102      	bne.n	8008774 <_fstat_r+0x1c>
 800876e:	682b      	ldr	r3, [r5, #0]
 8008770:	b103      	cbz	r3, 8008774 <_fstat_r+0x1c>
 8008772:	6023      	str	r3, [r4, #0]
 8008774:	bd38      	pop	{r3, r4, r5, pc}
 8008776:	bf00      	nop
 8008778:	240048fc 	.word	0x240048fc

0800877c <_isatty_r>:
 800877c:	b538      	push	{r3, r4, r5, lr}
 800877e:	4d06      	ldr	r5, [pc, #24]	@ (8008798 <_isatty_r+0x1c>)
 8008780:	2300      	movs	r3, #0
 8008782:	4604      	mov	r4, r0
 8008784:	4608      	mov	r0, r1
 8008786:	602b      	str	r3, [r5, #0]
 8008788:	f7f8 fecf 	bl	800152a <_isatty>
 800878c:	1c43      	adds	r3, r0, #1
 800878e:	d102      	bne.n	8008796 <_isatty_r+0x1a>
 8008790:	682b      	ldr	r3, [r5, #0]
 8008792:	b103      	cbz	r3, 8008796 <_isatty_r+0x1a>
 8008794:	6023      	str	r3, [r4, #0]
 8008796:	bd38      	pop	{r3, r4, r5, pc}
 8008798:	240048fc 	.word	0x240048fc

0800879c <_sbrk_r>:
 800879c:	b538      	push	{r3, r4, r5, lr}
 800879e:	4d06      	ldr	r5, [pc, #24]	@ (80087b8 <_sbrk_r+0x1c>)
 80087a0:	2300      	movs	r3, #0
 80087a2:	4604      	mov	r4, r0
 80087a4:	4608      	mov	r0, r1
 80087a6:	602b      	str	r3, [r5, #0]
 80087a8:	f7f8 fed8 	bl	800155c <_sbrk>
 80087ac:	1c43      	adds	r3, r0, #1
 80087ae:	d102      	bne.n	80087b6 <_sbrk_r+0x1a>
 80087b0:	682b      	ldr	r3, [r5, #0]
 80087b2:	b103      	cbz	r3, 80087b6 <_sbrk_r+0x1a>
 80087b4:	6023      	str	r3, [r4, #0]
 80087b6:	bd38      	pop	{r3, r4, r5, pc}
 80087b8:	240048fc 	.word	0x240048fc

080087bc <_init>:
 80087bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087be:	bf00      	nop
 80087c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087c2:	bc08      	pop	{r3}
 80087c4:	469e      	mov	lr, r3
 80087c6:	4770      	bx	lr

080087c8 <_fini>:
 80087c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087ca:	bf00      	nop
 80087cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087ce:	bc08      	pop	{r3}
 80087d0:	469e      	mov	lr, r3
 80087d2:	4770      	bx	lr
