	/* Startup Code */
	.syntax unified
	.cpu cortex-m3
	.fpu softvfp
	.thumb

	.global vtable
	.global default_interrupt_handler

	/* The Vector Table */
	.type vtable, %object
	.section .vector_table, "a", %progbits

vtable:
	// 0-15
	.word _estack
	.word reset_handler
	.word NMI_handler
	.word Hard_fault_handler
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word SVC_handler
	.word 0
	.word 0
	.word pending_sv_handler
	.word SysTick_handler
	// 16-31
	.word window_watchdog_IRQ_handler
	.word PVD_IRQ_handler
	.word RTC_IRQ_handler
	.word flash_IRQ_handler
	.word RCC_IRQ_handler
	.word EXT0_1_IRQ_handler
	.word EXT2_3_IRQ_handler
	.word EXT4_5_IRQ_handler
	.word ADC1_IRQ_handler
	.word TIM1_break_IRQ_handler
	.word TIM1_CC_IRQ_handler
	.word TIM2_IRQ_handler
	// 32-47
	.word TIM3_IRQ_handler
	.word 0
	.word 0
	.word TIM14_IRQ_handler
	.word 0
	.word TIM16_IRQ_handler
	.word TIM17_IRQ_handler
	.word I2C1_IRQ_handler
	.word 0
	.word SPI1_IRQ_handler
	.word 0
	.word USART1_IRQ_handler
	.word 0
	.word 0
	.word 0
	.word 0
	// 48
	// (Location to boot from for RAM startup)
	#define boot_ram_base 0xF108F85F
	.word boot_ram_base

	/*
	 * Setup weak aliases for each interrupt handler pointing to the default handler.
	 * The reset_handler is setup separately. These can be overriden later.
	*/

	.weak NMI_handler
	.thumb_set NMI_handler, default_interrupt_handler
	.weak Hard_fault_handler
	.thumb_set Hard_fault_handler, default_interrupt_handler
	.weak SVC_handler
	.thumb_set SVC_handler, default_interrupt_handler
	.weak pending_sv_handler
	.thumb_set pending_sv_handler, default_interrupt_handler
	.weak SysTick_handler
	.thumb_set SysTick_handler, default_interrupt_handler
	.weak window_watchdog_IRQ_handler
	.thumb_set window_watchdog_IRQ_handler, default_interrupt_handler
	.weak PVD_IRQ_handler
	.thumb_set PVD_IRQ_handler, default_interrupt_handler
	.weak RTC_IRQ_handler
	.thumb_set RTC_IRQ_handler, default_interrupt_handler
	.weak flash_IRQ_handler
	.thumb_set flash_IRQ_handler, default_interrupt_handler
	.weak RCC_IRQ_handler
	.thumb_set RCC_IRQ_handler, default_interrupt_handler
	.weak EXT0_1_handler
	.thumb_set EXT0_1_IRQ_handler, default_interrupt_handler
	.weak EXT2_3_IRQ_handler
	.thumb_set EXT_2_3_IRQ_handler, default_interrupt_handler
	.weak EXT_4_5_IRQ_handler
	.thumb_set EXT4_5_IRQ_handler, default_interrupt_handler
	.weak ADC1_IRQ_handler
	.thumb_set ADC1_IRQ_handler, default_interrupt_handler
	.weak TIM1_break_IRQ_handler
	.thumb_set TIM1_break_IRQ_handler, default_interrupt_handler
	.weak TIM1_CC_IRQ_handler
	.thumb_set TIM1_CC_IRQ_handler, default_interrupt_handler
	.weak TIM2_IRQ_handler
	.thumb_set TIM2_IRQ_handler, default_interrupt_handler
	.weak TIM3_IRQ_handler
	.thumb_set TIM3_IRQ_handler, default_interrupt_handler
	.weak TIM14_IRQ_handler
	.thumb_set TIM_14_handler, default_interrupt_handler
	.weak TIM16_IRQ_handler
	.thumb_set TIM16_IRQ_handler, default_interrupt_handler
	.weak TIM17_IRQ_handler
	.thumb_set TIM17_IRQ_handler, default_interrupt_handler
	.weak I2C1_IRQ_handler
	.thumb_set I2C1_IRQ_handler, default_interrupt_handler
	.weak SPI1_IRQ_handler
	.thumb_set SPI1_IRQ_handler, default_interrupt_handler
	.weak USART1_IRQ_handler
	.thumb_set USART1_IRQ_handler, default_interrupt_handler
	.size vtable, .-vtable

	/* A Default Interrupt Handler
	 * Jump to this code if any of the undefined interrupts fire.
	*/
	.section .text.default_interrupt_handler, "ax", %progbits
default_interrupt_handler:
default_interrupt_loop:
	B default_interrupt_loop
	.size default_interrupt_handler, .-default_interrupt_handler

	
