//Modulo
module Display16 (clk,sal)

//Puertos
input clk;
output reg 	[15:0]	sal;

always@(posedge clk)
begin
	case(clk)
	begin
		0:
			sal=15'b00000000 00011000;	//-
		1:
			sal=15'b00111111 01000010;	//D
		2:	
			sal=15'b11001111 00011000;	//A
		3:	
			sal=15'b11001100 10000001;	//N
		4:	
			sal=15'b00110011 01000010;	//I
		5:	
			sal=15'b11110011 00001000;	//E
		6:	
			sal=15'b11110000 00000000;	//L
			
		7:
			sal=15'b00000000 00011000;	//-
		8:	
			sal=15'b11110000 00000000;	//L
		9:	
			sal=15'b11110011 00001000;	//E
		10:	
			sal=15'b00000000 01000101;	//Y
		11:	
			sal=15'b11000000 00100100;	//V
		12:	
			sal=15'b11001111 00011000;	//A
	end
	endcase
end

endmodule