
---------- Begin Simulation Statistics ----------
final_tick                               1183551598000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98517                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740324                       # Number of bytes of host memory used
host_op_rate                                    98804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14626.34                       # Real time elapsed on the host
host_tick_rate                               80919216                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440940453                       # Number of instructions simulated
sim_ops                                    1445145427                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.183552                       # Number of seconds simulated
sim_ticks                                1183551598000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.942310                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              167731583                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           190729108                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14839454                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        258761319                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20710442                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       21343809                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          633367                       # Number of indirect misses.
system.cpu0.branchPred.lookups              327624724                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2150494                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050487                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9080093                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654182                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31307781                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       45441000                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250508953                       # Number of instructions committed
system.cpu0.commit.committedOps            1251562709                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2198634338                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.569246                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.299278                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1577499267     71.75%     71.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    367539165     16.72%     88.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97069516      4.41%     92.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     89013383      4.05%     96.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21963133      1.00%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5623533      0.26%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3918002      0.18%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4700558      0.21%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31307781      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2198634338                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112987                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209808937                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388697649                       # Number of loads committed
system.cpu0.commit.membars                    2104073                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104079      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699523200     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831874      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389748128     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255543     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251562709                       # Class of committed instruction
system.cpu0.commit.refs                     536003699                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250508953                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251562709                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.883427                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.883427                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            305587539                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5785457                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           167202458                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1319952157                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               969635076                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                922275039                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9094758                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12895281                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3805637                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  327624724                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                242852960                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1250169706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4807356                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          108                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1341350339                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          609                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29708422                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139104                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         945373305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188442025                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.569517                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2210398049                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.607314                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1256734885     56.86%     56.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               715545153     32.37%     89.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               122106031      5.52%     94.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                96849067      4.38%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12195417      0.55%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2701044      0.12%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   56682      0.00%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204943      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4827      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2210398049                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      144844359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9146558                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319081019                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545400                       # Inst execution rate
system.cpu0.iew.exec_refs                   555780722                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 149261584                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              229929031                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            409033239                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056838                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5103449                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           150008898                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1296970955                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            406519138                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7263832                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1284549711                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1037671                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             10764266                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9094758                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13049218                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       178937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20266567                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17857                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13549                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4557518                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20335590                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2702848                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13549                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       413539                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8733019                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                538835269                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1275772859                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.896720                       # average fanout of values written-back
system.cpu0.iew.wb_producers                483184391                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541674                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1275858063                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1575248581                       # number of integer regfile reads
system.cpu0.int_regfile_writes              817643511                       # number of integer regfile writes
system.cpu0.ipc                              0.530947                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.530947                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106253      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            715550896     55.39%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833475      0.92%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100407      0.16%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           411620640     31.86%     88.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          148601822     11.50%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1291813544                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1846775                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001430                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 321404     17.40%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1249128     67.64%     85.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               276241     14.96%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1291554013                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4795997997                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1275772808                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1342392385                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1293809831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1291813544                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3161124                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       45408242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           126190                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           455                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22766735                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2210398049                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.584426                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.798886                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1258891795     56.95%     56.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          682608988     30.88%     87.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          214029472      9.68%     97.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43643259      1.97%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8284091      0.37%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1363609      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             957666      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             437922      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             181247      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2210398049                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548484                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         13527157                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1502755                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           409033239                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          150008898                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2079                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2355242408                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11863708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              251705034                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800536089                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8348408                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               982664684                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              20636481                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25500                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1604167687                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1309761186                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846633608                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                912333453                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              25779326                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9094758                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             54442112                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46097514                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1604167643                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        158008                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6290                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17352426                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6238                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3464303902                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2605791081                       # The number of ROB writes
system.cpu0.timesIdled                       31268366                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2046                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.624876                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12735948                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14534626                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2089956                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19526937                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            669003                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         790851                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          121848                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22760437                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41863                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050252                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1513925                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16229362                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2331891                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151440                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14646611                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67682843                       # Number of instructions committed
system.cpu1.commit.committedOps              68733278                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    322160560                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.213351                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.930069                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    293936387     91.24%     91.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14029905      4.35%     95.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5234015      1.62%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4054612      1.26%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       906224      0.28%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       445389      0.14%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       990421      0.31%     99.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       231716      0.07%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2331891      0.72%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    322160560                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074984                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65717849                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16752460                       # Number of loads committed
system.cpu1.commit.membars                    2100520                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100520      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43604529     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17802712     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5225373      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68733278                       # Class of committed instruction
system.cpu1.commit.refs                      23028097                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67682843                       # Number of Instructions Simulated
system.cpu1.committedOps                     68733278                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.815467                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.815467                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            260503194                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               608827                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11943763                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              89143493                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17763500                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42649725                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1515537                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1442370                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2587291                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22760437                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15208954                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    306038068                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               192479                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      96816859                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4183136                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069833                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16889568                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13404951                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.297053                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         325019247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.302638                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.749635                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               263646773     81.12%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                38504225     11.85%     92.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12899871      3.97%     96.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7301330      2.25%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1444446      0.44%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  963112      0.30%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  256120      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1767      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1603      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           325019247                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         905252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1584960                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18228101                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.236935                       # Inst execution rate
system.cpu1.iew.exec_refs                    25924670                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6589495                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              216861915                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20750463                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1209887                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1396012                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7166200                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           83348792                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19335175                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1343473                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77222840                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1029633                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9088788                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1515537                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11168698                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        84218                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          721409                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        17287                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2210                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        11130                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3998003                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       890563                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2210                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       549101                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1035859                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 43358196                       # num instructions consuming a value
system.cpu1.iew.wb_count                     76132989                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.832427                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36092536                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.233591                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      76186217                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                98302231                       # number of integer regfile reads
system.cpu1.int_regfile_writes               50941591                       # number of integer regfile writes
system.cpu1.ipc                              0.207664                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.207664                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100769      2.67%      2.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50126101     63.80%     66.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  54      0.00%     66.47% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20742326     26.40%     92.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5596963      7.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              78566313                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1573656                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020030                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 362098     23.01%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                958576     60.91%     83.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               252980     16.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              78039186                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         483882814                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     76132977                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         97965894                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  79710447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 78566313                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3638345                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14615513                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           157311                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        486905                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7504700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    325019247                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.241728                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.721351                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          277585418     85.41%     85.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           29261526      9.00%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11315993      3.48%     97.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3424254      1.05%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2077744      0.64%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             505611      0.16%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             499426      0.15%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             229748      0.07%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             119527      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      325019247                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.241057                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8154701                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          895515                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20750463                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7166200                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    249                       # number of misc regfile reads
system.cpu1.numCycles                       325924499                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2041173353                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              235929620                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45690744                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6577434                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                20129262                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5334900                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                56849                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            110031207                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              86565536                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           58058098                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 42206722                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13421097                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1515537                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             25214361                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12367354                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       110031195                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23745                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13716007                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           858                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   403207284                       # The number of ROB reads
system.cpu1.rob.rob_writes                  169625881                       # The number of ROB writes
system.cpu1.timesIdled                          21929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            86.370045                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               12048800                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13950207                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2097473                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18532912                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            620769                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         727901                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          107132                       # Number of indirect misses.
system.cpu2.branchPred.lookups               21520798                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31004                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050226                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1475164                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15103602                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2230043                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       15240760                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64199323                       # Number of instructions committed
system.cpu2.commit.committedOps              65249741                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    307401217                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.212262                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.928649                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    280686218     91.31%     91.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13181110      4.29%     95.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5032619      1.64%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3846742      1.25%     98.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       868559      0.28%     98.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       407354      0.13%     98.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       928187      0.30%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       220385      0.07%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2230043      0.73%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    307401217                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013919                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62350138                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15863213                       # Number of loads committed
system.cpu2.commit.membars                    2100501                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100501      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41203048     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16913439     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5032609      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65249741                       # Class of committed instruction
system.cpu2.commit.refs                      21946060                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64199323                       # Number of Instructions Simulated
system.cpu2.committedOps                     65249741                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.839909                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.839909                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            248507263                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               650573                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11209402                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              86398685                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17053094                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40769794                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1476644                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1283579                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2487094                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   21520798                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14396326                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    292185081                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               207759                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      93233836                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4197906                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.069261                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16009828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12669569                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.300058                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         310293889                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.305707                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.755374                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               251326885     81.00%     81.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36937275     11.90%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12231218      3.94%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7227824      2.33%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1360866      0.44%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  927815      0.30%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  280952      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     918      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           310293889                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         425007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1541425                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17121257                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.236623                       # Inst execution rate
system.cpu2.iew.exec_refs                    24679330                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6381388                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              206137747                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             20057227                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1279185                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1334915                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7087504                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           80461096                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18297942                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1280135                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73523199                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                789444                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8751537                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1476644                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             10721036                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        81856                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          636946                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        17762                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2194                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        13057                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4194014                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1004657                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2194                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       543437                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        997988                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 41293044                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72506867                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.833721                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34426873                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.233352                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72556899                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93799169                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48600710                       # number of integer regfile writes
system.cpu2.ipc                              0.206615                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.206615                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100730      2.81%      2.81% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47648637     63.70%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  47      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19662031     26.28%     92.79% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5391789      7.21%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74803334                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1538405                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020566                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 354803     23.06%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     23.06% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                933387     60.67%     83.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               250213     16.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              74240995                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         461580681                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72506855                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         95673941                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  76606177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74803334                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3854919                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       15211354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           141745                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        703544                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      8169495                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    310293889                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.241073                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.721509                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          265202847     85.47%     85.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           27824385      8.97%     94.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10699360      3.45%     97.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3232092      1.04%     98.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2045799      0.66%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             474963      0.15%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             483177      0.16%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             223248      0.07%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             108018      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      310293889                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.240743                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8387998                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          904857                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            20057227                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7087504                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    229                       # number of misc regfile reads
system.cpu2.numCycles                       310718896                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2056379943                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              224428650                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43499932                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               6404870                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19401108                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5019988                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                47600                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            106517555                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              83737166                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           56320653                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40103369                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              13351814                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1476644                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             24854339                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12820721                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       106517543                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29779                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               859                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13980476                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           855                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   385660466                       # The number of ROB reads
system.cpu2.rob.rob_writes                  163879623                       # The number of ROB writes
system.cpu2.timesIdled                          16891                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.720154                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10209261                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12341927                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1332341                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15158006                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            519469                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         532205                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12736                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17434294                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        18938                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050156                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           945804                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13569894                       # Number of branches committed
system.cpu3.commit.bw_lim_events              2093478                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8897756                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58549334                       # Number of instructions committed
system.cpu3.commit.committedOps              59599699                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    275771713                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.216120                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.950133                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    252020052     91.39%     91.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     11627462      4.22%     95.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4306018      1.56%     97.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3347106      1.21%     98.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       765559      0.28%     98.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       359203      0.13%     98.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1057037      0.38%     99.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       195798      0.07%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2093478      0.76%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    275771713                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865540                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56848372                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14732736                       # Number of loads committed
system.cpu3.commit.membars                    2100451                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100451      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37251758     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15782892     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4464454      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59599699                       # Class of committed instruction
system.cpu3.commit.refs                      20247358                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58549334                       # Number of Instructions Simulated
system.cpu3.committedOps                     59599699                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.745159                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.745159                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            229796906                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               408549                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9685454                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              71723952                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12954476                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31112400                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                946902                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1031900                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2708952                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17434294                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11469602                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    263744304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                90027                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      74715478                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2666878                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.062753                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12441880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10728730                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.268929                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         277519636                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.273013                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.701089                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               229386801     82.66%     82.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30721527     11.07%     93.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9435653      3.40%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6258204      2.26%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1219150      0.44%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  468042      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   29777      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     340      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           277519636                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         306238                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              998996                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14904118                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.236917                       # Inst execution rate
system.cpu3.iew.exec_refs                    22529798                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5706626                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              185291716                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17078175                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1050903                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           816994                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5900154                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           68475112                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16823172                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           954196                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65821691                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                690054                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              8464375                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                946902                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             10445544                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79693                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          531511                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14481                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1411                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11071                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2345439                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       385532                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1411                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257510                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        741486                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 37795949                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64959714                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.838906                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 31707247                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.233814                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      65001789                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83521519                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43845309                       # number of integer regfile writes
system.cpu3.ipc                              0.210741                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.210741                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100631      3.15%      3.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41873064     62.71%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.85% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18108448     27.12%     92.97% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4693598      7.03%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66775887                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1510615                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.022622                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 345936     22.90%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                921546     61.00%     83.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               243131     16.09%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66185857                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         412710661                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64959702                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         77351549                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  65323664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66775887                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151448                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8875412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           128662                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           255                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3742288                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    277519636                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.240617                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.727662                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          237531608     85.59%     85.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           24832352      8.95%     94.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            9126639      3.29%     97.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2822830      1.02%     98.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2000666      0.72%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             425294      0.15%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             464380      0.17%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             220583      0.08%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              95284      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      277519636                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.240352                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6776976                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          681953                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17078175                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5900154                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    180                       # number of misc regfile reads
system.cpu3.numCycles                       277825874                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2089271138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              204809811                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39883675                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7440911                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14703344                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               4785301                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                46438                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89473505                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70397946                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47500854                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31179441                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              13208381                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                946902                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             25848820                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7617179                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89473493                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31318                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               727                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 15545931                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           729                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   342174611                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138746962                       # The number of ROB writes
system.cpu3.timesIdled                          10790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         15974444                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             24157810                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            46893328                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            5329154                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3917249                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18288776                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36504325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       855340                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       159392                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69307737                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6027169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139389458                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6186561                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14959461                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3821210                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14394244                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1061                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            603                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3307953                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3307921                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14959462                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19769                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     54771684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               54771684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1413669888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1413669888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1394                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18288848                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18288848    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18288848                       # Request fanout histogram
system.membus.respLayer1.occupancy        93681585345                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         55745495117                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                271                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    7557850786.764706                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   49063901829.509644                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          132     97.06%     97.06% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.79% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.53% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+11-5.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        62500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 503165460000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            136                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   155683891000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1027867707000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14364076                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14364076                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14364076                       # number of overall hits
system.cpu2.icache.overall_hits::total       14364076                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        32250                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         32250                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        32250                       # number of overall misses
system.cpu2.icache.overall_misses::total        32250                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    694775999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    694775999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    694775999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    694775999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14396326                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14396326                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14396326                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14396326                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002240                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002240                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002240                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002240                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 21543.441829                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21543.441829                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 21543.441829                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21543.441829                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          776                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    64.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        28327                       # number of writebacks
system.cpu2.icache.writebacks::total            28327                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3891                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3891                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3891                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3891                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        28359                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        28359                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        28359                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        28359                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    614960499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    614960499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    614960499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    614960499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001970                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001970                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 21684.844282                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 21684.844282                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 21684.844282                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 21684.844282                       # average overall mshr miss latency
system.cpu2.icache.replacements                 28327                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14364076                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14364076                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        32250                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        32250                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    694775999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    694775999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14396326                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14396326                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002240                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002240                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 21543.441829                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21543.441829                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3891                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3891                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        28359                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        28359                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    614960499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    614960499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001970                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001970                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 21684.844282                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21684.844282                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.990872                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14040725                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28327                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           495.665796                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        324585500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.990872                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999715                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999715                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28821011                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28821011                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17341751                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17341751                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17341751                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17341751                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      4983527                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4983527                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      4983527                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4983527                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 596766078818                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 596766078818                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 596766078818                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 596766078818                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22325278                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22325278                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22325278                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22325278                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.223224                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.223224                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.223224                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.223224                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 119747.736657                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119747.736657                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 119747.736657                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119747.736657                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8073606                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       474364                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            85752                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3900                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    94.150644                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   121.631795                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1459340                       # number of writebacks
system.cpu2.dcache.writebacks::total          1459340                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3937714                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3937714                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3937714                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3937714                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1045813                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1045813                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1045813                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1045813                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 120496486484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 120496486484                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 120496486484                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 120496486484                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.046844                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046844                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.046844                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046844                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115218.004064                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115218.004064                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115218.004064                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115218.004064                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1459340                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14483035                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14483035                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2810041                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2810041                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 306517706000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 306517706000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17293076                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17293076                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.162495                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.162495                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 109079.442613                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109079.442613                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2224043                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2224043                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       585998                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       585998                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  62859797000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  62859797000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033886                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033886                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 107269.644265                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107269.644265                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2858716                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2858716                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2173486                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2173486                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 290248372818                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 290248372818                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5032202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5032202                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.431915                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.431915                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 133540.484189                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 133540.484189                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1713671                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1713671                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       459815                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       459815                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57636689484                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57636689484                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.091375                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.091375                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 125347.562572                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 125347.562572                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          357                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          357                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5158000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5158000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.350909                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.350909                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26725.388601                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26725.388601                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          102                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          102                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           91                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3015500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.165455                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.165455                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 33137.362637                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33137.362637                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          217                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          217                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1465500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1465500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          392                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.446429                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.446429                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8374.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8374.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          172                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1331500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1331500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438776                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438776                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7741.279070                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7741.279070                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       517500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       517500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       479500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       479500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634868                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634868                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415358                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415358                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  49304722500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  49304722500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050226                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050226                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395494                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395494                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 118704.160026                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 118704.160026                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415358                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415358                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  48889364500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  48889364500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395494                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395494                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 117704.160026                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 117704.160026                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.857762                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19437541                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1461014                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.304144                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        324597000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.857762                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.933055                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.933055                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48213938                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48213938                       # Number of data accesses
system.cpu3.numPwrStateTransitions                193                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           97                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10766070376.288660                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   57893581775.584190                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           93     95.88%     95.88% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.03%     96.91% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      1.03%     97.94% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      1.03%     98.97% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+11-5.5e+11            1      1.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 503165677500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             97                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   139242771500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1044308826500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11450843                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11450843                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11450843                       # number of overall hits
system.cpu3.icache.overall_hits::total       11450843                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18759                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18759                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18759                       # number of overall misses
system.cpu3.icache.overall_misses::total        18759                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    441559999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    441559999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    441559999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    441559999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11469602                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11469602                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11469602                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11469602                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001636                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001636                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001636                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001636                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 23538.568101                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 23538.568101                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 23538.568101                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 23538.568101                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          509                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    84.833333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17012                       # number of writebacks
system.cpu3.icache.writebacks::total            17012                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1715                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1715                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17044                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17044                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17044                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17044                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    397105499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    397105499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    397105499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    397105499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001486                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001486                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001486                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001486                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 23298.844109                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 23298.844109                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 23298.844109                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 23298.844109                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17012                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11450843                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11450843                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18759                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18759                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    441559999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    441559999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11469602                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11469602                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001636                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001636                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 23538.568101                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 23538.568101                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17044                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17044                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    397105499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    397105499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001486                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001486                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 23298.844109                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 23298.844109                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.145875                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11100366                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17012                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           652.502116                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        329897000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.145875                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.973309                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.973309                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22956248                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22956248                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15603877                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15603877                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15603877                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15603877                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4797580                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4797580                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4797580                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4797580                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 575694568162                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 575694568162                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 575694568162                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 575694568162                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20401457                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20401457                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20401457                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20401457                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.235159                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.235159                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.235159                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.235159                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 119996.866787                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 119996.866787                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 119996.866787                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 119996.866787                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      7880033                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       473115                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            83586                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3811                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    94.274556                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   124.144581                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1328450                       # number of writebacks
system.cpu3.dcache.writebacks::total          1328450                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3826329                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3826329                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3826329                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3826329                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       971251                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       971251                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       971251                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       971251                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 112606665910                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 112606665910                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 112606665910                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 112606665910                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.047607                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.047607                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.047607                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.047607                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115939.819789                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115939.819789                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115939.819789                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115939.819789                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1328450                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13220460                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13220460                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2716937                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2716937                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 295831247500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 295831247500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15937397                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15937397                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.170476                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170476                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108884.102760                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108884.102760                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2162613                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2162613                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       554324                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       554324                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  60055706500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  60055706500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.034781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.034781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 108340.440789                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 108340.440789                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2383417                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2383417                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2080643                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2080643                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 279863320662                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 279863320662                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4464060                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4464060                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.466088                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.466088                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 134508.092288                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 134508.092288                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1663716                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1663716                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       416927                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       416927                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  52550959410                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52550959410                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.093396                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.093396                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126043.550574                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126043.550574                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          293                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          200                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      7230000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      7230000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.405680                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.405680                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data        36150                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        36150                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           87                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           87                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3954500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3954500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 45454.022989                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45454.022989                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1708000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1708000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          372                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.443548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.443548                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 10351.515152                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10351.515152                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1554000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1554000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.443548                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.443548                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9418.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9418.181818                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       217000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       217000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       206000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       206000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691352                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691352                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       358804                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       358804                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  41997911500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  41997911500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050156                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050156                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 117049.730494                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 117049.730494                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       358804                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       358804                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  41639107500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  41639107500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 116049.730494                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 116049.730494                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.075725                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17623681                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1329856                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.252323                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        329908500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.075725                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.846116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.846116                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44234837                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44234837                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    312203342.105263                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   639687511.201477                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2285940500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1177619734500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5931863500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    206137390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       206137390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    206137390                       # number of overall hits
system.cpu0.icache.overall_hits::total      206137390                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36715570                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36715570                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36715570                       # number of overall misses
system.cpu0.icache.overall_misses::total     36715570                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 478165338497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 478165338497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 478165338497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 478165338497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    242852960                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    242852960                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    242852960                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    242852960                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151184                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151184                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151184                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151184                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13023.503067                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13023.503067                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13023.503067                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13023.503067                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1933                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.901961                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34643152                       # number of writebacks
system.cpu0.icache.writebacks::total         34643152                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2072384                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2072384                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2072384                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2072384                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34643186                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34643186                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34643186                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34643186                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 424134154997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 424134154997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 424134154997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 424134154997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.142651                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.142651                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.142651                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.142651                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12242.931554                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12242.931554                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12242.931554                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12242.931554                       # average overall mshr miss latency
system.cpu0.icache.replacements              34643152                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    206137390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      206137390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36715570                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36715570                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 478165338497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 478165338497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    242852960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    242852960                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151184                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151184                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13023.503067                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13023.503067                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2072384                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2072384                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34643186                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34643186                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 424134154997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 424134154997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.142651                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.142651                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12242.931554                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12242.931554                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          240780326                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34643152                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.950301                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        520349104                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       520349104                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480778130                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480778130                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480778130                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480778130                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     46509731                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      46509731                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     46509731                       # number of overall misses
system.cpu0.dcache.overall_misses::total     46509731                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1428524270780                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1428524270780                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1428524270780                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1428524270780                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    527287861                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    527287861                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    527287861                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    527287861                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.088206                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.088206                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.088206                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088206                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30714.524468                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30714.524468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30714.524468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30714.524468                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14394037                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       475777                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           204941                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3697                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    70.235029                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   128.692724                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     30530194                       # number of writebacks
system.cpu0.dcache.writebacks::total         30530194                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16444489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16444489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16444489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16444489                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30065242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30065242                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30065242                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30065242                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 554016778673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 554016778673                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 554016778673                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 554016778673                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057019                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057019                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057019                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057019                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18427.151814                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18427.151814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18427.151814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18427.151814                       # average overall mshr miss latency
system.cpu0.dcache.replacements              30530194                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    343526415                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      343526415                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     37509940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     37509940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 917835307500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 917835307500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    381036355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    381036355                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24469.122251                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24469.122251                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10677674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10677674                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26832266                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26832266                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 429625199500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 429625199500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.070419                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070419                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16011.513880                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16011.513880                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    137251715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     137251715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8999791                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8999791                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 510688963280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 510688963280                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251506                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251506                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061536                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061536                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56744.535876                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56744.535876                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5766815                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5766815                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3232976                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3232976                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 124391579173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 124391579173                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.022106                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022106                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38475.874604                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38475.874604                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3183                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1003                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1003                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8289000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8289000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.239608                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.239608                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8264.207378                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8264.207378                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          964                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          964                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           39                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1705000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1705000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009317                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009317                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43717.948718                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43717.948718                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3848                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3848                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          208                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          208                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2018500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2018500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4056                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051282                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051282                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9704.326923                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9704.326923                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          206                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          206                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1813500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1813500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.050789                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050789                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8803.398058                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8803.398058                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584146                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584146                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       466341                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       466341                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  54907586500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  54907586500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050487                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050487                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443928                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443928                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 117741.280522                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 117741.280522                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       466341                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       466341                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  54441245500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  54441245500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443928                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443928                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 116741.280522                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 116741.280522                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995854                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          511899599                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         30531313                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.766380                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995854                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999870                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999870                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1087224525                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1087224525                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34587818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28521367                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               28142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              294473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               25982                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              285744                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               15240                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              277544                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64036310                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34587818                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28521367                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              28142                       # number of overall hits
system.l2.overall_hits::.cpu1.data             294473                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              25982                       # number of overall hits
system.l2.overall_hits::.cpu2.data             285744                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              15240                       # number of overall hits
system.l2.overall_hits::.cpu3.data             277544                       # number of overall hits
system.l2.overall_hits::total                64036310                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             55367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2002817                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4548                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1238831                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2377                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1168007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1045142                       # number of demand (read+write) misses
system.l2.demand_misses::total                5518893                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            55367                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2002817                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4548                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1238831                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2377                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1168007                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1804                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1045142                       # number of overall misses
system.l2.overall_misses::total               5518893                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5225896395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 243637823134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    582189379                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 169858790857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    272092974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 161821577839                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    194433980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 147053116785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     728645921343                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5225896395                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 243637823134                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    582189379                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 169858790857                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    272092974                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 161821577839                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    194433980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 147053116785                       # number of overall miss cycles
system.l2.overall_miss_latency::total    728645921343                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34643185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        30524184                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           32690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1533304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           28359                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1453751                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17044                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1322686                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69555203                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34643185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       30524184                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          32690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1533304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          28359                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1453751                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17044                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1322686                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69555203                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001598                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.065614                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.139125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.807949                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.083818                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.803444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.105844                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.790166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079346                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001598                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.065614                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.139125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.807949                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.083818                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.803444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.105844                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.790166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079346                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 94386.482833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 121647.570963                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 128009.977792                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 137112.157233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 114469.067732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 138545.041116                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 107779.368071                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 140701.566663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132027.549971                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 94386.482833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 121647.570963                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 128009.977792                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 137112.157233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 114469.067732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 138545.041116                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 107779.368071                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 140701.566663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132027.549971                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           10654568                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    427552                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.919935                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  12442996                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3821210                       # number of writebacks
system.l2.writebacks::total                   3821210                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         187451                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          43388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          42282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            197                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          43470                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              317492                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        187451                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         43388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         42282                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           197                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         43470                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             317492                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1815366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1195443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1125725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1607                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1001672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5201401                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1815366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1195443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1125725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1607                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1001672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13397404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18598805                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4666522398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 212594311094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    517359379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 154002558299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    231927974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 146848053116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    161000482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 133248052656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 652269785398                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4666522398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 212594311094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    517359379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 154002558299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    231927974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 146848053116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    161000482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 133248052656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1406584474491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2058854259889                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.059473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.129612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.779652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.074051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.774359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.094285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.757301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074781                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.059473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.129612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.779652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.074051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.774359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.094285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.757301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267396                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84460.415160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 117108.236628                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 122105.116592                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 128824.676960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 110441.892381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 130447.536580                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 100186.983199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 133025.633796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 125402.710808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84460.415160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 117108.236628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 122105.116592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 128824.676960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 110441.892381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 130447.536580                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 100186.983199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 133025.633796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 104989.330358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110698.201303                       # average overall mshr miss latency
system.l2.replacements                       24044763                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8110756                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8110756                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8110756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8110756                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61027133                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61027133                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61027133                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61027133                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13397404                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13397404                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1406584474491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1406584474491                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 104989.330358                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 104989.330358                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            65                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                172                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       211000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        60500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       126000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       397500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              224                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.918033                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.594595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.659091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.792683                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.767857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3767.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2086.206897                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1938.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2311.046512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           171                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1132500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       442500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       582000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1341999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3498999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.918033                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.594595                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.659091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.780488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.763393                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20223.214286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20113.636364                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20068.965517                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20968.734375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20461.982456                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              130                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        79500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        30000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       109500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           51                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            158                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.976190                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.903226                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.911765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.588235                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.822785                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2839.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data         1000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   842.307692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          128                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       830500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       539500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       621500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       616000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2607500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.976190                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.870968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.911765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.568627                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.810127                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20256.097561                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19981.481481                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20048.387097                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21241.379310                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20371.093750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2516841                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            90766                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            93271                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           100350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2801228                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1178703                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         832013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         775230                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         668730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3454676                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 144892046953                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 109081785188                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 102987139076                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  90758459378                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  447719430595                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3695544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       922779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       868501                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       769080                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6255904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.318953                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.901638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.892607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.869519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.552227                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 122924.983607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131105.866360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 132847.205444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 135717.642962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129598.095623                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        97546                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        16782                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        17719                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           149252                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1081157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       814808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       758448                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       651011                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3305424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 126619699820                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  99336393003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  93852280889                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  82599510139                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 402407883851                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.292557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882994                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.873284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.846480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.528369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 117114.997933                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121913.865601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 123742.538564                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 126878.824074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121741.683926                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34587818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         28142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         25982                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         15240                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34657182                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        55367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            64096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5225896395                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    582189379                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    272092974                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    194433980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6274612728                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34643185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        32690                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        28359                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17044                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34721278                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001598                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.139125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.083818                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.105844                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 94386.482833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 128009.977792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 114469.067732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 107779.368071                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97893.982901                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          116                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          311                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          277                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          197                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           901                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1607                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        63195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4666522398                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    517359379                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    231927974                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    161000482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5576810233                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.129612                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.074051                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.094285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84460.415160                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 122105.116592                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 110441.892381                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 100186.983199                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88247.649862                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26004526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       203707                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       192473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       177194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26577900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       824114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       406818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       392777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       376412                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2000121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  98745776181                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  60777005669                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  58834438763                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  56294657407                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 274651878020                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26828640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       610525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       585250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       553606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28578021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.666341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.671127                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.679928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.069988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119820.529904                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 149396.058358                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 149790.946932                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 149555.958383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 137317.631293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        89905                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        26183                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        25500                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        25751                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       167339                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       734209                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       380635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       367277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       350661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1832782                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  85974611274                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  54666165296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  52995772227                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  50648542517                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 244285091314                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.623455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.627556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.633413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.064133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 117098.280291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 143618.335928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 144293.740765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 144437.341241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 133286.496329                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          275                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          248                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          243                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data          205                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               971                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         5398                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5418                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         5315                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         5504                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           21635                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     42677127                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     40082121                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     32759665                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     37615629                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    153134542                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         5673                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5666                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         5558                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         5709                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         22606                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.951525                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.956230                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.956279                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.964092                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.957047                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7906.099852                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7397.955150                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  6163.624647                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6834.234920                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7078.092997                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          499                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          476                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          422                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          471                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1868                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         4899                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         4942                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         4893                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         5033                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        19767                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    102235397                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    103353823                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data    102174392                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data    105126332                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    412889944                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.863564                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.872220                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.880353                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.881590                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.874414                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20868.625638                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20913.359571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20881.747803                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20887.409497                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20887.840542                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999904                       # Cycle average of tags in use
system.l2.tags.total_refs                   151439196                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24047600                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.297477                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.769272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.107317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.176144                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.504718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.021001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.466645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.015860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.408220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.508858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.433895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.174627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.007291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.006378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.304826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1133776504                       # Number of tag accesses
system.l2.tags.data_accesses               1133776504                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3536000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     116323072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        271168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76534208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        134400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      72070464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        102848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      64130432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    836009856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1169112448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3536000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       271168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       134400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       102848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4044416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244557440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244557440                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1817548                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1195847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2100                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1126101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1607                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1002038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     13062654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18267382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3821210                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3821210                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2987618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98283059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           229114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64664868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           113557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         60893386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            86898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         54184737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    706356915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             987800152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2987618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       229114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       113557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        86898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3417186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206630146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206630146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206630146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2987618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98283059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          229114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64664868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          113557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        60893386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           86898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        54184737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    706356915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1194430298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3751031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1744000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1185814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1114363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1607.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    989171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  13058007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003351749750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       232085                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       232085                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            25387126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3541253                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18267383                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3821210                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18267383                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3821210                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 112834                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70179                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1058094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1051942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1056669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1190389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1969025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1172301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1105553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1069758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1050596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1149175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1066563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1062583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1037637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1038556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1031369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1044339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            235144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            238609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            235936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            253165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           235998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           227899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           227383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           231789                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.96                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1085499627819                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                90772745000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1425897421569                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59792.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78542.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14066518                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1638499                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18267383                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3821210                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1082781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1259917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1375858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1334269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1146833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  981909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  836681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  752468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  676260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  646858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1081112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2975346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1790290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 626268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 539884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 451365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 331624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 181237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  54125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  29464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 154866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 182947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 200667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 209924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 214623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 218555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 223545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 224985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 228012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 224960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 207574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  36583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  21513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  28325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  34808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  40291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  44546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  47240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  48847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  49592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  50114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  50961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  51571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  52690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  54884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  60577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  28092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6200520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.102327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.052376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   269.539167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2697023     43.50%     43.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1975667     31.86%     75.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       308202      4.97%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       233907      3.77%     84.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       323201      5.21%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       170074      2.74%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        64693      1.04%     93.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        37623      0.61%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       390130      6.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6200520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       232085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      78.222815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     52.951265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    532.410373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       232080    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-253951            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        232085                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       232085                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.162182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.150233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.660756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           216292     93.20%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1319      0.57%     93.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10063      4.34%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2762      1.19%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              978      0.42%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              372      0.16%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              143      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               41      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        232085                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1161891136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7221376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               240064000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1169112512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244557440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       981.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       202.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    987.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1183551586500                       # Total gap between requests
system.mem_ctrls.avgGap                      53582.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3536000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    111616000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       271168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     75892096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       134400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     71319232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       102848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     63306944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    835712448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    240064000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2987617.950899002608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 94305985.635617390275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 229113.796524146135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 64122338.331716738641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 113556.519400686069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 60258658.870907969773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 86897.774608048814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 53488959.929569542408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 706105631.061806917191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 202833573.462844491005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55250                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1817548                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4237                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1195847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2100                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1126101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1607                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1002038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     13062655                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3821210                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2367191000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 137466036308                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    337380271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 103975523661                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    142852678                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  99752333826                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     93125411                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  91353543101                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 990409435313                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29191789421307                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42845.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     75632.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     79627.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     86947.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     68025.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     88582.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     57949.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     91167.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     75819.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7639409.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21506636760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11431029555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60553040520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9768786300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     93428353200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     222259769970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     267317691840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       686265308145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.835564                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 692303976664                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39521300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 451726321336                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22765161720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          12099943845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         69070439340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9811433700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     93428353200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     377212320000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     136831333920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       721218985725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.368436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 351453170026                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39521300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 792577127974                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                301                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          151                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6756762251.655629                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46602908288.410187                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          147     97.35%     97.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.66%     98.01% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.66%     98.68% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.66%     99.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      0.66%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 503165502000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            151                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   163280498000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1020271100000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15171096                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15171096                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15171096                       # number of overall hits
system.cpu1.icache.overall_hits::total       15171096                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37858                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37858                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37858                       # number of overall misses
system.cpu1.icache.overall_misses::total        37858                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1092177499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1092177499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1092177499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1092177499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15208954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15208954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15208954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15208954                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002489                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002489                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002489                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002489                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28849.318480                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28849.318480                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28849.318480                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28849.318480                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          530                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.181818                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        32658                       # number of writebacks
system.cpu1.icache.writebacks::total            32658                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5168                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5168                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5168                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5168                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        32690                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        32690                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        32690                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        32690                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    961580999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    961580999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    961580999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    961580999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002149                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002149                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002149                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002149                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29415.142215                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29415.142215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29415.142215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29415.142215                       # average overall mshr miss latency
system.cpu1.icache.replacements                 32658                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15171096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15171096                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37858                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37858                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1092177499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1092177499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15208954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15208954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002489                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002489                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28849.318480                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28849.318480                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5168                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5168                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        32690                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        32690                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    961580999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    961580999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002149                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002149                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29415.142215                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29415.142215                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991280                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14307818                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32658                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           438.110662                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        318425500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991280                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30450598                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30450598                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18319093                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18319093                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18319093                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18319093                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5140623                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5140623                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5140623                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5140623                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 611287066553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 611287066553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 611287066553                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 611287066553                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23459716                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23459716                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23459716                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23459716                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.219126                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.219126                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.219126                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.219126                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 118913.031855                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118913.031855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 118913.031855                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118913.031855                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8156210                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       456092                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            88763                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3835                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    91.887498                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.928814                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1538980                       # number of writebacks
system.cpu1.dcache.writebacks::total          1538980                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4046300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4046300                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4046300                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4046300                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1094323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1094323                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1094323                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1094323                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 125263656612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 125263656612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 125263656612                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 125263656612                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046647                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114466.804236                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114466.804236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114466.804236                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114466.804236                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1538980                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15343050                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15343050                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2891700                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2891700                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 313800488500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 313800488500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18234750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18234750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158582                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158582                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 108517.649998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108517.649998                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2280600                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2280600                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       611100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       611100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64986816500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64986816500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033513                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033513                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106343.996891                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106343.996891                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2976043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2976043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2248923                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2248923                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 297486578053                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 297486578053                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224966                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.430419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.430419                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 132279.574736                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 132279.574736                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1765700                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1765700                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       483223                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       483223                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  60276840112                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  60276840112                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.092483                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.092483                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124739.178624                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124739.178624                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          350                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          199                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5034500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5034500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.362477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.362477                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25298.994975                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25298.994975                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3294000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.183971                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.183971                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 32613.861386                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32613.861386                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          212                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1455000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1455000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.436170                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.436170                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8871.951220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8871.951220                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1316000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1316000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.430851                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.430851                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8123.456790                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8123.456790                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       221000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       221000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       198000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       198000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603669                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603669                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446583                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446583                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  52861213500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  52861213500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050252                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050252                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425215                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425215                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 118368.172322                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 118368.172322                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446583                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446583                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  52414630500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  52414630500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425215                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425215                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 117368.172322                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 117368.172322                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.339365                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20463550                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1540740                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.281637                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        318437000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.339365                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948105                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948105                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50562554                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50562554                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1183551598000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63302284                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11931966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61467357                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20223553                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         22814726                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1112                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           632                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1744                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           73                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           73                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6259353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6259353                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34721278                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28581008                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        22606                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        22606                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103929521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     91591985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        98038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4619205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        85045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4380175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3987312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             208742381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4434325504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3907480384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4182272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    196626560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3627904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    186437952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2179584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    169673024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8904533184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46867376                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244975040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        116539927                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066783                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.305825                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              109899461     94.30%     94.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6070143      5.21%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 101610      0.09%     99.60% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 365923      0.31%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 102223      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    567      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          116539927                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139381902567                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2188147587                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          42714101                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1991215206                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25681249                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45797828483                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51968688652                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2307707935                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          49238045                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24018                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1886406939500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120352                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784356                       # Number of bytes of host memory used
host_op_rate                                   121054                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20465.62                       # Real time elapsed on the host
host_tick_rate                               34343225                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463079497                       # Number of instructions simulated
sim_ops                                    2477450594                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.702855                       # Number of seconds simulated
sim_ticks                                702855341500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.146164                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90911669                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100849182                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10637796                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125265205                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9144986                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9330408                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          185422                       # Number of indirect misses.
system.cpu0.branchPred.lookups              170080825                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       143070                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24247                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10175934                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67347682                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9493637                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5846982                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      274921199                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           274845481                       # Number of instructions committed
system.cpu0.commit.committedOps             277744630                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1349308361                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.205842                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.895486                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1229044609     91.09%     91.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62646720      4.64%     95.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23605610      1.75%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14501932      1.07%     98.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4794587      0.36%     98.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3141061      0.23%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1013290      0.08%     99.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1066915      0.08%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9493637      0.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1349308361                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7508178                       # Number of function calls committed.
system.cpu0.commit.int_insts                263660977                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63756847                       # Number of loads committed
system.cpu0.commit.membars                    4354686                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4355521      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203615878     73.31%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63780622     22.96%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5886361      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        277744630                       # Class of committed instruction
system.cpu0.commit.refs                      69667521                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  274845481                       # Number of Instructions Simulated
system.cpu0.committedOps                    277744630                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.093443                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.093443                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            975315915                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               467900                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76133704                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             596491102                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98670072                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                299729189                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10177574                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               417980                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9244846                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  170080825                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102850962                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1265747195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1658171                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           85                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     695995118                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1867                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        11782                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21282574                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.121494                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116735380                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         100056655                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.497171                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1393137596                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.506944                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922393                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               948152669     68.06%     68.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               263898762     18.94%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               143749070     10.32%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17354427      1.25%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5206599      0.37%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10020195      0.72%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1457320      0.10%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3276476      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22078      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1393137596                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2172                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1380                       # number of floating regfile writes
system.cpu0.idleCycles                        6772332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10795530                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               108310614                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.333596                       # Inst execution rate
system.cpu0.iew.exec_refs                   117324060                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7037674                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              165596699                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125932020                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3016500                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6448604                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9479441                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          551758798                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110286386                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9593238                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            467004675                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1110984                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             58410764                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10177574                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             60078658                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1028882                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          191776                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          684                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1342                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11356                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62175173                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3568767                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1342                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4887873                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5907657                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                342152292                       # num instructions consuming a value
system.cpu0.iew.wb_count                    452841917                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754197                       # average fanout of values written-back
system.cpu0.iew.wb_producers                258050089                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.323479                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     454110174                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               606697457                       # number of integer regfile reads
system.cpu0.int_regfile_writes              343184823                       # number of integer regfile writes
system.cpu0.ipc                              0.196331                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.196331                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4358153      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            351413561     73.73%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32623      0.01%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82906      0.02%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                874      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                49      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113654442     23.85%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7053942      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            535      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             476597912                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2338                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4623                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2260                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2547                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1463563                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003071                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 649879     44.40%     44.40% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     44.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    127      0.01%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                787612     53.81%     98.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                25828      1.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               37      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             473700984                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2348623603                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    452839657                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        825771549                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 541394947                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                476597912                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10363851                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      274014171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           831242                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4516869                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    128810372                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1393137596                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.342104                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.838379                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1118320529     80.27%     80.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          148275988     10.64%     90.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85055781      6.11%     97.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22552527      1.62%     98.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9425396      0.68%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5708482      0.41%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2684974      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             712409      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             401510      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1393137596                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.340449                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6207789                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          975796                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125932020                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9479441                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3402                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1399909928                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5800819                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              303197026                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205388254                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5759757                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               106899201                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              62906573                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1308056                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            762419985                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             574880023                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          432410213                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                297763380                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7419268                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10177574                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             79447586                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               227021964                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2320                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       762417665                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     595652829                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3173579                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30168993                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3173528                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1892472402                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1149471300                       # The number of ROB writes
system.cpu0.timesIdled                         331902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  708                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.241776                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               89863263                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           100696408                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         11168381                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        115266733                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           9686414                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       10228652                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          542238                       # Number of indirect misses.
system.cpu1.branchPred.lookups              159695806                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       130441                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1671                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9994522                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64152804                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9119343                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5806411                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      235514877                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259209300                       # Number of instructions committed
system.cpu1.commit.committedOps             262111250                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1220757427                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.214712                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.907771                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1104565193     90.48%     90.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     62286742      5.10%     95.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22716179      1.86%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13506160      1.11%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4393219      0.36%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2635866      0.22%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       576355      0.05%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       958370      0.08%     99.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9119343      0.75%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1220757427                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7108705                       # Number of function calls committed.
system.cpu1.commit.int_insts                248116858                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60496652                       # Number of loads committed
system.cpu1.commit.membars                    4353236                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4353236      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192798299     73.56%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             48      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60498323     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4461248      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262111250                       # Class of committed instruction
system.cpu1.commit.refs                      64959571                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259209300                       # Number of Instructions Simulated
system.cpu1.committedOps                    262111250                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.859327                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.859327                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            861771930                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1178259                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            75041294                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             550011463                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                90003539                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                290117278                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9995092                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               407214                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              7131223                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  159695806                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 98540714                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1142662239                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1675967                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     648447271                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               22337902                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.126785                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         105187829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          99549677                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.514811                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1259019062                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.523423                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.924057                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               839871552     66.71%     66.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               248925938     19.77%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               138716918     11.02%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14890050      1.18%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3212133      0.26%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 8553347      0.68%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1597384      0.13%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3244082      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    7658      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1259019062                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         563640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            10508618                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101287103                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.342734                       # Inst execution rate
system.cpu1.iew.exec_refs                   107207393                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5251968                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              108769022                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            114156708                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2646900                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12566103                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7221032                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          496709115                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            101955425                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8975524                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            431701257                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                759036                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             61890571                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9995092                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             62917267                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       984492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11671                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     53660056                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2758113                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           120                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4284334                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       6224284                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                309842710                       # num instructions consuming a value
system.cpu1.iew.wb_count                    418014110                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766084                       # average fanout of values written-back
system.cpu1.iew.wb_producers                237365587                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.331867                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     419049583                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               560193912                       # number of integer regfile reads
system.cpu1.int_regfile_writes              316193537                       # number of integer regfile writes
system.cpu1.ipc                              0.205790                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205790                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4353759      0.99%      0.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            326143832     74.01%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  89      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           104915353     23.81%     98.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5263652      1.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             440676781                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1452842                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003297                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 696980     47.97%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     47.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                755829     52.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   33      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             437775864                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2142714082                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    418014110                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        731307039                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 487101421                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                440676781                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9607694                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      234597865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           888616                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3801283                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     99422731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1259019062                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.350016                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.834641                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1001277497     79.53%     79.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          139577805     11.09%     90.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           82092011      6.52%     97.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           19976767      1.59%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7952277      0.63%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5130829      0.41%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1954068      0.16%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             665472      0.05%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             392336      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1259019062                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.349859                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5768310                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          831065                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           114156708                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7221032                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    523                       # number of misc regfile reads
system.cpu1.numCycles                      1259582702                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   145912452                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              248689710                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194149775                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3757090                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                98723840                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              59877508                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1053496                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            690764860                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             523987019                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          392301234                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                286193785                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7072831                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9995092                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             73872732                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               198151459                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       690764860                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     541543903                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           2832698                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 25869136                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       2833979                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1709261130                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1033664839                       # The number of ROB writes
system.cpu1.timesIdled                           5199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.288771                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               85810767                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            95040353                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10085482                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        106700112                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8802604                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9037340                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          234736                       # Number of indirect misses.
system.cpu2.branchPred.lookups              148832260                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       131027                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1695                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9087966                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61376606                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9638042                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4955737                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      220940141                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249011975                       # Number of instructions committed
system.cpu2.commit.committedOps             251488650                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1060216739                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.237205                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.971559                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    952134303     89.81%     89.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57244113      5.40%     95.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20703736      1.95%     97.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12478189      1.18%     98.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4269418      0.40%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2250831      0.21%     98.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       520414      0.05%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       977693      0.09%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9638042      0.91%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1060216739                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6539982                       # Number of function calls committed.
system.cpu2.commit.int_insts                238129675                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58193990                       # Number of loads committed
system.cpu2.commit.membars                    3715349                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3715349      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185330566     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             54      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58195685     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246900      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251488650                       # Class of committed instruction
system.cpu2.commit.refs                      62442585                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249011975                       # Number of Instructions Simulated
system.cpu2.committedOps                    251488650                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.403670                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.403670                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            718889651                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1001256                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72190589                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             519284759                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83886739                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                277424282                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9088468                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               469628                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6667309                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  148832260                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 92099411                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    987790050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1499303                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     604876883                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               20171968                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.135726                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          98080405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          94613371                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.551610                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1095956449                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.560357                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.926240                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               700797504     63.94%     63.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               234448352     21.39%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               133964463     12.22%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12839269      1.17%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2708589      0.25%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7161535      0.65%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1673464      0.15%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2357012      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6261      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1095956449                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         610178                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9589082                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                97074073                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.378225                       # Inst execution rate
system.cpu2.iew.exec_refs                   103120753                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5058499                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87435557                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108598494                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2166423                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         10953047                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6741235                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          471511338                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             98062254                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8392874                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            414749107                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                687520                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             64719878                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9088468                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             65596292                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       970248                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11234                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50404504                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2492640                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           159                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3831761                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5757321                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                295376177                       # num instructions consuming a value
system.cpu2.iew.wb_count                    401547599                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772301                       # average fanout of values written-back
system.cpu2.iew.wb_producers                228119299                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.366186                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     402580738                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               538263552                       # number of integer regfile reads
system.cpu2.int_regfile_writes              303955123                       # number of integer regfile writes
system.cpu2.ipc                              0.227083                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.227083                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3715785      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            313500824     74.09%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  70      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100853723     23.83%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5071483      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             423141981                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1607548                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003799                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 850641     52.92%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     52.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                756863     47.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   44      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             421033744                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1944782722                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    401547599                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        691534121                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 463663126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                423141981                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7848212                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      220022688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           934763                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2892475                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     88418211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1095956449                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.386094                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.875620                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          850563955     77.61%     77.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          131531856     12.00%     89.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78975795      7.21%     96.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18961752      1.73%     98.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7512352      0.69%     99.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5212416      0.48%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2116602      0.19%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             691589      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             390132      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1095956449                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.385879                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5157465                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          786495                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108598494                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6741235                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    436                       # number of misc regfile reads
system.cpu2.numCycles                      1096566627                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   308927898                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              235781309                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186658499                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2967482                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91852434                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              59495933                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              1024623                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            653968503                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             496323519                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          372499344                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                273939105                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7153264                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9088468                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             72657012                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               185840845                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       653968503                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     412638121                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2322470                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23405087                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2324512                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1523005603                       # The number of ROB reads
system.cpu2.rob.rob_writes                  980730672                       # The number of ROB writes
system.cpu2.timesIdled                           5335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.881133                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               75981271                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82695183                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7667193                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         96048817                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6619231                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6634950                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           15719                       # Number of indirect misses.
system.cpu3.branchPred.lookups              133048874                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       130231                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1684                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7456946                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58466286                       # Number of branches committed
system.cpu3.commit.bw_lim_events             11072081                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3779252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      211206548                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           239072288                       # Number of instructions committed
system.cpu3.commit.committedOps             240960637                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    904403682                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.266430                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.077741                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    809939238     89.56%     89.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     47426498      5.24%     94.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17217391      1.90%     96.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11093633      1.23%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3861266      0.43%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2064011      0.23%     98.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       630257      0.07%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1099307      0.12%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     11072081      1.22%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    904403682                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5805277                       # Number of function calls committed.
system.cpu3.commit.int_insts                228474705                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55813584                       # Number of loads committed
system.cpu3.commit.membars                    2832850                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2832850      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178346075     74.01%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             74      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55815268     23.16%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3966274      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240960637                       # Class of committed instruction
system.cpu3.commit.refs                      59781542                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  239072288                       # Number of Instructions Simulated
system.cpu3.committedOps                    240960637                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.924770                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.924770                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            599482777                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               212185                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66143708                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             484507981                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71756895                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                251757879                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7457538                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               182931                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7283157                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  133048874                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 80112861                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    845941379                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1353494                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     549248521                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               15335570                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.141797                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          84129082                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82600502                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.585363                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         937738246                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.592741                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.931817                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               579169145     61.76%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               210064506     22.40%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               126289849     13.47%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10170071      1.08%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2565745      0.27%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6273955      0.67%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1388696      0.15%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1813439      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    2840      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           937738246                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         565545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7973443                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                92018825                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.423042                       # Inst execution rate
system.cpu3.iew.exec_refs                    98694093                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4771665                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               87661617                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103765083                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1751495                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4452049                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6365882                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          451351585                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93922428                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7531682                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            396941868                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                806303                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             63414775                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7457538                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             64445451                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       942768                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11577                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47951499                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2397924                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           115                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3355493                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4617950                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                285811183                       # num instructions consuming a value
system.cpu3.iew.wb_count                    384583803                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.771564                       # average fanout of values written-back
system.cpu3.iew.wb_producers                220521759                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.409871                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     385759020                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               516129482                       # number of integer regfile reads
system.cpu3.int_regfile_writes              292354911                       # number of integer regfile writes
system.cpu3.ipc                              0.254792                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.254792                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2833375      0.70%      0.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            300199787     74.22%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 107      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.92% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96656096     23.90%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4784089      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             404473550                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1895583                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004687                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1141605     60.22%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     60.22% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                753957     39.77%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   21      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             403535758                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1749523899                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    384583803                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        661742619                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 445226972                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                404473550                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6124613                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      210390948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           942970                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2345361                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     86245573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    937738246                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.431329                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.939760                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          709677226     75.68%     75.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          119539106     12.75%     88.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72779808      7.76%     96.19% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18617065      1.99%     98.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7769118      0.83%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5231453      0.56%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2970450      0.32%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             764964      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             389056      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      937738246                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.431069                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4767087                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          836731                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103765083                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6365882                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    525                       # number of misc regfile reads
system.cpu3.numCycles                       938303791                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   467192563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              241017047                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179542541                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3069100                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                78142152                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              59604183                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              1000720                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            619963607                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             468698796                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          354623678                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                250325017                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7326678                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7457538                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             72940090                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               175081137                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       619963607                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     287856402                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1892960                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23074200                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1895050                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1345495536                       # The number of ROB reads
system.cpu3.rob.rob_writes                  937875041                       # The number of ROB writes
system.cpu3.timesIdled                           5184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         55618866                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             24056358                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            84811675                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            2894340                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5067215                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     78440141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     156251769                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2411796                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       699419                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31123903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26503316                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64517894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27202735                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           78204512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5177828                       # Transaction distribution
system.membus.trans_dist::WritebackClean          238                       # Transaction distribution
system.membus.trans_dist::CleanEvict         72646733                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            20969                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5761                       # Transaction distribution
system.membus.trans_dist::ReadExReq            190338                       # Transaction distribution
system.membus.trans_dist::ReadExResp           190261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      78204511                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5320                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    234646471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              234646471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5348661696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5348661696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4422                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          78426899                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                78426899    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            78426899                       # Request fanout histogram
system.membus.respLayer1.occupancy       403064483400                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             57.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        198304128094                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                584                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          293                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    527550081.911263                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1461230806.285947                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          293    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       102500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6241999500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            293                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   548283167500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 154572174000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     92093032                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        92093032                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     92093032                       # number of overall hits
system.cpu2.icache.overall_hits::total       92093032                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6379                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6379                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6379                       # number of overall misses
system.cpu2.icache.overall_misses::total         6379                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    563183000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    563183000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    563183000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    563183000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     92099411                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     92099411                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     92099411                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     92099411                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 88287.035586                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 88287.035586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 88287.035586                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 88287.035586                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          731                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.473684                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5895                       # number of writebacks
system.cpu2.icache.writebacks::total             5895                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          484                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          484                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          484                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          484                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5895                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5895                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5895                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5895                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    524641500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    524641500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    524641500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    524641500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 88997.709924                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 88997.709924                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 88997.709924                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 88997.709924                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5895                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     92093032                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       92093032                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6379                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6379                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    563183000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    563183000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     92099411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     92099411                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 88287.035586                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 88287.035586                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          484                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          484                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5895                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5895                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    524641500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    524641500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 88997.709924                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 88997.709924                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           92450637                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5927                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15598.217817                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        184204717                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       184204717                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78566992                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78566992                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78566992                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78566992                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16554959                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16554959                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16554959                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16554959                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1744733265937                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1744733265937                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1744733265937                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1744733265937                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     95121951                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95121951                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     95121951                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95121951                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.174039                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.174039                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.174039                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.174039                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 105390.370700                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105390.370700                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 105390.370700                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105390.370700                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     98694796                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       454220                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1098593                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5777                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    89.837452                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    78.625584                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6918629                       # number of writebacks
system.cpu2.dcache.writebacks::total          6918629                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9627480                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9627480                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9627480                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9627480                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6927479                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6927479                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6927479                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6927479                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 847559718566                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 847559718566                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 847559718566                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 847559718566                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072827                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072827                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072827                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072827                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 122347.497346                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 122347.497346                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 122347.497346                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 122347.497346                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6918626                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76849144                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76849144                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15264164                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15264164                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1602856880500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1602856880500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     92113308                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92113308                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.165711                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.165711                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 105007.839309                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 105007.839309                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8451050                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8451050                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6813114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6813114                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 834575750500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 834575750500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.073964                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073964                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 122495.491856                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 122495.491856                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1717848                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1717848                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1290795                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1290795                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 141876385437                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 141876385437                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008643                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008643                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.429029                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.429029                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 109913.956466                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 109913.956466                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1176430                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1176430                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114365                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114365                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  12983968066                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  12983968066                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.038012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.038012                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 113530.958475                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113530.958475                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1234766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1234766                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3864                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3864                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    143640000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    143640000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1238630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1238630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003120                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003120                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37173.913043                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37173.913043                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3557                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3557                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    131867000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    131867000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002872                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002872                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 37072.533033                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37072.533033                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1236545                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1236545                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1657                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1657                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     33877500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     33877500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238202                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238202                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001338                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001338                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 20445.081473                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 20445.081473                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1638                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1638                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     32313500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     32313500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001323                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001323                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 19727.411477                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19727.411477                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1457500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1457500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1383500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1383500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          364                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            364                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1331                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1331                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     67171998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     67171998                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1695                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1695                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.785251                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.785251                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 50467.316304                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 50467.316304                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1331                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1331                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     65840998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     65840998                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.785251                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.785251                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 49467.316304                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 49467.316304                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.475590                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87989974                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6927463                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.701616                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.475590                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983612                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983612                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        202128387                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       202128387                       # Number of data accesses
system.cpu3.numPwrStateTransitions                558                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    834655664.285714                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2220975316.843129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          280    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8618078500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   469151755500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 233703586000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     80106523                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        80106523                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     80106523                       # number of overall hits
system.cpu3.icache.overall_hits::total       80106523                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6338                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6338                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6338                       # number of overall misses
system.cpu3.icache.overall_misses::total         6338                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    509134000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    509134000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    509134000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    509134000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     80112861                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     80112861                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     80112861                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     80112861                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 80330.388135                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 80330.388135                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 80330.388135                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 80330.388135                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1720                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    95.555556                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5767                       # number of writebacks
system.cpu3.icache.writebacks::total             5767                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          571                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          571                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          571                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          571                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5767                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5767                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5767                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5767                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    467218000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    467218000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    467218000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    467218000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 81015.779435                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 81015.779435                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 81015.779435                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 81015.779435                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5767                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     80106523                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       80106523                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6338                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6338                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    509134000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    509134000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     80112861                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     80112861                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 80330.388135                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 80330.388135                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          571                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          571                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5767                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5767                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    467218000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    467218000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 81015.779435                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 81015.779435                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80479811                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5799                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13878.222280                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        160231489                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       160231489                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     75065848                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        75065848                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     75065848                       # number of overall hits
system.cpu3.dcache.overall_hits::total       75065848                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16275201                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16275201                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16275201                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16275201                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1695566655453                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1695566655453                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1695566655453                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1695566655453                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     91341049                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     91341049                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     91341049                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     91341049                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.178181                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.178181                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.178181                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.178181                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 104180.996318                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104180.996318                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 104180.996318                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104180.996318                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     95191024                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       434135                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1063356                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5719                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    89.519431                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.910998                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6201144                       # number of writebacks
system.cpu3.dcache.writebacks::total          6201144                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10065507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10065507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10065507                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10065507                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6209694                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6209694                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6209694                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6209694                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 759304585060                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 759304585060                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 759304585060                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 759304585060                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.067984                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.067984                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.067984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.067984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 122277.294994                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 122277.294994                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 122277.294994                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 122277.294994                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6201144                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     73315710                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       73315710                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15003258                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15003258                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1552148784500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1552148784500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     88318968                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     88318968                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.169876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.169876                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103454.115399                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103454.115399                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8907967                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8907967                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6095291                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6095291                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 746174864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 746174864500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069015                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 122418.251155                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 122418.251155                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1750138                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1750138                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1271943                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1271943                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 143417870953                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 143417870953                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3022081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3022081                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.420883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.420883                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 112754.951246                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112754.951246                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1157540                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1157540                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114403                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114403                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13129720560                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13129720560                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037856                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037856                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 114767.274984                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 114767.274984                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       940763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       940763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3807                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3807                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    137019500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    137019500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       944570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       944570                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004030                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004030                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35991.463094                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35991.463094                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          318                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          318                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3489                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3489                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    122894500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    122894500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003694                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003694                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 35223.416452                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35223.416452                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       942683                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       942683                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1477                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1477                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     30142000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     30142000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       944160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       944160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001564                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001564                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 20407.582938                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 20407.582938                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1460                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1460                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28737000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28737000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001546                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001546                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 19682.876712                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19682.876712                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1106500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1106500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1051500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1051500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          371                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            371                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1313                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1313                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     71668499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     71668499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1684                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1684                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.779691                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.779691                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 54583.776847                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 54583.776847                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1313                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1313                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     70355499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     70355499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.779691                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.779691                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 53583.776847                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 53583.776847                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.469459                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           83182959                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6209689                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.395672                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.469459                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983421                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983421                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        192672590                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       192672590                       # Number of data accesses
system.cpu0.numPwrStateTransitions                160                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    36255618.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   37327442.331961                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       188500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    187389000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   699954892000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2900449500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    102402210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       102402210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    102402210                       # number of overall hits
system.cpu0.icache.overall_hits::total      102402210                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       448752                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        448752                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       448752                       # number of overall misses
system.cpu0.icache.overall_misses::total       448752                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9495637497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9495637497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9495637497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9495637497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102850962                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102850962                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102850962                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102850962                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004363                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004363                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004363                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004363                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21160.100673                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21160.100673                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21160.100673                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21160.100673                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4498                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               90                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.977778                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       405000                       # number of writebacks
system.cpu0.icache.writebacks::total           405000                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43734                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43734                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43734                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43734                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       405018                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       405018                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       405018                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       405018                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8410303998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8410303998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8410303998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8410303998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003938                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003938                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003938                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003938                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 20765.259811                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20765.259811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 20765.259811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20765.259811                       # average overall mshr miss latency
system.cpu0.icache.replacements                405000                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    102402210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      102402210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       448752                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       448752                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9495637497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9495637497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102850962                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102850962                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004363                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004363                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21160.100673                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21160.100673                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43734                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43734                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       405018                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       405018                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8410303998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8410303998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003938                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003938                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 20765.259811                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20765.259811                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999861                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102807477                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           405051                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           253.813661                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999861                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        206106943                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       206106943                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89352254                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89352254                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89352254                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89352254                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18992265                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18992265                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18992265                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18992265                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1916393182884                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1916393182884                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1916393182884                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1916393182884                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108344519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108344519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108344519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108344519                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175295                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175295                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175295                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175295                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 100903.877599                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100903.877599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 100903.877599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100903.877599                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    106452182                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       366201                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1259133                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4717                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    84.544033                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.634301                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9553283                       # number of writebacks
system.cpu0.dcache.writebacks::total          9553283                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9432502                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9432502                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9432502                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9432502                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9559763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9559763                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9559763                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9559763                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1074625475820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1074625475820                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1074625475820                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1074625475820                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088235                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088235                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088235                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088235                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 112411.309341                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112411.309341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 112411.309341                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112411.309341                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9553282                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86358344                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86358344                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17566254                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17566254                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1767834939000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1767834939000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103924598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103924598                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.169029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.169029                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 100638.129165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100638.129165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8173241                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8173241                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9393013                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9393013                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1059714041500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1059714041500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 112819.394746                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112819.394746                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2993910                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2993910                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1426011                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1426011                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 148558243884                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 148558243884                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419921                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419921                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.322633                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.322633                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 104177.488031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104177.488031                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1259261                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1259261                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       166750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       166750                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14911434320                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14911434320                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037727                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037727                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89423.893973                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89423.893973                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1475170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1475170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         9297                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         9297                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    200008000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    200008000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1484467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1484467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006263                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006263                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21513.176293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21513.176293                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5704                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5704                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3593                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3593                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    133360500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    133360500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002420                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002420                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37116.754801                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37116.754801                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1464990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1464990                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1510                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1510                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     33376500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     33376500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1466500                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1466500                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001030                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001030                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22103.642384                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22103.642384                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1497                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1497                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     31882500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     31882500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001021                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001021                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21297.595190                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21297.595190                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        73500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        73500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21236                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3011                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3011                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     99281494                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     99281494                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24247                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24247                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124180                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32972.930588                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32972.930588                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3010                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3010                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     96267994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     96267994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124139                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124139                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31982.722259                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31982.722259                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986361                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          101901764                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9560770                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.658322                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986361                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999574                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999574                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        232200204                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       232200204                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              367114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1348307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              920471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              785514                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              747915                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4172727                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             367114                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1348307                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1172                       # number of overall hits
system.l2.overall_hits::.cpu1.data             920471                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1037                       # number of overall hits
system.l2.overall_hits::.cpu2.data             785514                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1197                       # number of overall hits
system.l2.overall_hits::.cpu3.data             747915                       # number of overall hits
system.l2.overall_hits::total                 4172727                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37895                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8196678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4617                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7013389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4858                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6126189                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5446017                       # number of demand (read+write) misses
system.l2.demand_misses::total               26834213                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37895                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8196678                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4617                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7013389                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4858                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6126189                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4570                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5446017                       # number of overall misses
system.l2.overall_misses::total              26834213                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3384941398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1032610339120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    458576472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 917022538252                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    501208460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 816532232505                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    443131952                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 730164495224                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3501117463383                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3384941398                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1032610339120                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    458576472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 917022538252                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    501208460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 816532232505                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    443131952                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 730164495224                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3501117463383                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          405009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9544985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5789                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7933860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5895                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6911703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6193932                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31006940                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         405009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9544985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5789                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7933860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5895                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6911703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6193932                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31006940                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.093566                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.858742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.797547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.883982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.824088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.886350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.792440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.879250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.865426                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.093566                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.858742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.797547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.883982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.824088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.886350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.792440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.879250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.865426                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89324.222140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 125979.127046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99323.472385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 130753.126378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103171.770276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 133285.511189                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96965.416193                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 134073.120819                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 130472.149989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89324.222140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 125979.127046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99323.472385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 130753.126378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103171.770276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 133285.511189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96965.416193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 134073.120819                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 130472.149989                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           69280033                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4459982                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.533702                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  50804744                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5177790                       # number of writebacks
system.l2.writebacks::total                   5177790                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         111043                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         102528                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            744                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         100668                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            563                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         116337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              432752                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        111043                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        102528                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           744                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        100668                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           563                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        116337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             432752                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8085635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6910861                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6025521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4007                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5329680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26401461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8085635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6910861                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6025521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4007                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5329680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     52396463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         78797924                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2991866404                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 942705592201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    375253473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 839471091235                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    405748963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 748028612953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    364592455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 667505956459                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3201848714143                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2991866404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 942705592201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    375253473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 839471091235                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    405748963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 748028612953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    364592455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 667505956459                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5609507836678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8811356550821                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.092958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.847108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.689929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.871059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.697880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.871785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.694815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.860468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.851469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.092958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.847108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.689929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.871059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.697880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.871785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.694815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.860468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.541300                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79467.353821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 116590.174080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93954.299700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 121471.274163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 98626.388673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 124143.391576                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90988.883204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 125243.158400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 121275.436770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79467.353821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 116590.174080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93954.299700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 121471.274163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 98626.388673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 124143.391576                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90988.883204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 125243.158400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 107058.902748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111822.191544                       # average overall mshr miss latency
system.l2.replacements                      104325476                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5477871                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5477871                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           38                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             38                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5477909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5477909                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           38                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           38                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24185508                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24185508                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          238                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            238                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24185746                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24185746                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          238                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          238                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     52396463                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       52396463                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5609507836678                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5609507836678                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 107058.902748                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 107058.902748                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             799                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1004                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             532                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             563                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2898                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4337                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6728                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4137                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3863                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19065                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     21131982                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     32154475                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     15951991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     16440487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     85678935                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7732                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4669                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4426                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21963                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.844431                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.870150                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.886057                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.872797                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.868051                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4872.488356                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4779.202586                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3855.932076                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4255.885840                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4494.043273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          139                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          269                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          128                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          152                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             688                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4198                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6459                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4009                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3711                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         18377                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     92787954                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    147049930                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     87996967                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     84036446                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    411871297                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.817368                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.835360                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.858642                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.838455                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.836725                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22102.895188                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22766.671311                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21949.854577                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22645.229318                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22412.325026                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           102                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            81                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            91                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                356                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          828                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          939                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          826                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          767                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3360                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4832495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3775996                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4705997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      3286500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     16600988                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          930                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1021                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          907                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          858                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3716                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.890323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.919687                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.910695                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.893939                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.904198                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5836.346618                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4021.294995                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5697.332930                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4284.876141                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4940.770238                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           26                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            97                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          802                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          921                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          796                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          744                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3263                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     18498497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     19808996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17827495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16448498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     72583486                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.862366                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.902057                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.877619                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.867133                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.878095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 23065.457606                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21508.138979                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22396.350503                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 22108.196237                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22244.402697                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            64739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            28342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            27853                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150256                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          95772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          79414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          80236                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          78574                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              333996                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13162030948                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11716543651                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11846925447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  11935863790                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   48661363836                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       160511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       107756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       108089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       107896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.596669                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.736980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.742314                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.728238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.689715                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 137430.887399                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 147537.507883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 147650.997644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 151906.022221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145694.450940                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        38847                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        35411                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        36659                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        35604                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           146521                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        56925                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        43577                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        42970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         187475                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8471237503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7482164547                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   7481491501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7528514864                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30963408415                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.354649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.408358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.403159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.398254                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.387143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 148814.009715                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 170037.600777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 171684.409230                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 175203.976356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 165160.199573                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        367114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             370520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37895                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4858                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            51940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3384941398                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    458576472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    501208460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    443131952                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4787858282                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       405009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5789                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5895                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         422460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.093566                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.797547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.824088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.792440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.122947                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89324.222140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99323.472385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103171.770276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96965.416193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92180.559915                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          246                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          623                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          744                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          563                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2176                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4114                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4007                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        49764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2991866404                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    375253473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    405748963                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    364592455                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4137461295                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.092958                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.689929                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.697880                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.694815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.117796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79467.353821                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93954.299700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 98626.388673                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90988.883204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83141.654509                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1283568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       892129                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       757661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       718593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3651951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8100906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6933975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6045953                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5367443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26448277                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1019448308172                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 905305994601                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 804685307058                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 718228631434                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3447668241265                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9384474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7826104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6803614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6086036                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30100228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.863224                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.886006                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.888638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.881928                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.878674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 125843.739968                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130560.896831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 133094.866443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 133812.064969                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130355.116943                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        72196                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        67117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        64009                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        80733                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       284055                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8028710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6866858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      5981944                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5286710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26164222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 934234354698                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 831988926688                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 740547121452                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 659977441595                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3166747844433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.855531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.877430                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.879230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.868662                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.869237                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 116361.701282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121160.059912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123797.066882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 124837.080452                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121033.518384                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1479                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1140                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          923                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data         1075                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4617                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2531                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2063                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         2135                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2272                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9001                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     66910859                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     42390916                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     48223834                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     55993577                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    213519186                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4010                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         3203                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         3058                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         3347                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13618                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.631172                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.644084                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.698169                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.678817                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.660963                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26436.530620                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 20548.190015                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 22587.275878                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 24645.060299                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23721.718254                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1076                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          780                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          905                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          923                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         3684                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1455                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1283                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1230                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1349                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         5317                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31028476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     27628972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     26478530                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     29001966                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    114137944                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.362843                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.400562                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.402224                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.403048                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.390439                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21325.413058                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21534.662510                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21527.260163                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21498.862861                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21466.605981                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999765                       # Cycle average of tags in use
system.l2.tags.total_refs                   112243409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 104333838                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.075810                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.565128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.121254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        5.168030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.440353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.722071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.004541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.370080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.599386                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.080750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.053756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.042532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.037032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.493740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 590014286                       # Number of tag accesses
system.l2.tags.data_accesses                590014286                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2409536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     517553536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        255680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     442366784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        263296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     385694144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        256448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     341160000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3327306048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5017265472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2409536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       255680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       263296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       256448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3184960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331380992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331380992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8086774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6911981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6026471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5330625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     51989157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            78394773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5177828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5177828                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3428210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        736358544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           363773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        629385249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           374609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        548753237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           364866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        485391488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4733984152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7138404129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3428210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       363773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       374609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       364866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4531459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      471478229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            471478229                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      471478229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3428210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       736358544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          363773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       629385249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          374609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       548753237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          364866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       485391488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4733984152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7609882359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5156510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8027192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6884409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   5996888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5303369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  51905779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000502900250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       320532                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       320532                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            90912453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4877542                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    78394772                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5178066                       # Number of write requests accepted
system.mem_ctrls.readBursts                  78394772                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5178066                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 227378                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21556                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4831553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4741919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4726121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4627654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4717653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5236004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5325919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5209132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5219194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5248143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5213006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5035143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4567630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4527252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4467129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4473942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            335008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           353472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294134                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4596278143598                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               390836970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6061916781098                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     58800.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                77550.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        71                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 52796829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3260896                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              78394772                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5178066                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1960336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2526014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2546718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2693806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2618704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2683283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2696660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2746555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2757428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2995768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6059703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               16823292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16531893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4750304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3194977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2213217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1326742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 697488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 232627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 111879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  86309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 155567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 201210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 229362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 246102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 256593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 269927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 274172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 278628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 278462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 279617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 279993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 280782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 281500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 283725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 105279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  73311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  55387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  44487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  37118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  31956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  35619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  37927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  37279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  35650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  34437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  34633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  36742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  40723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  46476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  52948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  58345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  62880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  64979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  66169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  66868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  73525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  44398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    134                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27266191                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.580386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.376821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.027487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      9721155     35.65%     35.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11065534     40.58%     76.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1891755      6.94%     83.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1746446      6.41%     89.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1535289      5.63%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       361836      1.33%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       171269      0.63%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       170271      0.62%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       602636      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27266191                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       320532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     243.867882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    155.148041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    283.068200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        140496     43.83%     43.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        88743     27.69%     71.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        35470     11.07%     82.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        20516      6.40%     88.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        12342      3.85%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         6440      2.01%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         4223      1.32%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         2962      0.92%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2351      0.73%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1782      0.56%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1396      0.44%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         1003      0.31%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          746      0.23%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          585      0.18%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          406      0.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          291      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          254      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          165      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          128      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           89      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           61      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           46      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           21      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        320532                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       320532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.087361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.081067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.476946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           307699     96.00%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3383      1.06%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5648      1.76%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2490      0.78%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              892      0.28%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              294      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               86      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        320532                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5002713216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14552192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330016896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5017265408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331396224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7117.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       469.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7138.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    471.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    55.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  702855220500                       # Total gap between requests
system.mem_ctrls.avgGap                       8410.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2409088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    513740288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       255616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    440602176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       263296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    383800832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       256448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    339415616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3321969856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330016896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3427573.012191442773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 730933177.378435015678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 363682.232896568254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 626874621.255190372467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 374609.090169374540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 546059493.808371424675                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 364865.975767788943                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 482909634.400210380554                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4726391989.723535537720                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 469537437.526894032955                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37649                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8086774                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3995                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6911981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6026471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5330625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     51989156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5178066                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1432568479                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 606014780672                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    206669343                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 551194705266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    232080346                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 496609549917                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    195808391                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 445072746154                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3960957872530                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20107093784558                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38050.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     74939.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51732.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     79744.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     56412.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     82404.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48866.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     83493.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76188.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3883128.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          96643962660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          51367495740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        276685274460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13250928240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      55482938160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     318522560700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1666926240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       813620086200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1157.592520                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1747262862                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23469940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 677638138638                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          98036583960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          52107699105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        281429918700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13666074840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      55482938160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     317422311360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2593452000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       820738978125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1167.721051                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4169891667                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23469940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 675215509833                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                576                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    252817074.394464                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   669083607.490421                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2972776500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   629791207000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  73064134500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     98534419                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        98534419                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     98534419                       # number of overall hits
system.cpu1.icache.overall_hits::total       98534419                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6295                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6295                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6295                       # number of overall misses
system.cpu1.icache.overall_misses::total         6295                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    522775000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    522775000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    522775000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    522775000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     98540714                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     98540714                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     98540714                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     98540714                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000064                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000064                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83046.068308                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83046.068308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83046.068308                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83046.068308                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2551                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   127.550000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5789                       # number of writebacks
system.cpu1.icache.writebacks::total             5789                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          506                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          506                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          506                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          506                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5789                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5789                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5789                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5789                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    482882500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    482882500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    482882500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    482882500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83413.802038                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83413.802038                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83413.802038                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83413.802038                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5789                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     98534419                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       98534419                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6295                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6295                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    522775000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    522775000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     98540714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     98540714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83046.068308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83046.068308                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          506                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5789                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5789                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    482882500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    482882500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83413.802038                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83413.802038                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           99436176                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5821                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         17082.318502                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        197087217                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       197087217                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     81565624                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        81565624                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     81565624                       # number of overall hits
system.cpu1.dcache.overall_hits::total       81565624                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17218732                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17218732                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17218732                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17218732                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1805111365515                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1805111365515                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1805111365515                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1805111365515                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     98784356                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     98784356                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     98784356                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     98784356                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.174306                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.174306                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.174306                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.174306                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 104834.163486                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104834.163486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 104834.163486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104834.163486                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    101166983                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       361623                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1137414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4758                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    88.944732                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.003153                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7940075                       # number of writebacks
system.cpu1.dcache.writebacks::total          7940075                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9269922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9269922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9269922                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9269922                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7948810                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7948810                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7948810                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7948810                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 951461655129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 951461655129                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 951461655129                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 951461655129                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.080466                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.080466                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.080466                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.080466                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119698.628490                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119698.628490                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119698.628490                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119698.628490                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7940073                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     79837845                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       79837845                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15936244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15936244                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1664376235000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1664376235000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     95774089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     95774089                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 104439.680705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 104439.680705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8104749                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8104749                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7831495                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7831495                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 938487352500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 938487352500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.081770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.081770                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 119835.019048                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 119835.019048                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1727779                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1727779                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1282488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1282488                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 140735130515                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 140735130515                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010267                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010267                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426038                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426038                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109736.021323                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109736.021323                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1165173                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1165173                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117315                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117315                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  12974302629                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  12974302629                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038972                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038972                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110593.723130                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110593.723130                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1447543                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1447543                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3869                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3869                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    137359000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    137359000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1451412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1451412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002666                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002666                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35502.455415                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35502.455415                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          294                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          294                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3575                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3575                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    125128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    125128500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002463                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35000.979021                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35000.979021                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1449193                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1449193                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1738                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1738                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     36502500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     36502500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450931                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450931                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001198                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001198                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 21002.589183                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21002.589183                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1717                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1717                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     34835500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     34835500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001183                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001183                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20288.584741                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20288.584741                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1144000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1144000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1094000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1094000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1336                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1336                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     65082499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     65082499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1671                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1671                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.799521                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.799521                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 48714.445359                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 48714.445359                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1336                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1336                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     63746499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     63746499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.799521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.799521                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 47714.445359                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 47714.445359                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.969959                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           92445966                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7945691                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.634730                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.969959                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        211322403                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       211322403                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 702855341500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30566616                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10655699                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25557655                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        99147785                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         84117997                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23894                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6130                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          30024                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          182                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           485555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          485555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        422470                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30144147                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13618                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13618                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1215028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28676263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23841387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20773049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18619732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93177812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51840576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1222289088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       740992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1015931776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       754560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885141440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       738176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    793284608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970721216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       188493346                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334286016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        220972521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.144039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.409227                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              192245520     87.00%     87.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27080015     12.25%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 516797      0.23%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 805719      0.36%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 324470      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          220972521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64440592271                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10401714820                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9202194                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9323744606                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8925850                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14352007803                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         607738071                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11931187905                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8985750                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22510                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
