ckid0_0:@|S:CLK@|E:PHASE_R[10]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0
