#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat May 25 22:24:10 2019
# Process ID: 2332
# Current directory: C:/Users/lenovo/Desktop/coded_lock/coded_lock.runs/design_1_cnt_0_0_synth_1
# Command line: vivado.exe -log design_1_cnt_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_cnt_0_0.tcl
# Log file: C:/Users/lenovo/Desktop/coded_lock/coded_lock.runs/design_1_cnt_0_0_synth_1/design_1_cnt_0_0.vds
# Journal file: C:/Users/lenovo/Desktop/coded_lock/coded_lock.runs/design_1_cnt_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_cnt_0_0.tcl -notrace
Command: synth_design -top design_1_cnt_0_0 -part xc7a35tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13292 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 443.648 ; gain = 100.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_cnt_0_0' [c:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_0/synth/design_1_cnt_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnt' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:82]
INFO: [Synth 8-6155] done synthesizing module 'cnt' (1#1) [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cnt_0_0' (2#1) [c:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/bd/design_1/ip/design_1_cnt_0_0/synth/design_1_cnt_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 497.645 ; gain = 154.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 497.645 ; gain = 154.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 497.645 ; gain = 154.828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Synth 8-5545] ROM "Q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'f_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'g_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'd3_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'd2_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'd1_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'd0_reg' [C:/Users/lenovo/Desktop/coded_lock/coded_lock.srcs/sources_1/new/cnt.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 497.645 ; gain = 154.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/Q" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/h_reg )
INFO: [Synth 8-3332] Sequential element (inst/h_reg) is unused and will be removed from module design_1_cnt_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT3   |     3|
|4     |LUT4   |     9|
|5     |LUT5   |    33|
|6     |LUT6   |     2|
|7     |FDRE   |    32|
|8     |LD     |     4|
|9     |LDC    |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   100|
|2     |  inst   |cnt    |   100|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 637.121 ; gain = 294.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 637.121 ; gain = 294.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:38 . Memory (MB): peak = 637.121 ; gain = 294.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 734.973 ; gain = 405.156
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/coded_lock/coded_lock.runs/design_1_cnt_0_0_synth_1/design_1_cnt_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 1228.402 ; gain = 493.430
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Desktop/coded_lock/coded_lock.runs/design_1_cnt_0_0_synth_1/design_1_cnt_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_cnt_0_0_utilization_synth.rpt -pb design_1_cnt_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.575 . Memory (MB): peak = 1228.844 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 25 22:26:16 2019...
