Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec 19 09:39:23 2018
| Host         : DESKTOP-BUFBM1N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.290        0.000                      0                   98        0.209        0.000                      0                   98        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.290        0.000                      0                   98        0.209        0.000                      0                   98        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.966ns (28.021%)  route 2.481ns (71.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.552     8.590    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    display_8x8_0/clk
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[11]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.880    display_8x8_0/color_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.966ns (28.021%)  route 2.481ns (71.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.552     8.590    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    display_8x8_0/clk
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.880    display_8x8_0/color_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.966ns (28.021%)  route 2.481ns (71.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.552     8.590    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    display_8x8_0/clk
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.880    display_8x8_0/color_data_reg[13]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.966ns (28.021%)  route 2.481ns (71.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.552     8.590    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    display_8x8_0/clk
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[14]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.880    display_8x8_0/color_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.966ns (28.021%)  route 2.481ns (71.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.552     8.590    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.505    14.846    display_8x8_0/clk
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[15]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y27          FDRE (Setup_fdre_C_CE)      -0.205    14.880    display_8x8_0/color_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.966ns (28.071%)  route 2.475ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.546     8.584    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[20]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.882    display_8x8_0/color_data_reg[20]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.966ns (28.071%)  route 2.475ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.546     8.584    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.882    display_8x8_0/color_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.966ns (28.071%)  route 2.475ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.546     8.584    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[3]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.882    display_8x8_0/color_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.966ns (28.071%)  route 2.475ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.546     8.584    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.882    display_8x8_0/color_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 display_8x8_0/op_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.966ns (28.071%)  route 2.475ns (71.929%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.621     5.142    display_8x8_0/clk
    SLICE_X0Y27          FDRE                                         r  display_8x8_0/op_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.419     5.561 r  display_8x8_0/op_count_reg[4]/Q
                         net (fo=8, routed)           0.889     6.451    display_8x8_0/op_count_reg_n_0_[4]
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.299     6.750 r  display_8x8_0/col_data_capture_INST_0_i_1/O
                         net (fo=3, routed)           0.639     7.389    display_8x8_0/col_data_capture_INST_0_i_1_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I0_O)        0.124     7.513 f  display_8x8_0/color_data[0]_i_3/O
                         net (fo=30, routed)          0.401     7.914    display_8x8_0/color_data[0]_i_3_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     8.038 r  display_8x8_0/color_data[0]_i_1/O
                         net (fo=23, routed)          0.546     8.584    display_8x8_0/color_data[0]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.507    14.848    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X3Y28          FDRE (Setup_fdre_C_CE)      -0.205    14.882    display_8x8_0/color_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  display_8x8_0/color_data_reg[6]/Q
                         net (fo=1, routed)           0.086     1.682    display_8x8_0/color_data_reg_n_0_[6]
    SLICE_X3Y28          LUT3 (Prop_lut3_I2_O)        0.102     1.784 r  display_8x8_0/color_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.784    display_8x8_0/color_data[5]_i_1_n_0
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[5]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.107     1.575    display_8x8_0/color_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_8x8_0/clk
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  display_8x8_0/color_data_reg[14]/Q
                         net (fo=1, routed)           0.086     1.682    display_8x8_0/color_data_reg_n_0_[14]
    SLICE_X1Y27          LUT2 (Prop_lut2_I1_O)        0.104     1.786 r  display_8x8_0/color_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.786    display_8x8_0/color_data[13]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    display_8x8_0/clk
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[13]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107     1.575    display_8x8_0/color_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.554%)  route 0.137ns (42.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_8x8_0/color_data_reg[20]/Q
                         net (fo=1, routed)           0.137     1.746    display_8x8_0/color_data_reg_n_0_[20]
    SLICE_X3Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  display_8x8_0/color_data[19]_i_1/O
                         net (fo=1, routed)           0.000     1.791    display_8x8_0/color_data[19]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  display_8x8_0/color_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    display_8x8_0/clk
    SLICE_X3Y27          FDRE                                         r  display_8x8_0/color_data_reg[19]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092     1.573    display_8x8_0/color_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_8x8_0/clk
    SLICE_X3Y28          FDRE                                         r  display_8x8_0/color_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_8x8_0/color_data_reg[2]/Q
                         net (fo=1, routed)           0.139     1.748    display_8x8_0/color_data_reg_n_0_[2]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.793 r  display_8x8_0/color_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    display_8x8_0/color_data[1]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  display_8x8_0/color_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    display_8x8_0/clk
    SLICE_X3Y27          FDRE                                         r  display_8x8_0/color_data_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092     1.573    display_8x8_0/color_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_8x8_0/clk
    SLICE_X2Y27          FDRE                                         r  display_8x8_0/color_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  display_8x8_0/color_data_reg[10]/Q
                         net (fo=1, routed)           0.163     1.795    display_8x8_0/color_data_reg_n_0_[10]
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.043     1.838 r  display_8x8_0/color_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.838    display_8x8_0/color_data[9]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  display_8x8_0/color_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    display_8x8_0/clk
    SLICE_X2Y27          FDRE                                         r  display_8x8_0/color_data_reg[9]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.131     1.599    display_8x8_0/color_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 display_8x8_0/color_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/color_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.177%)  route 0.100ns (28.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_8x8_0/clk
    SLICE_X2Y27          FDRE                                         r  display_8x8_0/color_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  display_8x8_0/color_data_reg[16]/Q
                         net (fo=1, routed)           0.100     1.716    display_8x8_0/color_data_reg_n_0_[16]
    SLICE_X1Y27          LUT2 (Prop_lut2_I1_O)        0.098     1.814 r  display_8x8_0/color_data[15]_i_1/O
                         net (fo=1, routed)           0.000     1.814    display_8x8_0/color_data[15]_i_1_n_0
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     1.980    display_8x8_0/clk
    SLICE_X1Y27          FDRE                                         r  display_8x8_0/color_data_reg[15]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092     1.573    display_8x8_0/color_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/clk_en_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.217%)  route 0.164ns (46.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_8x8_0/clk
    SLICE_X3Y25          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 f  display_8x8_0/cnt_clkdiv_reg[5]/Q
                         net (fo=3, routed)           0.164     1.770    display_8x8_0/cnt_clkdiv_reg__0[5]
    SLICE_X3Y26          LUT5 (Prop_lut5_I1_O)        0.045     1.815 r  display_8x8_0/clk_en_slow_i_1/O
                         net (fo=1, routed)           0.000     1.815    display_8x8_0/p_0_in
    SLICE_X3Y26          FDRE                                         r  display_8x8_0/clk_en_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.978    display_8x8_0/clk
    SLICE_X3Y26          FDRE                                         r  display_8x8_0/clk_en_slow_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091     1.570    display_8x8_0/clk_en_slow_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display_8x8_0/op_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/op_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.873%)  route 0.173ns (48.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.468    display_8x8_0/clk
    SLICE_X0Y28          FDRE                                         r  display_8x8_0/op_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display_8x8_0/op_count_reg[1]/Q
                         net (fo=12, routed)          0.173     1.782    display_8x8_0/op_count_reg_n_0_[1]
    SLICE_X1Y28          LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  display_8x8_0/op_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    display_8x8_0/data0[5]
    SLICE_X1Y28          FDRE                                         r  display_8x8_0/op_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.854     1.981    display_8x8_0/clk
    SLICE_X1Y28          FDRE                                         r  display_8x8_0/op_count_reg[5]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.092     1.573    display_8x8_0/op_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 display_8x8_0/col_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/col_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.591     1.474    display_8x8_0/clk
    SLICE_X1Y36          FDRE                                         r  display_8x8_0/col_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  display_8x8_0/col_cnt_reg[1]/Q
                         net (fo=12, routed)          0.180     1.796    display_8x8_0/col_num[1]
    SLICE_X1Y36          LUT4 (Prop_lut4_I0_O)        0.042     1.838 r  display_8x8_0/col_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    display_8x8_0/col_cnt[2]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  display_8x8_0/col_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.861     1.988    display_8x8_0/clk
    SLICE_X1Y36          FDRE                                         r  display_8x8_0/col_cnt_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y36          FDRE (Hold_fdre_C_D)         0.107     1.581    display_8x8_0/col_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 display_8x8_0/cnt_clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_8x8_0/cnt_clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.465    display_8x8_0/clk
    SLICE_X3Y25          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  display_8x8_0/cnt_clkdiv_reg[0]/Q
                         net (fo=8, routed)           0.181     1.787    display_8x8_0/cnt_clkdiv_reg__0[0]
    SLICE_X3Y25          LUT4 (Prop_lut4_I1_O)        0.043     1.830 r  display_8x8_0/cnt_clkdiv[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    display_8x8_0/p_0_in__0[3]
    SLICE_X3Y25          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     1.977    display_8x8_0/clk
    SLICE_X3Y25          FDRE                                         r  display_8x8_0/cnt_clkdiv_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.107     1.572    display_8x8_0/cnt_clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y26    display_8x8_0/clk_en_slow_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    display_8x8_0/clk_en_slow_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    display_8x8_0/bit_sent_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y26    display_8x8_0/clk_en_slow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25    display_8x8_0/cnt_clkdiv_reg[3]/C



