<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Multi Corner Report Max Delay Analysis
</title>
<text>SmartTime Version 2023.2.0.8</text>
<text>Microchip Technology Inc. - Microchip Libero Software Release v2023.2 (Version 2023.2.0.8)</text>
<text>Date: Mon Mar 17 14:08:53 2025
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>DEFAULT_6BA5ED31DBDDB144872513</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>PolarFireSoC</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>MPFS025T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCVG484</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>0.97 - 1.03 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Post-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell>Production</cell>
</row>
<row>
 <cell>Multi Corner Report Operating Conditions</cell>
 <cell>slow_lv_lt,fast_hv_lt,slow_lv_ht</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_0_CLK_M2F</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_0_CLK_M2F</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_1_CLK_M2F</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_1_CLK_M2F</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD:Y_DIV</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>7.223</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell>3.250</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</cell>
 <cell>20.000</cell>
 <cell>50.000</cell>
 <cell>2.480</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>osc_rc160mhz</cell>
 <cell>6.250</cell>
 <cell>160.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>XCVR_0A_REFCLK_P</cell>
 <cell>10.000</cell>
 <cell>100.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2</cell>
 <cell>8.000</cell>
 <cell>125.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0</cell>
 <cell>203.459</cell>
 <cell>4.915</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Worst Slack (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell></cell>
 <cell></cell>
</row>
</table>
</section>
<section>
<name>Clock Domain BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_0_CLK_M2F</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_0_CLK_M2F</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_1_CLK_M2F</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:SPI_1_CLK_M2F</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD:Y_DIV</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3:CLK</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:D</cell>
 <cell>0.557</cell>
 <cell>7.223</cell>
 <cell>5.983</cell>
 <cell>13.206</cell>
 <cell>0.000</cell>
 <cell>0.642</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_0:CLK</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_1:D</cell>
 <cell>0.555</cell>
 <cell>7.301</cell>
 <cell>5.985</cell>
 <cell>13.286</cell>
 <cell>0.000</cell>
 <cell>0.564</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_12:CLK</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_13:D</cell>
 <cell>0.536</cell>
 <cell>7.318</cell>
 <cell>6.003</cell>
 <cell>13.321</cell>
 <cell>0.000</cell>
 <cell>0.547</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_5:CLK</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_6:D</cell>
 <cell>0.536</cell>
 <cell>7.320</cell>
 <cell>5.991</cell>
 <cell>13.311</cell>
 <cell>0.000</cell>
 <cell>0.545</cell>
 <cell>slow_lv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_14:CLK</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:D</cell>
 <cell>0.535</cell>
 <cell>7.321</cell>
 <cell>5.990</cell>
 <cell>13.311</cell>
 <cell>0.000</cell>
 <cell>0.544</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.206</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>5.983</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.223</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.227</cell>
 <cell>3.227</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.474</cell>
 <cell>3.701</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.153</cell>
 <cell>3.854</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.387</cell>
 <cell>4.241</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>4.504</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.296</cell>
 <cell>4.800</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.066</cell>
 <cell>4.866</cell>
 <cell>4</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.560</cell>
 <cell>5.426</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.264</cell>
 <cell>5.690</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:D</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_3_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.293</cell>
 <cell>5.983</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5.983</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.919</cell>
 <cell>10.919</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.431</cell>
 <cell>11.350</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.133</cell>
 <cell>11.483</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.352</cell>
 <cell>11.835</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>12.074</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.267</cell>
 <cell>12.341</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>12.393</cell>
 <cell>12</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.518</cell>
 <cell>12.911</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.430</cell>
 <cell>13.341</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>13.206</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_4:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>13.206</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.206</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:CLK</cell>
 <cell>USB0_RESETB</cell>
 <cell>5.741</cell>
 <cell></cell>
 <cell>11.208</cell>
 <cell></cell>
 <cell>11.208</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:CLK</cell>
 <cell>PHY_RSTn</cell>
 <cell>5.239</cell>
 <cell></cell>
 <cell>10.706</cell>
 <cell></cell>
 <cell>10.706</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: USB0_RESETB</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>11.208</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.166</cell>
 <cell>3.166</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.466</cell>
 <cell>3.632</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>3.789</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>4.213</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.265</cell>
 <cell>4.478</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.300</cell>
 <cell>4.778</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>4.841</cell>
 <cell>12</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_0/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.626</cell>
 <cell>5.467</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_0_RESET/CORERESET_0/dff_15:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>5.689</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB0_RESETB_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>USB0_RESETB_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.264</cell>
 <cell>7.953</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB0_RESETB_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.918</cell>
 <cell>8.871</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB0_RESETB_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>USB0_RESETB_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.871</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB0_RESETB_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.337</cell>
 <cell>11.208</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>USB0_RESETB</cell>
 <cell>net</cell>
 <cell>USB0_RESETB</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>11.208</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11.208</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>USB0_RESETB</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0:AXI_CLK</cell>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN</cell>
 <cell>4.441</cell>
 <cell>3.250</cell>
 <cell>10.130</cell>
 <cell>13.380</cell>
 <cell>0.018</cell>
 <cell>4.615</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0:AXI_CLK</cell>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[75]:EN</cell>
 <cell>4.092</cell>
 <cell>3.254</cell>
 <cell>9.781</cell>
 <cell>13.035</cell>
 <cell>0.152</cell>
 <cell>4.611</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0:AXI_CLK</cell>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[69]:EN</cell>
 <cell>4.092</cell>
 <cell>3.254</cell>
 <cell>9.781</cell>
 <cell>13.035</cell>
 <cell>0.152</cell>
 <cell>4.611</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0:AXI_CLK</cell>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[76]:EN</cell>
 <cell>4.091</cell>
 <cell>3.255</cell>
 <cell>9.780</cell>
 <cell>13.035</cell>
 <cell>0.152</cell>
 <cell>4.610</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0:AXI_CLK</cell>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[72]:EN</cell>
 <cell>4.091</cell>
 <cell>3.255</cell>
 <cell>9.780</cell>
 <cell>13.035</cell>
 <cell>0.152</cell>
 <cell>4.610</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0:AXI_CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.380</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>10.130</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.250</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.165</cell>
 <cell>3.165</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.473</cell>
 <cell>3.638</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>3.795</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>4.210</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>4.473</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB2:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.290</cell>
 <cell>4.763</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>4.826</cell>
 <cell>328</cell>
 <cell>f</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_COMMON_INSTANCE:AXI_CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.863</cell>
 <cell>5.689</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_COMMON_INSTANCE:AXI_CLK_OUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:PCIE_COMMON</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.689</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0:AXI_CLK</cell>
 <cell>net</cell>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/AXI_CLK_OUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>5.689</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE/PF_PCIE_C0_0/PCIE_0:S_AWREADY</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:PCIE</cell>
 <cell>+</cell>
 <cell>1.055</cell>
 <cell>6.744</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoWr:B</cell>
 <cell>net</cell>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR_AXI4mslave0_AWREADY</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.962</cell>
 <cell>8.706</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoWr:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>8.766</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_RNO:A</cell>
 <cell>net</cell>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/fifoWr_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.555</cell>
 <cell>9.321</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_RNO:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>9.381</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN</cell>
 <cell>net</cell>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0_we</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.749</cell>
 <cell>10.130</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.130</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.864</cell>
 <cell>10.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.431</cell>
 <cell>11.295</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>11.431</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.377</cell>
 <cell>11.808</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>12.047</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.267</cell>
 <cell>12.314</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>12.367</cell>
 <cell>948</cell>
 <cell>f</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.740</cell>
 <cell>13.107</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.426</cell>
 <cell>13.533</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>13.398</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>M2_INTERFACE_0/FIC1_INITIATOR/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP:W_EN</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:RAM64x12_IP</cell>
 <cell>-</cell>
 <cell>0.018</cell>
 <cell>13.380</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.380</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28]:ALn</cell>
 <cell>2.550</cell>
 <cell>4.960</cell>
 <cell>7.979</cell>
 <cell>12.939</cell>
 <cell>0.248</cell>
 <cell>2.905</cell>
 <cell>0.107</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[23]:ALn</cell>
 <cell>2.550</cell>
 <cell>4.960</cell>
 <cell>7.979</cell>
 <cell>12.939</cell>
 <cell>0.248</cell>
 <cell>2.905</cell>
 <cell>0.107</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[22]:ALn</cell>
 <cell>2.551</cell>
 <cell>4.960</cell>
 <cell>7.980</cell>
 <cell>12.940</cell>
 <cell>0.248</cell>
 <cell>2.905</cell>
 <cell>0.106</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[35]:ALn</cell>
 <cell>2.550</cell>
 <cell>4.960</cell>
 <cell>7.979</cell>
 <cell>12.939</cell>
 <cell>0.248</cell>
 <cell>2.905</cell>
 <cell>0.107</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[32]:ALn</cell>
 <cell>2.551</cell>
 <cell>4.960</cell>
 <cell>7.980</cell>
 <cell>12.940</cell>
 <cell>0.248</cell>
 <cell>2.905</cell>
 <cell>0.106</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>7.979</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4.960</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.165</cell>
 <cell>3.165</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.473</cell>
 <cell>3.638</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>3.795</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.415</cell>
 <cell>4.210</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.263</cell>
 <cell>4.473</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB0:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.295</cell>
 <cell>4.768</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>4.831</cell>
 <cell>948</cell>
 <cell>f</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB0_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.598</cell>
 <cell>5.429</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.248</cell>
 <cell>5.677</cell>
 <cell>1020</cell>
 <cell>r</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28]:ALn</cell>
 <cell>net</cell>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/arst_aclk_sync/sysReset_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.302</cell>
 <cell>7.979</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7.979</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT1</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>8.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.864</cell>
 <cell>10.864</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.431</cell>
 <cell>11.295</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>11.431</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.377</cell>
 <cell>11.808</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>12.047</cell>
 <cell>5</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB3:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>12.306</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB3:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>12.359</cell>
 <cell>242</cell>
 <cell>f</cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28]:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_4/U0_RGB1_RGB3_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>12.896</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.426</cell>
 <cell>13.322</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>13.187</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>M2_INTERFACE_0/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.248</cell>
 <cell>12.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12.939</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_PCLK</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[24]</cell>
 <cell>7.490</cell>
 <cell>2.480</cell>
 <cell>13.738</cell>
 <cell>16.218</cell>
 <cell>-0.225</cell>
 <cell>14.770</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_PCLK</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[26]</cell>
 <cell>7.527</cell>
 <cell>2.505</cell>
 <cell>13.775</cell>
 <cell>16.280</cell>
 <cell>-0.287</cell>
 <cell>14.720</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_PCLK</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[28]</cell>
 <cell>7.520</cell>
 <cell>2.522</cell>
 <cell>13.768</cell>
 <cell>16.290</cell>
 <cell>-0.297</cell>
 <cell>14.686</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_PCLK</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[5]</cell>
 <cell>7.420</cell>
 <cell>2.542</cell>
 <cell>13.668</cell>
 <cell>16.210</cell>
 <cell>-0.217</cell>
 <cell>14.646</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_PCLK</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[9]</cell>
 <cell>7.472</cell>
 <cell>2.638</cell>
 <cell>13.720</cell>
 <cell>16.358</cell>
 <cell>-0.365</cell>
 <cell>14.454</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_PCLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[24]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.218</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.738</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.480</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT3</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.176</cell>
 <cell>3.176</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_12</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.992</cell>
 <cell>4.168</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>4.325</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>4.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.265</cell>
 <cell>5.014</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>5.302</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>5.365</cell>
 <cell>1312</cell>
 <cell>f</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_PCLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.883</cell>
 <cell>6.248</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PADDR[24]</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:MSS</cell>
 <cell>+</cell>
 <cell>1.747</cell>
 <cell>7.995</cell>
 <cell>8</cell>
 <cell>r</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/iPSELS_0_a3[1]:A</cell>
 <cell>net</cell>
 <cell>BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PADDR[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.614</cell>
 <cell>9.609</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/FIC3_INITIATOR_inst_0/FIC3_INITIATOR_0/iPSELS_0_a3[1]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.230</cell>
 <cell>9.839</cell>
 <cell>4</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/iPSELS_0_a2_0[2]:A</cell>
 <cell>net</cell>
 <cell>BVF_RISCV_SUBSYSTEM_CAPE_APB_MTARGET_PSELx</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.074</cell>
 <cell>9.913</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/iPSELS_0_a2_0[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG2</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>9.973</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/iPSELS_0_a2_0_a2[2]:C</cell>
 <cell>net</cell>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/N_433</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.588</cell>
 <cell>10.561</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/iPSELS_0_a2_0_a2[2]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.060</cell>
 <cell>10.621</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a4_1_a2[16]:B</cell>
 <cell>net</cell>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0_APBmslave2_PSELx</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>10.794</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a4_1_a2[16]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>10.951</cell>
 <cell>15</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[24]:C</cell>
 <cell>net</cell>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/N_307</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.621</cell>
 <cell>11.572</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/CoreAPB3_CAPE_0/CoreAPB3_CAPE_0/u_mux_p_to_b3/PRDATA_0_iv_0_a2_1[24]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG3</cell>
 <cell>+</cell>
 <cell>0.153</cell>
 <cell>11.725</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1[24]:D</cell>
 <cell>net</cell>
 <cell>CAPE_inst_0_N_304</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.144</cell>
 <cell>11.869</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1[24]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.082</cell>
 <cell>11.951</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0[24]:D</cell>
 <cell>net</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0_1_Z[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.286</cell>
 <cell>12.237</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0_a3_0[24]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.084</cell>
 <cell>12.321</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0[24]:D</cell>
 <cell>net</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/N_84</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.105</cell>
 <cell>12.426</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/APB_ARBITER_0/in_prdata_0[24]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG4</cell>
 <cell>+</cell>
 <cell>0.153</cell>
 <cell>12.579</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[24]</cell>
 <cell>net</cell>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_FIC_3_APB_INITIATOR_PRDATA[24]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.159</cell>
 <cell>13.738</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.738</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT3</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.866</cell>
 <cell>12.866</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_12</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.874</cell>
 <cell>13.740</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.149</cell>
 <cell>13.889</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.358</cell>
 <cell>14.247</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.220</cell>
 <cell>14.467</cell>
 <cell>6</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.258</cell>
 <cell>14.725</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.055</cell>
 <cell>14.780</cell>
 <cell>1312</cell>
 <cell>r</cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_PCLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.645</cell>
 <cell>15.425</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.703</cell>
 <cell>16.128</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>15.993</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>BVF_RISCV_SUBSYSTEM_inst_0/PF_SOC_MSS_inst_0/I_MSS:FIC_3_APB_M_PRDATA[24]</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:MSS</cell>
 <cell>-</cell>
 <cell>-0.225</cell>
 <cell>16.218</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.218</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Setup</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Setup (ns)</cell>
 <cell>External Setup (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>P8_PIN36</cell>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin1:D</cell>
 <cell>3.403</cell>
 <cell></cell>
 <cell>3.403</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.235</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>P8_PIN43</cell>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_12_.gpin1:D</cell>
 <cell>3.339</cell>
 <cell></cell>
 <cell>3.339</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.196</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>P9_PIN15</cell>
 <cell>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_4_.gpin1:D</cell>
 <cell>3.260</cell>
 <cell></cell>
 <cell>3.260</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.111</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>P8_PIN44</cell>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_13_.gpin1:D</cell>
 <cell>3.252</cell>
 <cell></cell>
 <cell>3.252</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.111</cell>
 <cell>fast_hv_lt</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>P9_PIN25</cell>
 <cell>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS_12_.gpin1:D</cell>
 <cell>3.101</cell>
 <cell></cell>
 <cell>3.101</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>-0.064</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: P8_PIN36</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin1:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>3.403</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>P8_PIN36</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/GPIO_5_BIBUF/U_IOPAD:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>1.073</cell>
 <cell>1.073</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/GPIO_5_BIBUF/U_IOBI:YIN</cell>
 <cell>net</cell>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/GPIO_5_BIBUF/YIN</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>1.073</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/GPIO_5_BIBUF/U_IOBI:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOBI_IB_OB_EB</cell>
 <cell>+</cell>
 <cell>0.131</cell>
 <cell>1.204</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin1:D</cell>
 <cell>net</cell>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/GPIO_5_BIBUF_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.199</cell>
 <cell>3.403</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3.403</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT3</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.629</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_12</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.553</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.087</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.244</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>N/C</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.165</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.036</cell>
 <cell>N/C</cell>
 <cell>1312</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin1:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.303</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS_5_.gpin1:D</cell>
 <cell>Library setup time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>fast_hv_lt</cell>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:CLK</cell>
 <cell>P9_PIN15</cell>
 <cell>7.270</cell>
 <cell></cell>
 <cell>13.245</cell>
 <cell></cell>
 <cell>13.245</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS[11].APB_32.GPOUT_reg[11]:CLK</cell>
 <cell>P8_PIN42</cell>
 <cell>7.158</cell>
 <cell></cell>
 <cell>13.105</cell>
 <cell></cell>
 <cell>13.105</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</cell>
 <cell>P9_PIN12</cell>
 <cell>7.146</cell>
 <cell></cell>
 <cell>13.094</cell>
 <cell></cell>
 <cell>13.094</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation[2].genblk1.PWM_int[2]:CLK</cell>
 <cell>P9_PIN16</cell>
 <cell>7.114</cell>
 <cell></cell>
 <cell>13.087</cell>
 <cell></cell>
 <cell>13.087</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk6.corepwm_pwm_gen/PWM_output_generation[1].genblk1.PWM_int[1]:CLK</cell>
 <cell>P9_PIN14</cell>
 <cell>6.987</cell>
 <cell></cell>
 <cell>12.947</cell>
 <cell></cell>
 <cell>12.947</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: P9_PIN15</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>13.245</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT3</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.176</cell>
 <cell>3.176</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_12</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.992</cell>
 <cell>4.168</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>4.325</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>4.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.265</cell>
 <cell>5.014</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>5.302</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>5.365</cell>
 <cell>1312</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.610</cell>
 <cell>5.975</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CAPE_inst_0/P9_GPIO_0/CoreGPIO_P9_0/CoreGPIO_P9_0/xhdl1.GEN_BITS[4].APB_32.GPOUT_reg[4]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.222</cell>
 <cell>6.197</cell>
 <cell>2</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P9_GPIO_0/GPIO_4_BIBUF/U_IOBI:D</cell>
 <cell>net</cell>
 <cell>CAPE_inst_0/GPIO_OUT_net_0_0[4]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.380</cell>
 <cell>9.577</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P9_GPIO_0/GPIO_4_BIBUF/U_IOBI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOBI_IB_OB_EB</cell>
 <cell>+</cell>
 <cell>0.918</cell>
 <cell>10.495</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P9_GPIO_0/GPIO_4_BIBUF/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>CAPE_inst_0/P9_GPIO_0/GPIO_4_BIBUF/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>10.495</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/P9_GPIO_0/GPIO_4_BIBUF/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_BI</cell>
 <cell>+</cell>
 <cell>2.750</cell>
 <cell>13.245</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13.245</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>P9_PIN15</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Recovery (ns)</cell>
 <cell>Minimum Period (ns)</cell>
 <cell>Skew (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:CLK</cell>
 <cell>CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[8]:ALn</cell>
 <cell>3.327</cell>
 <cell>16.198</cell>
 <cell>9.282</cell>
 <cell>25.480</cell>
 <cell>0.248</cell>
 <cell>3.667</cell>
 <cell>0.092</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:CLK</cell>
 <cell>CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs[2].pwm_negedge_reg[42]:ALn</cell>
 <cell>3.327</cell>
 <cell>16.198</cell>
 <cell>9.282</cell>
 <cell>25.480</cell>
 <cell>0.248</cell>
 <cell>3.667</cell>
 <cell>0.092</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:CLK</cell>
 <cell>CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs[1].pwm_posedge_reg[22]:ALn</cell>
 <cell>3.327</cell>
 <cell>16.198</cell>
 <cell>9.282</cell>
 <cell>25.480</cell>
 <cell>0.248</cell>
 <cell>3.667</cell>
 <cell>0.092</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:CLK</cell>
 <cell>CAPE_inst_0/PWM_0/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_regs[2].pwm_posedge_reg[42]:ALn</cell>
 <cell>3.321</cell>
 <cell>16.198</cell>
 <cell>9.276</cell>
 <cell>25.474</cell>
 <cell>0.248</cell>
 <cell>3.667</cell>
 <cell>0.098</cell>
 <cell>slow_lv_ht</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:CLK</cell>
 <cell>CAPE_inst_0/P8_GPIO_UPPER_0/CoreGPIO_P8_UPPER_0/CoreGPIO_P8_UPPER_0/xhdl1.GEN_BITS[9].APB_32.GPOUT_reg[9]:ALn</cell>
 <cell>3.338</cell>
 <cell>16.198</cell>
 <cell>9.293</cell>
 <cell>25.491</cell>
 <cell>0.248</cell>
 <cell>3.667</cell>
 <cell>0.081</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[8]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.480</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.282</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16.198</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT3</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.176</cell>
 <cell>3.176</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_12</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.992</cell>
 <cell>4.168</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.157</cell>
 <cell>4.325</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.424</cell>
 <cell>4.749</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.265</cell>
 <cell>5.014</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>5.302</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>5.365</cell>
 <cell>1312</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.590</cell>
 <cell>5.955</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.239</cell>
 <cell>6.194</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>1.879</cell>
 <cell>8.073</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.233</cell>
 <cell>8.306</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1_RGB2:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.288</cell>
 <cell>8.594</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1_RGB2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.063</cell>
 <cell>8.657</cell>
 <cell>938</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[8]:ALn</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FIC_3_RESET_0/CORERESET_0/dff_15_rep_RNI7PT4/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.625</cell>
 <cell>9.282</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.282</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT3</cell>
 <cell>Clock Constraint</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0:OUT3</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>20.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>2.874</cell>
 <cell>22.874</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0_clkint_12</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.902</cell>
 <cell>23.776</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.136</cell>
 <cell>23.912</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.385</cell>
 <cell>24.297</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.241</cell>
 <cell>24.538</cell>
 <cell>6</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB2:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.259</cell>
 <cell>24.797</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB2:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.053</cell>
 <cell>24.850</cell>
 <cell>1090</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[8]:CLK</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/clkint_12/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>25.387</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>clock reconvergence pessimism</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.476</cell>
 <cell>25.863</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>clock jitter</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell>0.135</cell>
 <cell>25.728</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CAPE_inst_0/PWM_1/corepwm_C1_0/corepwm_C1_0/genblk3.corepwm_reg_if/gen_pos_neg_shregs[1].psh_negedge_reg[8]:ALn</cell>
 <cell>Library recovery time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>-</cell>
 <cell>0.248</cell>
 <cell>25.480</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25.480</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain osc_rc160mhz</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain XCVR_0A_REFCLK_P</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CLOCKS_AND_RESETS_inst_0/FPGA_CCC_C0_0/FPGA_CCC_C0_0/pll_inst_0/OUT2</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<text>No Path</text>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Clock Domain CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0</name>
<text></text>
<section>
<name>SET Register to Register</name>
<text>No Path</text>
</section>
<section>
<name>SET External Setup</name>
<text>No Path</text>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
 <cell>Operating Conditions</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0:OUT0</cell>
 <cell>ADC_MCLK</cell>
 <cell>5.874</cell>
 <cell></cell>
 <cell>9.512</cell>
 <cell></cell>
 <cell>9.512</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0:OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: ADC_MCLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>9.512</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0:OUT0</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell></cell>
 <cell>Clock generation</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>3.638</cell>
 <cell>3.638</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0_1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0_clkint_0</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.539</cell>
 <cell>4.177</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0_1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ICB_CLKINT</cell>
 <cell>+</cell>
 <cell>0.245</cell>
 <cell>4.422</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0_NET</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>4.422</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.236</cell>
 <cell>4.658</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0_RGB1:A</cell>
 <cell>net</cell>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0_Y</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.267</cell>
 <cell>4.925</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/clkint_0/U0_RGB1:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.068</cell>
 <cell>4.993</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>ADC_MCLK_obuf/U_IOTRI:D</cell>
 <cell>net</cell>
 <cell>ADC_MCLK_c</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.855</cell>
 <cell>5.848</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ADC_MCLK_obuf/U_IOTRI:DOUT</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOTRI_OB_EB</cell>
 <cell>+</cell>
 <cell>0.918</cell>
 <cell>6.766</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ADC_MCLK_obuf/U_IOPAD:D</cell>
 <cell>net</cell>
 <cell>ADC_MCLK_obuf/DOUT</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>6.766</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>ADC_MCLK_obuf/U_IOPAD:PAD</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:IOPAD_TRI</cell>
 <cell>+</cell>
 <cell>2.746</cell>
 <cell>9.512</cell>
 <cell>0</cell>
 <cell>f</cell>
</row>
<row>
 <cell>ADC_MCLK</cell>
 <cell>net</cell>
 <cell>ADC_MCLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>9.512</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9.512</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLOCKS_AND_RESETS_inst_0/PF_CCC_ADC_0/PF_CCC_ADC_0/pll_inst_0/OUT0</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>ADC_MCLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>slow_lv_ht</cell>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Recovery</name>
<text>No Path</text>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
