    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; GLCD_SPIM_SCB_miso_m
GLCD_SPIM_SCB_miso_m__0__DM__MASK EQU 0x38000
GLCD_SPIM_SCB_miso_m__0__DM__SHIFT EQU 15
GLCD_SPIM_SCB_miso_m__0__DR EQU CYREG_PRT0_DR
GLCD_SPIM_SCB_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_SPIM_SCB_miso_m__0__HSIOM_MASK EQU 0x00F00000
GLCD_SPIM_SCB_miso_m__0__HSIOM_SHIFT EQU 20
GLCD_SPIM_SCB_miso_m__0__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SPIM_SCB_miso_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SPIM_SCB_miso_m__0__MASK EQU 0x20
GLCD_SPIM_SCB_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_SCB_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_SCB_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_SCB_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_SCB_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_SCB_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_SCB_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_SCB_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_SCB_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_SCB_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_SCB_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_SCB_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_SCB_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_SCB_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_SCB_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_SCB_miso_m__0__PC EQU CYREG_PRT0_PC
GLCD_SPIM_SCB_miso_m__0__PC2 EQU CYREG_PRT0_PC2
GLCD_SPIM_SCB_miso_m__0__PORT EQU 0
GLCD_SPIM_SCB_miso_m__0__PS EQU CYREG_PRT0_PS
GLCD_SPIM_SCB_miso_m__0__SHIFT EQU 5
GLCD_SPIM_SCB_miso_m__DR EQU CYREG_PRT0_DR
GLCD_SPIM_SCB_miso_m__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SPIM_SCB_miso_m__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SPIM_SCB_miso_m__MASK EQU 0x20
GLCD_SPIM_SCB_miso_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_SCB_miso_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_SCB_miso_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_SCB_miso_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_SCB_miso_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_SCB_miso_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_SCB_miso_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_SCB_miso_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_SCB_miso_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_SCB_miso_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_SCB_miso_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_SCB_miso_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_SCB_miso_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_SCB_miso_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_SCB_miso_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_SCB_miso_m__PC EQU CYREG_PRT0_PC
GLCD_SPIM_SCB_miso_m__PC2 EQU CYREG_PRT0_PC2
GLCD_SPIM_SCB_miso_m__PORT EQU 0
GLCD_SPIM_SCB_miso_m__PS EQU CYREG_PRT0_PS
GLCD_SPIM_SCB_miso_m__SHIFT EQU 5

; GLCD_SPIM_SCB_mosi_m
GLCD_SPIM_SCB_mosi_m__0__DM__MASK EQU 0x07
GLCD_SPIM_SCB_mosi_m__0__DM__SHIFT EQU 0
GLCD_SPIM_SCB_mosi_m__0__DR EQU CYREG_PRT3_DR
GLCD_SPIM_SCB_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_SPIM_SCB_mosi_m__0__HSIOM_MASK EQU 0x0000000F
GLCD_SPIM_SCB_mosi_m__0__HSIOM_SHIFT EQU 0
GLCD_SPIM_SCB_mosi_m__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SPIM_SCB_mosi_m__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SPIM_SCB_mosi_m__0__MASK EQU 0x01
GLCD_SPIM_SCB_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_mosi_m__0__OUT_SEL_SHIFT EQU 0
GLCD_SPIM_SCB_mosi_m__0__OUT_SEL_VAL EQU -1
GLCD_SPIM_SCB_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SPIM_SCB_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SPIM_SCB_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SPIM_SCB_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SPIM_SCB_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SPIM_SCB_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SPIM_SCB_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SPIM_SCB_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SPIM_SCB_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SPIM_SCB_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SPIM_SCB_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SPIM_SCB_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SPIM_SCB_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SPIM_SCB_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SPIM_SCB_mosi_m__0__PC EQU CYREG_PRT3_PC
GLCD_SPIM_SCB_mosi_m__0__PC2 EQU CYREG_PRT3_PC2
GLCD_SPIM_SCB_mosi_m__0__PORT EQU 3
GLCD_SPIM_SCB_mosi_m__0__PS EQU CYREG_PRT3_PS
GLCD_SPIM_SCB_mosi_m__0__SHIFT EQU 0
GLCD_SPIM_SCB_mosi_m__DR EQU CYREG_PRT3_DR
GLCD_SPIM_SCB_mosi_m__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SPIM_SCB_mosi_m__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SPIM_SCB_mosi_m__MASK EQU 0x01
GLCD_SPIM_SCB_mosi_m__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SPIM_SCB_mosi_m__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SPIM_SCB_mosi_m__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_mosi_m__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SPIM_SCB_mosi_m__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SPIM_SCB_mosi_m__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SPIM_SCB_mosi_m__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SPIM_SCB_mosi_m__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SPIM_SCB_mosi_m__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SPIM_SCB_mosi_m__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SPIM_SCB_mosi_m__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SPIM_SCB_mosi_m__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SPIM_SCB_mosi_m__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SPIM_SCB_mosi_m__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SPIM_SCB_mosi_m__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SPIM_SCB_mosi_m__PC EQU CYREG_PRT3_PC
GLCD_SPIM_SCB_mosi_m__PC2 EQU CYREG_PRT3_PC2
GLCD_SPIM_SCB_mosi_m__PORT EQU 3
GLCD_SPIM_SCB_mosi_m__PS EQU CYREG_PRT3_PS
GLCD_SPIM_SCB_mosi_m__SHIFT EQU 0

; GLCD_SPIM_SCB_SCBCLK
GLCD_SPIM_SCB_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
GLCD_SPIM_SCB_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
GLCD_SPIM_SCB_SCBCLK__ENABLE_MASK EQU 0x80000000
GLCD_SPIM_SCB_SCBCLK__MASK EQU 0x80000000
GLCD_SPIM_SCB_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; GLCD_SPIM_SCB_sclk_m
GLCD_SPIM_SCB_sclk_m__0__DM__MASK EQU 0x1C0000
GLCD_SPIM_SCB_sclk_m__0__DM__SHIFT EQU 18
GLCD_SPIM_SCB_sclk_m__0__DR EQU CYREG_PRT0_DR
GLCD_SPIM_SCB_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_SPIM_SCB_sclk_m__0__HSIOM_MASK EQU 0x0F000000
GLCD_SPIM_SCB_sclk_m__0__HSIOM_SHIFT EQU 24
GLCD_SPIM_SCB_sclk_m__0__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SPIM_SCB_sclk_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SPIM_SCB_sclk_m__0__MASK EQU 0x40
GLCD_SPIM_SCB_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_SCB_sclk_m__0__OUT_SEL_SHIFT EQU 12
GLCD_SPIM_SCB_sclk_m__0__OUT_SEL_VAL EQU -1
GLCD_SPIM_SCB_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_SCB_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_SCB_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_SCB_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_SCB_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_SCB_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_SCB_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_SCB_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_SCB_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_SCB_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_SCB_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_SCB_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_SCB_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_SCB_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_SCB_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_SCB_sclk_m__0__PC EQU CYREG_PRT0_PC
GLCD_SPIM_SCB_sclk_m__0__PC2 EQU CYREG_PRT0_PC2
GLCD_SPIM_SCB_sclk_m__0__PORT EQU 0
GLCD_SPIM_SCB_sclk_m__0__PS EQU CYREG_PRT0_PS
GLCD_SPIM_SCB_sclk_m__0__SHIFT EQU 6
GLCD_SPIM_SCB_sclk_m__DR EQU CYREG_PRT0_DR
GLCD_SPIM_SCB_sclk_m__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SPIM_SCB_sclk_m__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SPIM_SCB_sclk_m__MASK EQU 0x40
GLCD_SPIM_SCB_sclk_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_SCB_sclk_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_SCB_sclk_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_SCB_sclk_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_SCB_sclk_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_SCB_sclk_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_SCB_sclk_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_SCB_sclk_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_SCB_sclk_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_SCB_sclk_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_SCB_sclk_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_SCB_sclk_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_SCB_sclk_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_SCB_sclk_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_SCB_sclk_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_SCB_sclk_m__PC EQU CYREG_PRT0_PC
GLCD_SPIM_SCB_sclk_m__PC2 EQU CYREG_PRT0_PC2
GLCD_SPIM_SCB_sclk_m__PORT EQU 0
GLCD_SPIM_SCB_sclk_m__PS EQU CYREG_PRT0_PS
GLCD_SPIM_SCB_sclk_m__SHIFT EQU 6

; GLCD_SPIM_SCB_ss0_m
GLCD_SPIM_SCB_ss0_m__0__DM__MASK EQU 0xE00000
GLCD_SPIM_SCB_ss0_m__0__DM__SHIFT EQU 21
GLCD_SPIM_SCB_ss0_m__0__DR EQU CYREG_PRT0_DR
GLCD_SPIM_SCB_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_SPIM_SCB_ss0_m__0__HSIOM_MASK EQU 0xF0000000
GLCD_SPIM_SCB_ss0_m__0__HSIOM_SHIFT EQU 28
GLCD_SPIM_SCB_ss0_m__0__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SPIM_SCB_ss0_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SPIM_SCB_ss0_m__0__MASK EQU 0x80
GLCD_SPIM_SCB_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_SCB_ss0_m__0__OUT_SEL_SHIFT EQU 14
GLCD_SPIM_SCB_ss0_m__0__OUT_SEL_VAL EQU -1
GLCD_SPIM_SCB_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_SCB_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_SCB_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_SCB_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_SCB_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_SCB_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_SCB_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_SCB_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_SCB_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_SCB_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_SCB_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_SCB_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_SCB_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_SCB_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_SCB_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_SCB_ss0_m__0__PC EQU CYREG_PRT0_PC
GLCD_SPIM_SCB_ss0_m__0__PC2 EQU CYREG_PRT0_PC2
GLCD_SPIM_SCB_ss0_m__0__PORT EQU 0
GLCD_SPIM_SCB_ss0_m__0__PS EQU CYREG_PRT0_PS
GLCD_SPIM_SCB_ss0_m__0__SHIFT EQU 7
GLCD_SPIM_SCB_ss0_m__DR EQU CYREG_PRT0_DR
GLCD_SPIM_SCB_ss0_m__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SPIM_SCB_ss0_m__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SPIM_SCB_ss0_m__MASK EQU 0x80
GLCD_SPIM_SCB_ss0_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SPIM_SCB_ss0_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SPIM_SCB_ss0_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SPIM_SCB_ss0_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SPIM_SCB_ss0_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SPIM_SCB_ss0_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SPIM_SCB_ss0_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SPIM_SCB_ss0_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SPIM_SCB_ss0_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SPIM_SCB_ss0_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SPIM_SCB_ss0_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SPIM_SCB_ss0_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SPIM_SCB_ss0_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SPIM_SCB_ss0_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SPIM_SCB_ss0_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SPIM_SCB_ss0_m__PC EQU CYREG_PRT0_PC
GLCD_SPIM_SCB_ss0_m__PC2 EQU CYREG_PRT0_PC2
GLCD_SPIM_SCB_ss0_m__PORT EQU 0
GLCD_SPIM_SCB_ss0_m__PS EQU CYREG_PRT0_PS
GLCD_SPIM_SCB_ss0_m__SHIFT EQU 7

; GLCD_SPIM_SCB_ss1_m
GLCD_SPIM_SCB_ss1_m__0__DM__MASK EQU 0x7000
GLCD_SPIM_SCB_ss1_m__0__DM__SHIFT EQU 12
GLCD_SPIM_SCB_ss1_m__0__DR EQU CYREG_PRT3_DR
GLCD_SPIM_SCB_ss1_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_SPIM_SCB_ss1_m__0__HSIOM_MASK EQU 0x000F0000
GLCD_SPIM_SCB_ss1_m__0__HSIOM_SHIFT EQU 16
GLCD_SPIM_SCB_ss1_m__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SPIM_SCB_ss1_m__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SPIM_SCB_ss1_m__0__MASK EQU 0x10
GLCD_SPIM_SCB_ss1_m__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss1_m__0__OUT_SEL_SHIFT EQU 8
GLCD_SPIM_SCB_ss1_m__0__OUT_SEL_VAL EQU -1
GLCD_SPIM_SCB_ss1_m__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SPIM_SCB_ss1_m__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SPIM_SCB_ss1_m__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss1_m__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SPIM_SCB_ss1_m__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SPIM_SCB_ss1_m__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SPIM_SCB_ss1_m__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SPIM_SCB_ss1_m__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SPIM_SCB_ss1_m__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SPIM_SCB_ss1_m__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SPIM_SCB_ss1_m__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SPIM_SCB_ss1_m__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SPIM_SCB_ss1_m__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SPIM_SCB_ss1_m__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SPIM_SCB_ss1_m__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SPIM_SCB_ss1_m__0__PC EQU CYREG_PRT3_PC
GLCD_SPIM_SCB_ss1_m__0__PC2 EQU CYREG_PRT3_PC2
GLCD_SPIM_SCB_ss1_m__0__PORT EQU 3
GLCD_SPIM_SCB_ss1_m__0__PS EQU CYREG_PRT3_PS
GLCD_SPIM_SCB_ss1_m__0__SHIFT EQU 4
GLCD_SPIM_SCB_ss1_m__DR EQU CYREG_PRT3_DR
GLCD_SPIM_SCB_ss1_m__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SPIM_SCB_ss1_m__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SPIM_SCB_ss1_m__MASK EQU 0x10
GLCD_SPIM_SCB_ss1_m__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SPIM_SCB_ss1_m__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SPIM_SCB_ss1_m__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss1_m__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SPIM_SCB_ss1_m__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SPIM_SCB_ss1_m__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SPIM_SCB_ss1_m__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SPIM_SCB_ss1_m__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SPIM_SCB_ss1_m__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SPIM_SCB_ss1_m__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SPIM_SCB_ss1_m__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SPIM_SCB_ss1_m__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SPIM_SCB_ss1_m__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SPIM_SCB_ss1_m__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SPIM_SCB_ss1_m__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SPIM_SCB_ss1_m__PC EQU CYREG_PRT3_PC
GLCD_SPIM_SCB_ss1_m__PC2 EQU CYREG_PRT3_PC2
GLCD_SPIM_SCB_ss1_m__PORT EQU 3
GLCD_SPIM_SCB_ss1_m__PS EQU CYREG_PRT3_PS
GLCD_SPIM_SCB_ss1_m__SHIFT EQU 4

; GLCD_SPIM_SCB_ss2_m
GLCD_SPIM_SCB_ss2_m__0__DM__MASK EQU 0x38000
GLCD_SPIM_SCB_ss2_m__0__DM__SHIFT EQU 15
GLCD_SPIM_SCB_ss2_m__0__DR EQU CYREG_PRT3_DR
GLCD_SPIM_SCB_ss2_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_SPIM_SCB_ss2_m__0__HSIOM_MASK EQU 0x00F00000
GLCD_SPIM_SCB_ss2_m__0__HSIOM_SHIFT EQU 20
GLCD_SPIM_SCB_ss2_m__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SPIM_SCB_ss2_m__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SPIM_SCB_ss2_m__0__MASK EQU 0x20
GLCD_SPIM_SCB_ss2_m__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss2_m__0__OUT_SEL_SHIFT EQU 10
GLCD_SPIM_SCB_ss2_m__0__OUT_SEL_VAL EQU -1
GLCD_SPIM_SCB_ss2_m__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SPIM_SCB_ss2_m__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SPIM_SCB_ss2_m__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss2_m__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SPIM_SCB_ss2_m__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SPIM_SCB_ss2_m__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SPIM_SCB_ss2_m__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SPIM_SCB_ss2_m__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SPIM_SCB_ss2_m__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SPIM_SCB_ss2_m__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SPIM_SCB_ss2_m__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SPIM_SCB_ss2_m__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SPIM_SCB_ss2_m__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SPIM_SCB_ss2_m__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SPIM_SCB_ss2_m__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SPIM_SCB_ss2_m__0__PC EQU CYREG_PRT3_PC
GLCD_SPIM_SCB_ss2_m__0__PC2 EQU CYREG_PRT3_PC2
GLCD_SPIM_SCB_ss2_m__0__PORT EQU 3
GLCD_SPIM_SCB_ss2_m__0__PS EQU CYREG_PRT3_PS
GLCD_SPIM_SCB_ss2_m__0__SHIFT EQU 5
GLCD_SPIM_SCB_ss2_m__DR EQU CYREG_PRT3_DR
GLCD_SPIM_SCB_ss2_m__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SPIM_SCB_ss2_m__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SPIM_SCB_ss2_m__MASK EQU 0x20
GLCD_SPIM_SCB_ss2_m__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SPIM_SCB_ss2_m__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SPIM_SCB_ss2_m__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss2_m__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SPIM_SCB_ss2_m__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SPIM_SCB_ss2_m__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SPIM_SCB_ss2_m__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SPIM_SCB_ss2_m__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SPIM_SCB_ss2_m__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SPIM_SCB_ss2_m__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SPIM_SCB_ss2_m__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SPIM_SCB_ss2_m__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SPIM_SCB_ss2_m__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SPIM_SCB_ss2_m__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SPIM_SCB_ss2_m__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SPIM_SCB_ss2_m__PC EQU CYREG_PRT3_PC
GLCD_SPIM_SCB_ss2_m__PC2 EQU CYREG_PRT3_PC2
GLCD_SPIM_SCB_ss2_m__PORT EQU 3
GLCD_SPIM_SCB_ss2_m__PS EQU CYREG_PRT3_PS
GLCD_SPIM_SCB_ss2_m__SHIFT EQU 5

; GLCD_SPIM_SCB_ss3_m
GLCD_SPIM_SCB_ss3_m__0__DM__MASK EQU 0x1C0000
GLCD_SPIM_SCB_ss3_m__0__DM__SHIFT EQU 18
GLCD_SPIM_SCB_ss3_m__0__DR EQU CYREG_PRT3_DR
GLCD_SPIM_SCB_ss3_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_SPIM_SCB_ss3_m__0__HSIOM_MASK EQU 0x0F000000
GLCD_SPIM_SCB_ss3_m__0__HSIOM_SHIFT EQU 24
GLCD_SPIM_SCB_ss3_m__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SPIM_SCB_ss3_m__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SPIM_SCB_ss3_m__0__MASK EQU 0x40
GLCD_SPIM_SCB_ss3_m__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss3_m__0__OUT_SEL_SHIFT EQU 12
GLCD_SPIM_SCB_ss3_m__0__OUT_SEL_VAL EQU -1
GLCD_SPIM_SCB_ss3_m__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SPIM_SCB_ss3_m__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SPIM_SCB_ss3_m__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss3_m__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SPIM_SCB_ss3_m__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SPIM_SCB_ss3_m__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SPIM_SCB_ss3_m__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SPIM_SCB_ss3_m__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SPIM_SCB_ss3_m__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SPIM_SCB_ss3_m__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SPIM_SCB_ss3_m__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SPIM_SCB_ss3_m__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SPIM_SCB_ss3_m__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SPIM_SCB_ss3_m__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SPIM_SCB_ss3_m__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SPIM_SCB_ss3_m__0__PC EQU CYREG_PRT3_PC
GLCD_SPIM_SCB_ss3_m__0__PC2 EQU CYREG_PRT3_PC2
GLCD_SPIM_SCB_ss3_m__0__PORT EQU 3
GLCD_SPIM_SCB_ss3_m__0__PS EQU CYREG_PRT3_PS
GLCD_SPIM_SCB_ss3_m__0__SHIFT EQU 6
GLCD_SPIM_SCB_ss3_m__DR EQU CYREG_PRT3_DR
GLCD_SPIM_SCB_ss3_m__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SPIM_SCB_ss3_m__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SPIM_SCB_ss3_m__MASK EQU 0x40
GLCD_SPIM_SCB_ss3_m__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SPIM_SCB_ss3_m__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SPIM_SCB_ss3_m__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SPIM_SCB_ss3_m__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SPIM_SCB_ss3_m__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SPIM_SCB_ss3_m__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SPIM_SCB_ss3_m__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SPIM_SCB_ss3_m__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SPIM_SCB_ss3_m__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SPIM_SCB_ss3_m__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SPIM_SCB_ss3_m__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SPIM_SCB_ss3_m__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SPIM_SCB_ss3_m__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SPIM_SCB_ss3_m__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SPIM_SCB_ss3_m__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SPIM_SCB_ss3_m__PC EQU CYREG_PRT3_PC
GLCD_SPIM_SCB_ss3_m__PC2 EQU CYREG_PRT3_PC2
GLCD_SPIM_SCB_ss3_m__PORT EQU 3
GLCD_SPIM_SCB_ss3_m__PS EQU CYREG_PRT3_PS
GLCD_SPIM_SCB_ss3_m__SHIFT EQU 6

; Com_Block_IntClock
Com_Block_IntClock__DIVIDER_MASK EQU 0x0000FFFF
Com_Block_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
Com_Block_IntClock__ENABLE_MASK EQU 0x80000000
Com_Block_IntClock__MASK EQU 0x80000000
Com_Block_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

; GLCD_SPIM_SCB_SCB
GLCD_SPIM_SCB_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
GLCD_SPIM_SCB_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
GLCD_SPIM_SCB_SCB__CTRL EQU CYREG_SCB1_CTRL
GLCD_SPIM_SCB_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
GLCD_SPIM_SCB_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
GLCD_SPIM_SCB_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
GLCD_SPIM_SCB_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
GLCD_SPIM_SCB_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
GLCD_SPIM_SCB_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
GLCD_SPIM_SCB_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
GLCD_SPIM_SCB_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
GLCD_SPIM_SCB_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
GLCD_SPIM_SCB_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
GLCD_SPIM_SCB_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
GLCD_SPIM_SCB_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
GLCD_SPIM_SCB_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
GLCD_SPIM_SCB_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
GLCD_SPIM_SCB_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
GLCD_SPIM_SCB_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
GLCD_SPIM_SCB_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
GLCD_SPIM_SCB_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
GLCD_SPIM_SCB_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
GLCD_SPIM_SCB_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
GLCD_SPIM_SCB_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
GLCD_SPIM_SCB_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
GLCD_SPIM_SCB_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
GLCD_SPIM_SCB_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
GLCD_SPIM_SCB_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
GLCD_SPIM_SCB_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
GLCD_SPIM_SCB_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
GLCD_SPIM_SCB_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
GLCD_SPIM_SCB_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
GLCD_SPIM_SCB_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
GLCD_SPIM_SCB_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
GLCD_SPIM_SCB_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
GLCD_SPIM_SCB_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
GLCD_SPIM_SCB_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
GLCD_SPIM_SCB_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
GLCD_SPIM_SCB_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
GLCD_SPIM_SCB_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
GLCD_SPIM_SCB_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
GLCD_SPIM_SCB_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
GLCD_SPIM_SCB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
GLCD_SPIM_SCB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
GLCD_SPIM_SCB_SCB__INTR_M EQU CYREG_SCB1_INTR_M
GLCD_SPIM_SCB_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
GLCD_SPIM_SCB_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
GLCD_SPIM_SCB_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
GLCD_SPIM_SCB_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
GLCD_SPIM_SCB_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
GLCD_SPIM_SCB_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
GLCD_SPIM_SCB_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
GLCD_SPIM_SCB_SCB__INTR_S EQU CYREG_SCB1_INTR_S
GLCD_SPIM_SCB_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
GLCD_SPIM_SCB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
GLCD_SPIM_SCB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
GLCD_SPIM_SCB_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
GLCD_SPIM_SCB_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
GLCD_SPIM_SCB_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
GLCD_SPIM_SCB_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
GLCD_SPIM_SCB_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
GLCD_SPIM_SCB_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
GLCD_SPIM_SCB_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
GLCD_SPIM_SCB_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
GLCD_SPIM_SCB_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
GLCD_SPIM_SCB_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
GLCD_SPIM_SCB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
GLCD_SPIM_SCB_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
GLCD_SPIM_SCB_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
GLCD_SPIM_SCB_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
GLCD_SPIM_SCB_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
GLCD_SPIM_SCB_SCB__STATUS EQU CYREG_SCB1_STATUS
GLCD_SPIM_SCB_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
GLCD_SPIM_SCB_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
GLCD_SPIM_SCB_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
GLCD_SPIM_SCB_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
GLCD_SPIM_SCB_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
GLCD_SPIM_SCB_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
GLCD_SPIM_SCB_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
GLCD_SPIM_SCB_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; Com_Block_BSPIS
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Com_Block_BSPIS_es3_SPISlave_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
Com_Block_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Com_Block_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
Com_Block_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
Com_Block_BSPIS_es3_SPISlave_RxStsReg__3__MASK EQU 0x08
Com_Block_BSPIS_es3_SPISlave_RxStsReg__3__POS EQU 3
Com_Block_BSPIS_es3_SPISlave_RxStsReg__4__MASK EQU 0x10
Com_Block_BSPIS_es3_SPISlave_RxStsReg__4__POS EQU 4
Com_Block_BSPIS_es3_SPISlave_RxStsReg__5__MASK EQU 0x20
Com_Block_BSPIS_es3_SPISlave_RxStsReg__5__POS EQU 5
Com_Block_BSPIS_es3_SPISlave_RxStsReg__6__MASK EQU 0x40
Com_Block_BSPIS_es3_SPISlave_RxStsReg__6__POS EQU 6
Com_Block_BSPIS_es3_SPISlave_RxStsReg__MASK EQU 0x78
Com_Block_BSPIS_es3_SPISlave_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
Com_Block_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
Com_Block_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01
Com_Block_BSPIS_es3_SPISlave_TxStsReg__0__MASK EQU 0x01
Com_Block_BSPIS_es3_SPISlave_TxStsReg__0__POS EQU 0
Com_Block_BSPIS_es3_SPISlave_TxStsReg__1__MASK EQU 0x02
Com_Block_BSPIS_es3_SPISlave_TxStsReg__1__POS EQU 1
Com_Block_BSPIS_es3_SPISlave_TxStsReg__2__MASK EQU 0x04
Com_Block_BSPIS_es3_SPISlave_TxStsReg__2__POS EQU 2
Com_Block_BSPIS_es3_SPISlave_TxStsReg__6__MASK EQU 0x40
Com_Block_BSPIS_es3_SPISlave_TxStsReg__6__POS EQU 6
Com_Block_BSPIS_es3_SPISlave_TxStsReg__MASK EQU 0x47
Com_Block_BSPIS_es3_SPISlave_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_03
Com_Block_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Com_Block_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
Com_Block_BSPIS_es3_SPISlave_sR16_Dp_u1__F1_REG EQU CYREG_UDB_W8_F1_03

; Blast_Green
Blast_Green__0__DM__MASK EQU 0x1C0
Blast_Green__0__DM__SHIFT EQU 6
Blast_Green__0__DR EQU CYREG_PRT0_DR
Blast_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Blast_Green__0__HSIOM_MASK EQU 0x00000F00
Blast_Green__0__HSIOM_SHIFT EQU 8
Blast_Green__0__INTCFG EQU CYREG_PRT0_INTCFG
Blast_Green__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Blast_Green__0__MASK EQU 0x04
Blast_Green__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Blast_Green__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Blast_Green__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Blast_Green__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Blast_Green__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Blast_Green__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Blast_Green__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Blast_Green__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Blast_Green__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Blast_Green__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Blast_Green__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Blast_Green__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Blast_Green__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Blast_Green__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Blast_Green__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Blast_Green__0__PC EQU CYREG_PRT0_PC
Blast_Green__0__PC2 EQU CYREG_PRT0_PC2
Blast_Green__0__PORT EQU 0
Blast_Green__0__PS EQU CYREG_PRT0_PS
Blast_Green__0__SHIFT EQU 2
Blast_Green__DR EQU CYREG_PRT0_DR
Blast_Green__INTCFG EQU CYREG_PRT0_INTCFG
Blast_Green__INTSTAT EQU CYREG_PRT0_INTSTAT
Blast_Green__MASK EQU 0x04
Blast_Green__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Blast_Green__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Blast_Green__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Blast_Green__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Blast_Green__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Blast_Green__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Blast_Green__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Blast_Green__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Blast_Green__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Blast_Green__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Blast_Green__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Blast_Green__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Blast_Green__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Blast_Green__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Blast_Green__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Blast_Green__PC EQU CYREG_PRT0_PC
Blast_Green__PC2 EQU CYREG_PRT0_PC2
Blast_Green__PORT EQU 0
Blast_Green__PS EQU CYREG_PRT0_PS
Blast_Green__SHIFT EQU 2

; Blast_Blue
Blast_Blue__0__DM__MASK EQU 0xE00
Blast_Blue__0__DM__SHIFT EQU 9
Blast_Blue__0__DR EQU CYREG_PRT0_DR
Blast_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Blast_Blue__0__HSIOM_MASK EQU 0x0000F000
Blast_Blue__0__HSIOM_SHIFT EQU 12
Blast_Blue__0__INTCFG EQU CYREG_PRT0_INTCFG
Blast_Blue__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Blast_Blue__0__MASK EQU 0x08
Blast_Blue__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Blast_Blue__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Blast_Blue__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Blast_Blue__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Blast_Blue__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Blast_Blue__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Blast_Blue__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Blast_Blue__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Blast_Blue__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Blast_Blue__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Blast_Blue__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Blast_Blue__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Blast_Blue__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Blast_Blue__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Blast_Blue__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Blast_Blue__0__PC EQU CYREG_PRT0_PC
Blast_Blue__0__PC2 EQU CYREG_PRT0_PC2
Blast_Blue__0__PORT EQU 0
Blast_Blue__0__PS EQU CYREG_PRT0_PS
Blast_Blue__0__SHIFT EQU 3
Blast_Blue__DR EQU CYREG_PRT0_DR
Blast_Blue__INTCFG EQU CYREG_PRT0_INTCFG
Blast_Blue__INTSTAT EQU CYREG_PRT0_INTSTAT
Blast_Blue__MASK EQU 0x08
Blast_Blue__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Blast_Blue__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Blast_Blue__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Blast_Blue__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Blast_Blue__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Blast_Blue__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Blast_Blue__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Blast_Blue__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Blast_Blue__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Blast_Blue__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Blast_Blue__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Blast_Blue__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Blast_Blue__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Blast_Blue__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Blast_Blue__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Blast_Blue__PC EQU CYREG_PRT0_PC
Blast_Blue__PC2 EQU CYREG_PRT0_PC2
Blast_Blue__PORT EQU 0
Blast_Blue__PS EQU CYREG_PRT0_PS
Blast_Blue__SHIFT EQU 3

; GLCD_Reset
GLCD_Reset__0__DM__MASK EQU 0x1C0000
GLCD_Reset__0__DM__SHIFT EQU 18
GLCD_Reset__0__DR EQU CYREG_PRT2_DR
GLCD_Reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
GLCD_Reset__0__HSIOM_MASK EQU 0x0F000000
GLCD_Reset__0__HSIOM_SHIFT EQU 24
GLCD_Reset__0__INTCFG EQU CYREG_PRT2_INTCFG
GLCD_Reset__0__INTSTAT EQU CYREG_PRT2_INTSTAT
GLCD_Reset__0__MASK EQU 0x40
GLCD_Reset__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GLCD_Reset__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GLCD_Reset__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GLCD_Reset__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GLCD_Reset__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GLCD_Reset__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GLCD_Reset__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GLCD_Reset__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GLCD_Reset__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GLCD_Reset__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GLCD_Reset__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GLCD_Reset__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GLCD_Reset__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GLCD_Reset__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GLCD_Reset__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GLCD_Reset__0__PC EQU CYREG_PRT2_PC
GLCD_Reset__0__PC2 EQU CYREG_PRT2_PC2
GLCD_Reset__0__PORT EQU 2
GLCD_Reset__0__PS EQU CYREG_PRT2_PS
GLCD_Reset__0__SHIFT EQU 6
GLCD_Reset__DR EQU CYREG_PRT2_DR
GLCD_Reset__INTCFG EQU CYREG_PRT2_INTCFG
GLCD_Reset__INTSTAT EQU CYREG_PRT2_INTSTAT
GLCD_Reset__MASK EQU 0x40
GLCD_Reset__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
GLCD_Reset__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
GLCD_Reset__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
GLCD_Reset__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
GLCD_Reset__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
GLCD_Reset__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
GLCD_Reset__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
GLCD_Reset__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
GLCD_Reset__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
GLCD_Reset__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
GLCD_Reset__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
GLCD_Reset__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
GLCD_Reset__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
GLCD_Reset__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
GLCD_Reset__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
GLCD_Reset__PC EQU CYREG_PRT2_PC
GLCD_Reset__PC2 EQU CYREG_PRT2_PC2
GLCD_Reset__PORT EQU 2
GLCD_Reset__PS EQU CYREG_PRT2_PS
GLCD_Reset__SHIFT EQU 6

; Move_Right
Move_Right__0__DM__MASK EQU 0x1C0
Move_Right__0__DM__SHIFT EQU 6
Move_Right__0__DR EQU CYREG_PRT2_DR
Move_Right__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Move_Right__0__HSIOM_MASK EQU 0x00000F00
Move_Right__0__HSIOM_SHIFT EQU 8
Move_Right__0__INTCFG EQU CYREG_PRT2_INTCFG
Move_Right__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Move_Right__0__MASK EQU 0x04
Move_Right__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Move_Right__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Move_Right__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Move_Right__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Move_Right__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Move_Right__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Move_Right__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Move_Right__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Move_Right__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Move_Right__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Move_Right__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Move_Right__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Move_Right__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Move_Right__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Move_Right__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Move_Right__0__PC EQU CYREG_PRT2_PC
Move_Right__0__PC2 EQU CYREG_PRT2_PC2
Move_Right__0__PORT EQU 2
Move_Right__0__PS EQU CYREG_PRT2_PS
Move_Right__0__SHIFT EQU 2
Move_Right__DR EQU CYREG_PRT2_DR
Move_Right__INTCFG EQU CYREG_PRT2_INTCFG
Move_Right__INTSTAT EQU CYREG_PRT2_INTSTAT
Move_Right__MASK EQU 0x04
Move_Right__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Move_Right__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Move_Right__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Move_Right__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Move_Right__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Move_Right__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Move_Right__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Move_Right__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Move_Right__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Move_Right__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Move_Right__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Move_Right__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Move_Right__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Move_Right__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Move_Right__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Move_Right__PC EQU CYREG_PRT2_PC
Move_Right__PC2 EQU CYREG_PRT2_PC2
Move_Right__PORT EQU 2
Move_Right__PS EQU CYREG_PRT2_PS
Move_Right__SHIFT EQU 2

; Blast_Red
Blast_Red__0__DM__MASK EQU 0x1C0000
Blast_Red__0__DM__SHIFT EQU 18
Blast_Red__0__DR EQU CYREG_PRT1_DR
Blast_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Blast_Red__0__HSIOM_MASK EQU 0x0F000000
Blast_Red__0__HSIOM_SHIFT EQU 24
Blast_Red__0__INTCFG EQU CYREG_PRT1_INTCFG
Blast_Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Blast_Red__0__MASK EQU 0x40
Blast_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Blast_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Blast_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Blast_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Blast_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Blast_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Blast_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Blast_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Blast_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Blast_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Blast_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Blast_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Blast_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Blast_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Blast_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Blast_Red__0__PC EQU CYREG_PRT1_PC
Blast_Red__0__PC2 EQU CYREG_PRT1_PC2
Blast_Red__0__PORT EQU 1
Blast_Red__0__PS EQU CYREG_PRT1_PS
Blast_Red__0__SHIFT EQU 6
Blast_Red__DR EQU CYREG_PRT1_DR
Blast_Red__INTCFG EQU CYREG_PRT1_INTCFG
Blast_Red__INTSTAT EQU CYREG_PRT1_INTSTAT
Blast_Red__MASK EQU 0x40
Blast_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Blast_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Blast_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Blast_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Blast_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Blast_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Blast_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Blast_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Blast_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Blast_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Blast_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Blast_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Blast_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Blast_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Blast_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Blast_Red__PC EQU CYREG_PRT1_PC
Blast_Red__PC2 EQU CYREG_PRT1_PC2
Blast_Red__PORT EQU 1
Blast_Red__PS EQU CYREG_PRT1_PS
Blast_Red__SHIFT EQU 6

; Move_Down
Move_Down__0__DM__MASK EQU 0x7000
Move_Down__0__DM__SHIFT EQU 12
Move_Down__0__DR EQU CYREG_PRT2_DR
Move_Down__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Move_Down__0__HSIOM_MASK EQU 0x000F0000
Move_Down__0__HSIOM_SHIFT EQU 16
Move_Down__0__INTCFG EQU CYREG_PRT2_INTCFG
Move_Down__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Move_Down__0__MASK EQU 0x10
Move_Down__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Move_Down__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Move_Down__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Move_Down__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Move_Down__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Move_Down__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Move_Down__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Move_Down__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Move_Down__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Move_Down__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Move_Down__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Move_Down__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Move_Down__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Move_Down__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Move_Down__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Move_Down__0__PC EQU CYREG_PRT2_PC
Move_Down__0__PC2 EQU CYREG_PRT2_PC2
Move_Down__0__PORT EQU 2
Move_Down__0__PS EQU CYREG_PRT2_PS
Move_Down__0__SHIFT EQU 4
Move_Down__DR EQU CYREG_PRT2_DR
Move_Down__INTCFG EQU CYREG_PRT2_INTCFG
Move_Down__INTSTAT EQU CYREG_PRT2_INTSTAT
Move_Down__MASK EQU 0x10
Move_Down__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Move_Down__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Move_Down__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Move_Down__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Move_Down__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Move_Down__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Move_Down__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Move_Down__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Move_Down__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Move_Down__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Move_Down__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Move_Down__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Move_Down__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Move_Down__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Move_Down__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Move_Down__PC EQU CYREG_PRT2_PC
Move_Down__PC2 EQU CYREG_PRT2_PC2
Move_Down__PORT EQU 2
Move_Down__PS EQU CYREG_PRT2_PS
Move_Down__SHIFT EQU 4

; Move_Left
Move_Left__0__DM__MASK EQU 0x07
Move_Left__0__DM__SHIFT EQU 0
Move_Left__0__DR EQU CYREG_PRT2_DR
Move_Left__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Move_Left__0__HSIOM_MASK EQU 0x0000000F
Move_Left__0__HSIOM_SHIFT EQU 0
Move_Left__0__INTCFG EQU CYREG_PRT2_INTCFG
Move_Left__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Move_Left__0__MASK EQU 0x01
Move_Left__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Move_Left__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Move_Left__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Move_Left__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Move_Left__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Move_Left__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Move_Left__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Move_Left__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Move_Left__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Move_Left__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Move_Left__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Move_Left__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Move_Left__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Move_Left__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Move_Left__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Move_Left__0__PC EQU CYREG_PRT2_PC
Move_Left__0__PC2 EQU CYREG_PRT2_PC2
Move_Left__0__PORT EQU 2
Move_Left__0__PS EQU CYREG_PRT2_PS
Move_Left__0__SHIFT EQU 0
Move_Left__DR EQU CYREG_PRT2_DR
Move_Left__INTCFG EQU CYREG_PRT2_INTCFG
Move_Left__INTSTAT EQU CYREG_PRT2_INTSTAT
Move_Left__MASK EQU 0x01
Move_Left__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Move_Left__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Move_Left__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Move_Left__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Move_Left__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Move_Left__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Move_Left__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Move_Left__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Move_Left__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Move_Left__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Move_Left__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Move_Left__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Move_Left__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Move_Left__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Move_Left__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Move_Left__PC EQU CYREG_PRT2_PC
Move_Left__PC2 EQU CYREG_PRT2_PC2
Move_Left__PORT EQU 2
Move_Left__PS EQU CYREG_PRT2_PS
Move_Left__SHIFT EQU 0

; Move_Up
Move_Up__0__DM__MASK EQU 0x38
Move_Up__0__DM__SHIFT EQU 3
Move_Up__0__DR EQU CYREG_PRT2_DR
Move_Up__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Move_Up__0__HSIOM_MASK EQU 0x000000F0
Move_Up__0__HSIOM_SHIFT EQU 4
Move_Up__0__INTCFG EQU CYREG_PRT2_INTCFG
Move_Up__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Move_Up__0__MASK EQU 0x02
Move_Up__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Move_Up__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Move_Up__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Move_Up__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Move_Up__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Move_Up__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Move_Up__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Move_Up__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Move_Up__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Move_Up__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Move_Up__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Move_Up__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Move_Up__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Move_Up__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Move_Up__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Move_Up__0__PC EQU CYREG_PRT2_PC
Move_Up__0__PC2 EQU CYREG_PRT2_PC2
Move_Up__0__PORT EQU 2
Move_Up__0__PS EQU CYREG_PRT2_PS
Move_Up__0__SHIFT EQU 1
Move_Up__DR EQU CYREG_PRT2_DR
Move_Up__INTCFG EQU CYREG_PRT2_INTCFG
Move_Up__INTSTAT EQU CYREG_PRT2_INTSTAT
Move_Up__MASK EQU 0x02
Move_Up__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Move_Up__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Move_Up__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Move_Up__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Move_Up__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Move_Up__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Move_Up__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Move_Up__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Move_Up__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Move_Up__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Move_Up__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Move_Up__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Move_Up__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Move_Up__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Move_Up__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Move_Up__PC EQU CYREG_PRT2_PC
Move_Up__PC2 EQU CYREG_PRT2_PC2
Move_Up__PORT EQU 2
Move_Up__PS EQU CYREG_PRT2_PS
Move_Up__SHIFT EQU 1

; Blast
Blast__0__DM__MASK EQU 0xE00
Blast__0__DM__SHIFT EQU 9
Blast__0__DR EQU CYREG_PRT2_DR
Blast__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Blast__0__HSIOM_MASK EQU 0x0000F000
Blast__0__HSIOM_SHIFT EQU 12
Blast__0__INTCFG EQU CYREG_PRT2_INTCFG
Blast__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Blast__0__MASK EQU 0x08
Blast__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Blast__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Blast__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Blast__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Blast__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Blast__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Blast__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Blast__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Blast__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Blast__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Blast__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Blast__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Blast__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Blast__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Blast__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Blast__0__PC EQU CYREG_PRT2_PC
Blast__0__PC2 EQU CYREG_PRT2_PC2
Blast__0__PORT EQU 2
Blast__0__PS EQU CYREG_PRT2_PS
Blast__0__SHIFT EQU 3
Blast__DR EQU CYREG_PRT2_DR
Blast__INTCFG EQU CYREG_PRT2_INTCFG
Blast__INTSTAT EQU CYREG_PRT2_INTSTAT
Blast__MASK EQU 0x08
Blast__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Blast__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Blast__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Blast__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Blast__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Blast__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Blast__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Blast__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Blast__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Blast__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Blast__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Blast__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Blast__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Blast__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Blast__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Blast__PC EQU CYREG_PRT2_PC
Blast__PC2 EQU CYREG_PRT2_PC2
Blast__PORT EQU 2
Blast__PS EQU CYREG_PRT2_PS
Blast__SHIFT EQU 3

; MISO
MISO__0__DM__MASK EQU 0x07
MISO__0__DM__SHIFT EQU 0
MISO__0__DR EQU CYREG_PRT1_DR
MISO__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
MISO__0__HSIOM_MASK EQU 0x0000000F
MISO__0__HSIOM_SHIFT EQU 0
MISO__0__INTCFG EQU CYREG_PRT1_INTCFG
MISO__0__INTSTAT EQU CYREG_PRT1_INTSTAT
MISO__0__MASK EQU 0x01
MISO__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
MISO__0__OUT_SEL_SHIFT EQU 0
MISO__0__OUT_SEL_VAL EQU 0
MISO__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MISO__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MISO__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MISO__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MISO__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MISO__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MISO__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MISO__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MISO__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MISO__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MISO__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MISO__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MISO__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MISO__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MISO__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MISO__0__PC EQU CYREG_PRT1_PC
MISO__0__PC2 EQU CYREG_PRT1_PC2
MISO__0__PORT EQU 1
MISO__0__PS EQU CYREG_PRT1_PS
MISO__0__SHIFT EQU 0
MISO__DR EQU CYREG_PRT1_DR
MISO__INTCFG EQU CYREG_PRT1_INTCFG
MISO__INTSTAT EQU CYREG_PRT1_INTSTAT
MISO__MASK EQU 0x01
MISO__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
MISO__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
MISO__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
MISO__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
MISO__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
MISO__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
MISO__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
MISO__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
MISO__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
MISO__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
MISO__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
MISO__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
MISO__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
MISO__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
MISO__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
MISO__PC EQU CYREG_PRT1_PC
MISO__PC2 EQU CYREG_PRT1_PC2
MISO__PORT EQU 1
MISO__PS EQU CYREG_PRT1_PS
MISO__SHIFT EQU 0

; MOSI
MOSI__0__DM__MASK EQU 0x38
MOSI__0__DM__SHIFT EQU 3
MOSI__0__DR EQU CYREG_PRT0_DR
MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
MOSI__0__HSIOM_MASK EQU 0x000000F0
MOSI__0__HSIOM_SHIFT EQU 4
MOSI__0__INTCFG EQU CYREG_PRT0_INTCFG
MOSI__0__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI__0__MASK EQU 0x02
MOSI__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__0__PC EQU CYREG_PRT0_PC
MOSI__0__PC2 EQU CYREG_PRT0_PC2
MOSI__0__PORT EQU 0
MOSI__0__PS EQU CYREG_PRT0_PS
MOSI__0__SHIFT EQU 1
MOSI__DR EQU CYREG_PRT0_DR
MOSI__INTCFG EQU CYREG_PRT0_INTCFG
MOSI__INTSTAT EQU CYREG_PRT0_INTSTAT
MOSI__MASK EQU 0x02
MOSI__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
MOSI__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
MOSI__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
MOSI__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
MOSI__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
MOSI__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
MOSI__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
MOSI__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
MOSI__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
MOSI__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
MOSI__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
MOSI__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
MOSI__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
MOSI__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
MOSI__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
MOSI__PC EQU CYREG_PRT0_PC
MOSI__PC2 EQU CYREG_PRT0_PC2
MOSI__PORT EQU 0
MOSI__PS EQU CYREG_PRT0_PS
MOSI__SHIFT EQU 1

; SCLK
SCLK__0__DM__MASK EQU 0x38
SCLK__0__DM__SHIFT EQU 3
SCLK__0__DR EQU CYREG_PRT1_DR
SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SCLK__0__HSIOM_MASK EQU 0x000000F0
SCLK__0__HSIOM_SHIFT EQU 4
SCLK__0__INTCFG EQU CYREG_PRT1_INTCFG
SCLK__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SCLK__0__MASK EQU 0x02
SCLK__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SCLK__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SCLK__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SCLK__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SCLK__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SCLK__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SCLK__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SCLK__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SCLK__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SCLK__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SCLK__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SCLK__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SCLK__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SCLK__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SCLK__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SCLK__0__PC EQU CYREG_PRT1_PC
SCLK__0__PC2 EQU CYREG_PRT1_PC2
SCLK__0__PORT EQU 1
SCLK__0__PS EQU CYREG_PRT1_PS
SCLK__0__SHIFT EQU 1
SCLK__DR EQU CYREG_PRT1_DR
SCLK__INTCFG EQU CYREG_PRT1_INTCFG
SCLK__INTSTAT EQU CYREG_PRT1_INTSTAT
SCLK__MASK EQU 0x02
SCLK__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SCLK__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SCLK__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SCLK__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SCLK__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SCLK__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SCLK__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SCLK__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SCLK__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SCLK__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SCLK__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SCLK__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SCLK__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SCLK__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SCLK__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SCLK__PC EQU CYREG_PRT1_PC
SCLK__PC2 EQU CYREG_PRT1_PC2
SCLK__PORT EQU 1
SCLK__PS EQU CYREG_PRT1_PS
SCLK__SHIFT EQU 1

; SS
SS__0__DM__MASK EQU 0x1C0
SS__0__DM__SHIFT EQU 6
SS__0__DR EQU CYREG_PRT1_DR
SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SS__0__HSIOM_MASK EQU 0x00000F00
SS__0__HSIOM_SHIFT EQU 8
SS__0__INTCFG EQU CYREG_PRT1_INTCFG
SS__0__INTSTAT EQU CYREG_PRT1_INTSTAT
SS__0__MASK EQU 0x04
SS__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SS__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SS__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SS__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SS__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SS__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SS__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SS__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SS__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SS__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SS__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SS__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SS__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SS__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SS__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SS__0__PC EQU CYREG_PRT1_PC
SS__0__PC2 EQU CYREG_PRT1_PC2
SS__0__PORT EQU 1
SS__0__PS EQU CYREG_PRT1_PS
SS__0__SHIFT EQU 2
SS__DR EQU CYREG_PRT1_DR
SS__INTCFG EQU CYREG_PRT1_INTCFG
SS__INTSTAT EQU CYREG_PRT1_INTSTAT
SS__MASK EQU 0x04
SS__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SS__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SS__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SS__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SS__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SS__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SS__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SS__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SS__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SS__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SS__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SS__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SS__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SS__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SS__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SS__PC EQU CYREG_PRT1_PC
SS__PC2 EQU CYREG_PRT1_PC2
SS__PORT EQU 1
SS__PS EQU CYREG_PRT1_PS
SS__SHIFT EQU 2

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
