
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    1.31   16.31 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   16.32 v wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.58    1.39   17.71 v wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.59    0.06   17.77 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.66    0.73   18.50 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.66    0.00   18.50 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.44    1.02   19.52 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.44    0.04   19.56 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   20.11 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.11 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.39 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.39 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.83 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.01   20.84 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.34   21.19 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.19 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   21.53 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   21.53 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   21.84 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.84 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   22.10 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   22.10 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   22.42 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   22.43 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.35   22.77 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   22.78 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   23.09 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.10 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   23.40 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.40 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   24.06 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.70    0.01   24.07 v clkbuf_leaf_1087_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   24.46 v clkbuf_leaf_1087_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1087_clock_ctrl.core_clk (net)
                  0.10    0.00   24.46 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.24    0.80   25.25 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.24    0.00   25.25 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.76    0.52   25.78 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.09                           clock_ctrl.resetb_sync (net)
                  0.76    0.00   25.78 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.44    0.36   26.14 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     3    0.16                           mgmt_buffers.user_reset (net)
                  0.44    0.01   26.15 v wire1432/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.86    0.75   26.90 v wire1432/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     4    0.36                           net1432 (net)
                  0.92    0.13   27.03 v wire1431/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.48    1.30   28.34 v wire1431/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.19                           net1431 (net)
                  1.48    0.03   28.37 v soc.core.sram.ram512x32.RAM00/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 28.37   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86   30.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   30.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21   32.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06   32.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   32.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00   32.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03   33.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04   33.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.90 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.15 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.15 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.49 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02   34.51 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.80 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.80 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   35.10 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   35.10 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   35.37 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.37 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   35.60 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.11    0.00   35.60 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.29   35.89 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.21    0.00   35.90 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31   36.20 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.19    0.00   36.20 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.48 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.48 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   36.74 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   36.74 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.53    0.49   37.23 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     7    0.25                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.53    0.00   37.23 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.29    0.42   37.65 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.31                           clknet_opt_1_0_clock_ctrl.core_clk (net)
                  0.30    0.02   37.67 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   37.57   clock uncertainty
                          0.55   38.12   clock reconvergence pessimism
                         -0.62   37.50   library setup time
                                 37.50   data required time
-----------------------------------------------------------------------------
                                 37.50   data required time
                                -28.37   data arrival time
-----------------------------------------------------------------------------
                                  9.14   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM02
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    1.31   16.31 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   16.32 v wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.58    1.39   17.71 v wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.59    0.06   17.77 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.66    0.73   18.50 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.66    0.00   18.50 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.44    1.02   19.52 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.44    0.04   19.56 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   20.11 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.11 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.39 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.39 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.83 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.01   20.84 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.34   21.19 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.19 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   21.53 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   21.53 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   21.84 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.84 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   22.10 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   22.10 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   22.42 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   22.43 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.35   22.77 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   22.78 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   23.09 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.10 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   23.40 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.40 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   24.06 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.70    0.01   24.07 v clkbuf_leaf_1087_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   24.46 v clkbuf_leaf_1087_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1087_clock_ctrl.core_clk (net)
                  0.10    0.00   24.46 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.24    0.80   25.25 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.24    0.00   25.25 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.76    0.52   25.78 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.09                           clock_ctrl.resetb_sync (net)
                  0.76    0.00   25.78 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.44    0.36   26.14 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     3    0.16                           mgmt_buffers.user_reset (net)
                  0.44    0.01   26.15 v wire1432/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.86    0.75   26.90 v wire1432/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     4    0.36                           net1432 (net)
                  0.92    0.12   27.03 v soc.core.sram.ram512x32.RAM02/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 27.03   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86   30.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   30.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21   32.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06   32.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   32.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00   32.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03   33.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04   33.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.90 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.15 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.15 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.49 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02   34.51 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.80 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.80 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   35.10 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   35.10 ^ clkbuf_3_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   35.36 ^ clkbuf_3_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   35.36 ^ clkbuf_3_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   35.58 ^ clkbuf_3_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_1_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.58 ^ clkbuf_3_1_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.87 ^ clkbuf_3_1_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_1_2_clock_ctrl.core_clk (net)
                  0.20    0.00   35.87 ^ clkbuf_4_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   36.18 ^ clkbuf_4_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_2_0_clock_ctrl.core_clk (net)
                  0.20    0.00   36.18 ^ clkbuf_5_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.45 ^ clkbuf_5_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_5_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.46 ^ clkbuf_6_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   36.72 ^ clkbuf_6_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_10_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.72 ^ clkbuf_7_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.10    0.81   37.53 ^ clkbuf_7_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.53                           clknet_7_21_0_clock_ctrl.core_clk (net)
                  1.10    0.01   37.54 ^ soc.core.sram.ram512x32.RAM02/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   37.44   clock uncertainty
                          0.55   37.99   clock reconvergence pessimism
                         -0.54   37.45   library setup time
                                 37.45   data required time
-----------------------------------------------------------------------------
                                 37.45   data required time
                                -27.03   data arrival time
-----------------------------------------------------------------------------
                                 10.42   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM01
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    1.31   16.31 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   16.32 v wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.58    1.39   17.71 v wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.59    0.06   17.77 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.66    0.73   18.50 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.66    0.00   18.50 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.44    1.02   19.52 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.44    0.04   19.56 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   20.11 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.11 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.39 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.39 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.83 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.01   20.84 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.34   21.19 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.19 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   21.53 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   21.53 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   21.84 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.84 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   22.10 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   22.10 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   22.42 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   22.43 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.35   22.77 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   22.78 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   23.09 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.10 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   23.40 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.40 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   24.06 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.70    0.01   24.07 v clkbuf_leaf_1087_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   24.46 v clkbuf_leaf_1087_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1087_clock_ctrl.core_clk (net)
                  0.10    0.00   24.46 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.24    0.80   25.25 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.24    0.00   25.25 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.76    0.52   25.78 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.09                           clock_ctrl.resetb_sync (net)
                  0.76    0.00   25.78 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.44    0.36   26.14 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     3    0.16                           mgmt_buffers.user_reset (net)
                  0.44    0.01   26.15 v wire1432/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.86    0.75   26.90 v wire1432/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     4    0.36                           net1432 (net)
                  0.92    0.13   27.03 v soc.core.sram.ram512x32.RAM01/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 27.03   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86   30.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   30.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21   32.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06   32.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   32.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00   32.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03   33.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04   33.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.90 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.15 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.15 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.35   34.49 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.30    0.02   34.51 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   34.80 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.80 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   35.10 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   35.10 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.27   35.37 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.37 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.23   35.60 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.11    0.00   35.60 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.29   35.89 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.21    0.00   35.90 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.31   36.20 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.19    0.00   36.20 ^ clkbuf_5_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.28   36.48 ^ clkbuf_5_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_1_0_clock_ctrl.core_clk (net)
                  0.16    0.00   36.48 ^ clkbuf_6_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   36.75 ^ clkbuf_6_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_2_0_clock_ctrl.core_clk (net)
                  0.14    0.00   36.75 ^ clkbuf_7_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.24    0.87   37.62 ^ clkbuf_7_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.60                           clknet_7_5_0_clock_ctrl.core_clk (net)
                  1.24    0.02   37.65 ^ soc.core.sram.ram512x32.RAM01/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   37.55   clock uncertainty
                          0.55   38.10   clock reconvergence pessimism
                         -0.54   37.56   library setup time
                                 37.56   data required time
-----------------------------------------------------------------------------
                                 37.56   data required time
                                -27.03   data arrival time
-----------------------------------------------------------------------------
                                 10.52   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM03
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    1.31   16.31 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   16.32 v wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.58    1.39   17.71 v wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.59    0.06   17.77 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.66    0.73   18.50 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.66    0.00   18.50 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.44    1.02   19.52 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.44    0.04   19.56 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   20.11 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.11 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.39 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.39 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.83 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.01   20.84 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.34   21.19 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.19 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   21.53 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   21.53 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   21.84 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.84 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   22.10 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   22.10 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   22.42 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   22.43 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.35   22.77 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   22.78 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   23.09 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.10 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   23.40 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.40 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   24.06 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.70    0.01   24.07 v clkbuf_leaf_1087_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   24.46 v clkbuf_leaf_1087_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1087_clock_ctrl.core_clk (net)
                  0.10    0.00   24.46 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.24    0.80   25.25 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.24    0.00   25.25 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.76    0.52   25.78 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.09                           clock_ctrl.resetb_sync (net)
                  0.76    0.00   25.78 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.44    0.36   26.14 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     3    0.16                           mgmt_buffers.user_reset (net)
                  0.44    0.01   26.15 v wire1432/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.86    0.75   26.90 v wire1432/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     4    0.36                           net1432 (net)
                  0.90    0.10   27.00 v soc.core.sram.ram512x32.RAM03/CEN (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                                 27.00   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86   30.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   30.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21   32.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06   32.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   32.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00   32.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03   33.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04   33.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.90 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.15 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.15 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.38   34.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01   34.54 ^ clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.29   34.82 ^ clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.82 ^ clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   35.12 ^ clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   35.12 ^ clkbuf_3_4_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.25   35.37 ^ clkbuf_3_4_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_0_clock_ctrl.core_clk (net)
                  0.11    0.00   35.37 ^ clkbuf_3_4_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   35.59 ^ clkbuf_3_4_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_4_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.59 ^ clkbuf_3_4_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.18    0.27   35.87 ^ clkbuf_3_4_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_3_4_2_clock_ctrl.core_clk (net)
                  0.18    0.00   35.87 ^ clkbuf_4_9_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   36.17 ^ clkbuf_4_9_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_9_0_clock_ctrl.core_clk (net)
                  0.20    0.00   36.18 ^ clkbuf_5_18_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.29   36.47 ^ clkbuf_5_18_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.06                           clknet_5_18_0_clock_ctrl.core_clk (net)
                  0.17    0.00   36.47 ^ clkbuf_6_37_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   36.74 ^ clkbuf_6_37_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_37_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.74 ^ clkbuf_7_74_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.13    0.82   37.56 ^ clkbuf_7_74_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.55                           clknet_7_74_0_clock_ctrl.core_clk (net)
                  1.13    0.01   37.57 ^ soc.core.sram.ram512x32.RAM03/CLK (gf180mcu_fd_ip_sram__sram512x8m8wm1)
                         -0.10   37.47   clock uncertainty
                          0.65   38.12   clock reconvergence pessimism
                         -0.54   37.59   library setup time
                                 37.59   data required time
-----------------------------------------------------------------------------
                                 37.59   data required time
                                -27.00   data arrival time
-----------------------------------------------------------------------------
                                 10.58   slack (MET)


Startpoint: _34068_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: _31364_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  4.00    0.00   15.00 v clock_core (in)
     1    0.01                           clock_core (net)
                  4.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    1.31   16.31 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   16.32 v wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.58    1.39   17.71 v wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.59    0.06   17.77 v _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.66    0.73   18.50 ^ _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.66    0.00   18.50 ^ _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.44    1.02   19.52 v _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.44    0.04   19.56 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   20.11 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   20.11 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   20.39 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   20.39 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.37    0.44   20.83 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.37    0.01   20.84 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.34   21.19 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.13    0.00   21.19 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.34   21.53 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   21.53 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.31   21.84 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   21.84 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.26   22.10 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.11    0.00   22.10 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   22.42 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   22.43 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.35   22.77 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.19    0.00   22.78 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   23.09 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   23.10 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.30   23.40 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.15    0.00   23.40 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.70    0.67   24.06 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.32                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.70    0.01   24.07 v clkbuf_leaf_1087_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.38   24.46 v clkbuf_leaf_1087_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_1087_clock_ctrl.core_clk (net)
                  0.10    0.00   24.46 v _34068_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.24    0.80   25.25 v _34068_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.24    0.00   25.25 v _18295_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  0.76    0.52   25.78 ^ _18295_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.09                           clock_ctrl.resetb_sync (net)
                  0.76    0.00   25.78 ^ _18296_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.44    0.36   26.14 v _18296_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     3    0.16                           mgmt_buffers.user_reset (net)
                  0.44    0.04   26.18 v _31364_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 26.18   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.01                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  1.13    0.86   30.86 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.07                           net1 (net)
                  1.13    0.01   30.87 ^ wire1927/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.64    1.21   32.08 ^ wire1927/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.20                           net1927 (net)
                  1.65    0.06   32.14 ^ _18010_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.26   32.40 v _18010_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _07935_ (net)
                  0.27    0.00   32.40 v _18022_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.73    1.03   33.44 ^ _18022_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.19                           clock_ctrl.core_clk (net)
                  1.73    0.04   33.47 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.43   33.90 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   33.90 ^ clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.11    0.24   34.15 ^ clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.11    0.00   34.15 ^ clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.35    0.38   34.52 ^ clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.16                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.35    0.01   34.54 ^ clkbuf_2_3_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   34.84 ^ clkbuf_2_3_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_3_0_clock_ctrl.core_clk (net)
                  0.14    0.00   34.84 ^ clkbuf_2_3_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.31   35.15 ^ clkbuf_2_3_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_2_3_1_clock_ctrl.core_clk (net)
                  0.22    0.00   35.15 ^ clkbuf_3_7_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.27   35.42 ^ clkbuf_3_7_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_7_0_clock_ctrl.core_clk (net)
                  0.13    0.00   35.42 ^ clkbuf_3_7_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   35.65 ^ clkbuf_3_7_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_7_1_clock_ctrl.core_clk (net)
                  0.10    0.00   35.65 ^ clkbuf_3_7_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.28   35.93 ^ clkbuf_3_7_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_7_2_clock_ctrl.core_clk (net)
                  0.19    0.00   35.93 ^ clkbuf_4_15_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.32   36.25 ^ clkbuf_4_15_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.09                           clknet_4_15_0_clock_ctrl.core_clk (net)
                  0.22    0.00   36.25 ^ clkbuf_5_31_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   36.53 ^ clkbuf_5_31_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_31_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.53 ^ clkbuf_6_63_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.26   36.80 ^ clkbuf_6_63_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_63_0_clock_ctrl.core_clk (net)
                  0.15    0.00   36.80 ^ clkbuf_7_127_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.65    0.56   37.35 ^ clkbuf_7_127_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    10    0.31                           clknet_7_127_0_clock_ctrl.core_clk (net)
                  0.65    0.00   37.36 ^ clkbuf_leaf_746_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.30   37.66 ^ clkbuf_leaf_746_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     3    0.02                           clknet_leaf_746_clock_ctrl.core_clk (net)
                  0.10    0.00   37.66 ^ _31364_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                         -0.10   37.56   clock uncertainty
                          0.60   38.17   clock reconvergence pessimism
                         -0.34   37.83   library setup time
                                 37.83   data required time
-----------------------------------------------------------------------------
                                 37.83   data required time
                                -26.18   data arrival time
-----------------------------------------------------------------------------
                                 11.65   slack (MET)


Startpoint: _34255_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34245_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.87 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.50    1.37 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.37 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.12 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    2.13 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.50 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01    2.51 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34    2.85 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00    2.85 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.46    3.31 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.40    0.01    3.32 ^ _34255_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  2.59    2.44    5.76 ^ _34255_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.16                           gpio_control_in_1a[4].shift_register[9] (net)
                  2.59    0.04    5.80 ^ _34245_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  5.80   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.72    0.61   25.61 v fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  0.72    0.01   25.62 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.48   26.10 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00   26.10 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38   26.48 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   26.48 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   26.86 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   26.87 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   27.25 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.01   27.25 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35   27.60 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   27.61 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.43    0.47   28.07 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.03   28.10 v _34245_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   28.00   clock uncertainty
                          0.24   28.24   clock reconvergence pessimism
                         -0.30   27.95   library setup time
                                 27.95   data required time
-----------------------------------------------------------------------------
                                 27.95   data required time
                                 -5.80   data arrival time
-----------------------------------------------------------------------------
                                 22.15   slack (MET)


Startpoint: _34862_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34852_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.21    0.07    0.92 ^ wire1556/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.14    2.07 ^ wire1556/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1556 (net)
                  1.33    0.02    2.08 ^ wire1555/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.04    0.76    2.84 ^ wire1555/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.26                           net1555 (net)
                  1.06    0.09    2.93 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.42    3.35 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.40    0.01    3.36 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.76 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.77 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.16 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    4.17 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    4.55 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    4.56 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.61    0.52    5.08 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.61    0.02    5.10 ^ _34862_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.98    1.53    6.62 ^ _34862_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.06                           gpio_control_in_2[13].shift_register[9] (net)
                  0.98    0.01    6.63 ^ _34852_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  6.63   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.72    0.61   25.61 v fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  0.74    0.06   25.67 v wire1556/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.27    1.07   26.74 v wire1556/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1556 (net)
                  1.27    0.02   26.75 v wire1555/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.63    0.76   27.52 v wire1555/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.26                           net1555 (net)
                  0.66    0.08   27.60 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.45   28.05 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   28.06 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.41 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.26    0.01   28.42 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36   28.78 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01   28.79 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   29.14 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.26    0.01   29.14 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.42   29.56 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.37    0.02   29.58 v _34852_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   29.48   clock uncertainty
                          0.36   29.84   clock reconvergence pessimism
                         -0.25   29.59   library setup time
                                 29.59   data required time
-----------------------------------------------------------------------------
                                 29.59   data required time
                                 -6.63   data arrival time
-----------------------------------------------------------------------------
                                 22.96   slack (MET)


Startpoint: _34610_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34600_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.21    0.07    0.92 ^ wire1556/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.32    1.14    2.07 ^ wire1556/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1556 (net)
                  1.33    0.02    2.08 ^ wire1555/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.04    0.76    2.84 ^ wire1555/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.26                           net1555 (net)
                  1.06    0.09    2.93 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.42    3.35 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.40    0.01    3.36 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.40    3.76 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.41    0.01    3.77 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.39    4.16 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01    4.17 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.38    4.55 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01    4.56 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.61    0.52    5.08 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.61    0.02    5.10 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.40    5.50 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.38    0.00    5.51 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.39    5.90 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.39    0.01    5.91 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.40    6.31 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.40    0.01    6.31 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.38    6.70 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.22    0.01    6.70 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.35    7.06 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.36    0.01    7.06 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.38    7.44 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.38    0.01    7.45 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.35    0.37    7.82 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.35    0.01    7.83 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.81    0.62    8.45 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.20                           gpio_control_in_2[5].serial_clock (net)
                  0.82    0.04    8.49 ^ gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.48    0.46    8.95 ^ gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.48    0.01    8.96 ^ gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.38    9.35 ^ gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[3].serial_clock (net)
                  0.37    0.00    9.35 ^ gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.33    0.36    9.71 ^ gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.07                           gpio_control_in_2[2].serial_clock (net)
                  0.33    0.00    9.71 ^ gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.37   10.08 ^ gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[1].serial_clock (net)
                  0.37    0.00   10.09 ^ _34610_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.52    1.20   11.29 ^ _34610_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.03                           gpio_control_in_2[1].shift_register[9] (net)
                  0.52    0.00   11.29 ^ _34600_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                 11.29   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.72    0.61   25.61 v fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  0.74    0.06   25.67 v wire1556/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.27    1.07   26.74 v wire1556/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.16                           net1556 (net)
                  1.27    0.02   26.75 v wire1555/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.63    0.76   27.52 v wire1555/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.26                           net1555 (net)
                  0.66    0.08   27.60 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.45   28.05 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.26    0.01   28.06 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   28.41 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.26    0.01   28.42 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.36   28.78 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01   28.79 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   29.14 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.26    0.01   29.14 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.42   29.56 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.15                           gpio_control_in_2[13].serial_clock (net)
                  0.37    0.02   29.58 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.38   29.96 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.24    0.00   29.96 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   30.31 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[11].serial_clock (net)
                  0.25    0.01   30.31 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.35   30.66 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.25    0.01   30.67 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   31.02 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.08                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01   31.03 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   31.36 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.23    0.00   31.36 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.33   31.69 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[7].serial_clock (net)
                  0.24    0.01   31.70 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.22    0.33   32.03 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[6].serial_clock (net)
                  0.23    0.00   32.03 v gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.49    0.46   32.50 v gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.20                           gpio_control_in_2[5].serial_clock (net)
                  0.50    0.04   32.54 v gpio_control_in_2[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.30    0.44   32.98 v gpio_control_in_2[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.11                           gpio_control_in_2[4].serial_clock (net)
                  0.30    0.01   32.99 v gpio_control_in_2[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.35   33.34 v gpio_control_in_2[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[3].serial_clock (net)
                  0.23    0.00   33.34 v gpio_control_in_2[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.21    0.32   33.66 v gpio_control_in_2[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.07                           gpio_control_in_2[2].serial_clock (net)
                  0.21    0.00   33.66 v gpio_control_in_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.33   33.99 v gpio_control_in_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[1].serial_clock (net)
                  0.23    0.00   33.99 v _34600_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   33.89   clock uncertainty
                          0.70   34.59   clock reconvergence pessimism
                         -0.24   34.35   library setup time
                                 34.35   data required time
-----------------------------------------------------------------------------
                                 34.35   data required time
                                -11.29   data arrival time
-----------------------------------------------------------------------------
                                 23.06   slack (MET)


Startpoint: _34413_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34435_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.72    0.65   25.65 v fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  0.72    0.01   25.67 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.52   26.19 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00   26.19 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.41   26.59 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   26.60 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   27.01 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   27.02 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.41   27.42 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.01   27.43 v gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.37   27.81 v gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.21    0.00   27.81 v gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.43    0.51   28.31 v gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.43    0.03   28.34 v gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.45   28.80 v gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.26    0.01   28.80 v gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.37   29.17 v gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.24    0.01   29.18 v gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   29.57 v gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.24    0.01   29.58 v gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.39   29.97 v gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.25    0.01   29.98 v gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.40   30.38 v gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.25    0.01   30.39 v gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.30    0.43   30.82 v gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.30    0.01   30.83 v gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.44   31.27 v gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.28    0.01   31.28 v gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   31.68 v gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.24    0.00   31.68 v _34413_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  1.06    1.55   33.24 ^ _34413_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
     1    0.06                           gpio_control_in_1[6].serial_data_out (net)
                  1.06    0.01   33.24 ^ _34435_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 33.24   data arrival time

                         50.00   50.00   clock hk_serial_clk (rise edge)
                          0.00   50.00   clock source latency
                  0.43    0.00   50.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00   50.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.79   50.79 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01   50.81 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.47   51.27 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00   51.27 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.35   51.62 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01   51.63 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.34   51.97 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01   51.98 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   52.32 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.01   52.32 ^ gpio_control_in_1a[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.32   52.64 ^ gpio_control_in_1a[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.07                           gpio_control_in_1a[2].serial_clock_out (net)
                  0.20    0.00   52.64 ^ gpio_control_in_1a[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.40    0.42   53.07 ^ gpio_control_in_1a[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    14    0.19                           gpio_control_in_1a[3].serial_clock_out (net)
                  0.41    0.03   53.10 ^ gpio_control_in_1a[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37   53.47 ^ gpio_control_in_1a[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[4].serial_clock_out (net)
                  0.24    0.01   53.48 ^ gpio_control_in_1a[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.38    0.34   53.82 ^ gpio_control_in_1a[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_1[0].serial_clock (net)
                  0.38    0.01   53.82 ^ gpio_control_in_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   54.18 ^ gpio_control_in_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[0].serial_clock_out (net)
                  0.23    0.01   54.19 ^ gpio_control_in_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.33   54.52 ^ gpio_control_in_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[1].serial_clock_out (net)
                  0.23    0.01   54.53 ^ gpio_control_in_1[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.34   54.87 ^ gpio_control_in_1[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[2].serial_clock_out (net)
                  0.24    0.01   54.88 ^ gpio_control_in_1[3].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.28    0.36   55.24 ^ gpio_control_in_1[3].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.12                           gpio_control_in_1[3].serial_clock_out (net)
                  0.28    0.01   55.25 ^ gpio_control_in_1[4].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.27    0.37   55.62 ^ gpio_control_in_1[4].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.11                           gpio_control_in_1[4].serial_clock_out (net)
                  0.27    0.01   55.62 ^ gpio_control_in_1[5].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.22    0.34   55.96 ^ gpio_control_in_1[5].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_1[5].serial_clock_out (net)
                  0.22    0.00   55.96 ^ gpio_control_in_1[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.36   56.33 ^ gpio_control_in_1[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.12                           gpio_control_in_1[6].serial_clock_out (net)
                  0.29    0.01   56.34 ^ _34435_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   56.24   clock uncertainty
                          0.46   56.70   clock reconvergence pessimism
                         -0.39   56.32   library setup time
                                 56.32   data required time
-----------------------------------------------------------------------------
                                 56.32   data required time
                                -33.24   data arrival time
-----------------------------------------------------------------------------
                                 23.07   slack (MET)


Startpoint: _34213_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _34203_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.43    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.43    0.00    0.00 ^ fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  1.20    0.85    0.85 ^ fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  1.20    0.01    0.87 ^ gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.50    1.37 ^ gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00    1.37 ^ gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    1.75 ^ gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.24    0.01    1.75 ^ gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.37    2.12 ^ gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.25    0.01    2.13 ^ gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.37    2.50 ^ gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.24    0.00    2.50 ^ _34213_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.81    1.36    3.86 ^ _34213_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.05                           gpio_control_in_1a[2].shift_register[9] (net)
                  0.81    0.00    3.86 ^ _34203_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  3.86   data arrival time

                         25.00   25.00   clock hk_serial_clk (fall edge)
                          0.00   25.00   clock source latency
                  0.28    0.00   25.00 v housekeeping/serial_clock (housekeeping)
     2    0.10                           gpio_control_bidir_1[0].serial_clock (net)
                  0.28    0.00   25.00 v fanout1554/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.72    0.61   25.61 v fanout1554/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
     3    0.30                           net1554 (net)
                  0.72    0.01   25.62 v gpio_control_bidir_1[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.48   26.10 v gpio_control_bidir_1[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_1[0].serial_clock_out (net)
                  0.26    0.00   26.10 v gpio_control_bidir_1[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38   26.48 v gpio_control_bidir_1[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_1[1].serial_clock_out (net)
                  0.26    0.01   26.48 v gpio_control_in_1a[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   26.86 v gpio_control_in_1a[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[0].serial_clock_out (net)
                  0.26    0.01   26.87 v gpio_control_in_1a[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.26    0.38   27.25 v gpio_control_in_1a[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_in_1a[1].serial_clock_out (net)
                  0.26    0.01   27.25 v _34203_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   27.15   clock uncertainty
                          0.18   27.33   clock reconvergence pessimism
                         -0.27   27.06   library setup time
                                 27.06   data required time
-----------------------------------------------------------------------------
                                 27.06   data required time
                                 -3.86   data arrival time
-----------------------------------------------------------------------------
                                 23.20   slack (MET)


