// Seed: 1546819789
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  tri1  id_2,
    input  wand  id_3
);
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_26 = 32'd32,
    parameter id_33 = 32'd32
) (
    output tri1 id_0,
    input tri id_1,
    input wand id_2,
    output wand id_3,
    output wand id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri id_8,
    input tri id_9,
    output tri1 id_10,
    input wand id_11,
    output wire id_12,
    output supply1 id_13,
    output wire id_14,
    input wire id_15,
    input uwire id_16,
    output wor id_17,
    input tri1 id_18,
    output wire id_19,
    output wor id_20,
    output tri id_21,
    output tri1 id_22,
    input uwire id_23,
    output wor id_24,
    input wor id_25,
    output supply0 _id_26,
    input supply0 id_27
    , id_41,
    input uwire id_28,
    input tri id_29,
    input tri1 id_30,
    input supply1 id_31,
    input wire id_32,
    output tri _id_33,
    input tri0 id_34,
    output wand id_35,
    output uwire id_36,
    output tri1 id_37,
    output uwire id_38,
    output wire id_39
);
  wire id_42;
  logic [id_33 : id_26] id_43;
  ;
  module_0 modCall_1 (
      id_37,
      id_7,
      id_27,
      id_1
  );
  assign id_12 = id_28;
endmodule
