# mini-project
Basic Verilog and Python code for GitHub use
