module top_module (
    input clk,
    input reset,
    input [31:0] in,
    output [31:0] out
);
    
    reg [31:0] Q;
always @(posedge clk) begin
     Q <= in;
    if(reset)begin
        out <= 0;
       // Q <= 0;
    end else begin
             
        out <= out | (~in & Q);
    end
end

endmodule