Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Nov 17 17:00:44 2021
| Host         : LAPTOP-1AC7T8FO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ThirdStep_timing_summary_routed.rpt -pb ThirdStep_timing_summary_routed.pb -rpx ThirdStep_timing_summary_routed.rpx -warn_on_violation
| Design       : ThirdStep
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.278        0.000                      0                  161        0.177        0.000                      0                  161        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.278        0.000                      0                  161        0.177        0.000                      0                  161        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.890ns (21.522%)  route 3.245ns (78.478%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.816     9.459    counter_2[0]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  counter_2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.599    15.022    clock_100MHz_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  counter_2_reg[0]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    counter_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.890ns (21.522%)  route 3.245ns (78.478%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.816     9.459    counter_2[0]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  counter_2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.599    15.022    clock_100MHz_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  counter_2_reg[1]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    counter_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.890ns (21.522%)  route 3.245ns (78.478%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.816     9.459    counter_2[0]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  counter_2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.599    15.022    clock_100MHz_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  counter_2_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    counter_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.890ns (21.522%)  route 3.245ns (78.478%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.816     9.459    counter_2[0]_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  counter_2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.599    15.022    clock_100MHz_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  counter_2_reg[3]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    counter_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.890ns (21.909%)  route 3.172ns (78.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.743     9.386    counter_2[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  counter_2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.602    15.025    clock_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_2_reg[16]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    counter_2_reg[16]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.890ns (21.909%)  route 3.172ns (78.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.743     9.386    counter_2[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  counter_2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.602    15.025    clock_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_2_reg[17]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    counter_2_reg[17]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.890ns (21.909%)  route 3.172ns (78.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.743     9.386    counter_2[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  counter_2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.602    15.025    clock_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_2_reg[18]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    counter_2_reg[18]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.890ns (21.909%)  route 3.172ns (78.091%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.743     9.386    counter_2[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  counter_2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.602    15.025    clock_100MHz_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  counter_2_reg[19]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.740    counter_2_reg[19]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.281%)  route 3.104ns (77.719%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.675     9.318    counter_2[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  counter_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.600    15.023    clock_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  counter_2_reg[4]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.738    counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.420    

Slack (MET) :             5.420ns  (required time - arrival time)
  Source:                 counter_2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.890ns (22.281%)  route 3.104ns (77.719%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.721     5.324    clock_100MHz_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  counter_2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  counter_2_reg[14]/Q
                         net (fo=2, routed)           0.856     6.698    counter_2_reg[14]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.822 r  counter_2[0]_i_6/O
                         net (fo=1, routed)           0.797     7.619    counter_2[0]_i_6_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.743 f  counter_2[0]_i_3/O
                         net (fo=1, routed)           0.776     8.519    counter_2[0]_i_3_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.124     8.643 r  counter_2[0]_i_1/O
                         net (fo=28, routed)          0.675     9.318    counter_2[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  counter_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.600    15.023    clock_100MHz_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  counter_2_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.738    counter_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.834%)  route 0.079ns (38.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.600     1.519    clock_100MHz_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  circular_shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.128     1.647 r  circular_shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.079     1.726    data2[2]
    SLICE_X4Y87          FDRE                                         r  circular_shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.870     2.035    clock_100MHz_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  circular_shift_reg_reg[13]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.017     1.549    circular_shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.600     1.519    clock_100MHz_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  circular_shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  circular_shift_reg_reg[21]/Q
                         net (fo=2, routed)           0.114     1.774    data5[2]
    SLICE_X6Y87          FDRE                                         r  circular_shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.870     2.035    clock_100MHz_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  circular_shift_reg_reg[25]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.063     1.597    circular_shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    clock_100MHz_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  circular_shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  circular_shift_reg_reg[12]/Q
                         net (fo=2, routed)           0.119     1.780    data3[3]
    SLICE_X5Y88          FDRE                                         r  circular_shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  circular_shift_reg_reg[16]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.072     1.592    circular_shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.771%)  route 0.074ns (33.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    clock_100MHz_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  circular_shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  circular_shift_reg_reg[31]/Q
                         net (fo=2, routed)           0.074     1.742    circular_shift_reg_reg_n_0_[31]
    SLICE_X7Y88          FDRE                                         r  circular_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  circular_shift_reg_reg[3]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.018     1.551    circular_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    clock_100MHz_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  circular_shift_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  circular_shift_reg_reg[26]/Q
                         net (fo=2, routed)           0.125     1.786    data6[1]
    SLICE_X7Y88          FDRE                                         r  circular_shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  circular_shift_reg_reg[30]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.075     1.595    circular_shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    clock_100MHz_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  circular_shift_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  circular_shift_reg_reg[28]/Q
                         net (fo=2, routed)           0.132     1.793    circular_shift_reg_reg_n_0_[28]
    SLICE_X4Y88          FDRE                                         r  circular_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  circular_shift_reg_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.070     1.590    circular_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.600     1.519    clock_100MHz_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  circular_shift_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  circular_shift_reg_reg[23]/Q
                         net (fo=2, routed)           0.121     1.804    data5[0]
    SLICE_X6Y88          FDRE                                         r  circular_shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  circular_shift_reg_reg[27]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.064     1.600    circular_shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    clock_100MHz_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  circular_shift_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  circular_shift_reg_reg[18]/Q
                         net (fo=2, routed)           0.116     1.778    data4[1]
    SLICE_X7Y88          FDRE                                         r  circular_shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  circular_shift_reg_reg[22]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.047     1.567    circular_shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.534%)  route 0.183ns (56.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.600     1.519    clock_100MHz_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  circular_shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  circular_shift_reg_reg[13]/Q
                         net (fo=2, routed)           0.183     1.843    data3[2]
    SLICE_X5Y87          FDRE                                         r  circular_shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.870     2.035    clock_100MHz_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  circular_shift_reg_reg[17]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.066     1.598    circular_shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 circular_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            circular_shift_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.601     1.520    clock_100MHz_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  circular_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  circular_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.185     1.847    data0[3]
    SLICE_X4Y88          FDRE                                         r  circular_shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clock_100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_100MHz_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.872     2.037    clock_100MHz_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  circular_shift_reg_reg[4]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.071     1.591    circular_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     circular_shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     circular_shift_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     circular_shift_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     circular_shift_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y87     circular_shift_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     circular_shift_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y87     circular_shift_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     circular_shift_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     circular_shift_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     circular_shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     circular_shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     circular_shift_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     circular_shift_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     circular_shift_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     circular_shift_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     circular_shift_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     circular_shift_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     circular_shift_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     circular_shift_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     circular_shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     circular_shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     circular_shift_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     circular_shift_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     circular_shift_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     circular_shift_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     circular_shift_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     circular_shift_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     circular_shift_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     circular_shift_reg_reg[13]/C



