type tdata1: { val: i31; };
type tdata2: { val: i32; };

proc plusone(in inbus: tdata1, out outbus: tdata2)
{
    trace("Wrote value {}", inbus.val);
    // Legal, expanding i31 to i32
    outbus.val = inbus.val + 1;
}

network plusone_net(in source: tdata1, out dest: tdata1) { 
    // Illegal, attempting to send i32 to i31   
    instance plusone_inst of plusone(source, dest);
}