<profile>

<section name = "Vitis HLS Report for 'LLSSineReconstruction'" level="0">
<item name = "Date">Thu May 12 11:01:29 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">LLS_SineReconstructor</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.288 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">83, 1078458, 0.830 us, 10.785 ms, 84, 1078459, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_computeRemainingChannels_fu_467">computeRemainingChannels, 459783, 1074339, 4.598 ms, 10.743 ms, 459783, 1074339, none</column>
<column name="grp_loadSlidingWindow_fu_533">loadSlidingWindow, 79, 95, 0.790 us, 0.950 us, 79, 95, none</column>
<column name="grp_loadData_fu_593">loadData, 2274, 2274, 22.740 us, 22.740 us, 2274, 2274, none</column>
<column name="grp_writeSamplesToRAM_fu_628">writeSamplesToRAM, 1701, 1701, 17.010 us, 17.010 us, 1701, 1701, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- return_sine_params_loop">12, 12, 2, 1, 1, 12, yes</column>
<column name="- write_output_loop">24, 24, 3, 2, 1, 12, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1492, -</column>
<column name="FIFO">-, -, 594, 402, -</column>
<column name="Instance">4, 149, 29510, 75526, -</column>
<column name="Memory">91, -, 1816, 147, -</column>
<column name="Multiplexer">-, -, -, 1593, -</column>
<column name="Register">-, -, 269, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">21, 41, 22, 112, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_computeRemainingChannels_fu_467">computeRemainingChannels, 4, 123, 20236, 60037, 0</column>
<column name="grp_loadData_fu_593">loadData, 0, 2, 3226, 5571, 0</column>
<column name="grp_loadSlidingWindow_fu_533">loadSlidingWindow, 0, 0, 5041, 8764, 0</column>
<column name="mul_60s_127ns_177_2_1_U416">mul_60s_127ns_177_2_1, 0, 12, 361, 178, 0</column>
<column name="mul_60s_127ns_177_2_1_U417">mul_60s_127ns_177_2_1, 0, 12, 361, 178, 0</column>
<column name="grp_writeSamplesToRAM_fu_628">writeSamplesToRAM, 0, 0, 285, 798, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sine_reconstructor_16_17_U">gesvj_AUS_accu_V, 0, 120, 15, 0, 16, 60, 1, 960</column>
<column name="sine_reconstructor_16_18_U">gesvj_AUS_accu_V, 0, 120, 15, 0, 16, 60, 1, 960</column>
<column name="sine_reconstructor_16_19_U">gesvj_AUS_accu_V, 0, 120, 15, 0, 16, 60, 1, 960</column>
<column name="phases_i_U">phases_i, 0, 64, 6, 0, 12, 32, 1, 384</column>
<column name="amplitudes_i_U">phases_i, 0, 64, 6, 0, 12, 32, 1, 384</column>
<column name="sine_reconstructor_6_U">phases_i, 0, 64, 6, 0, 12, 32, 1, 384</column>
<column name="sine_reconstructor_11_U">sine_reconstructor_11, 23, 0, 0, 0, 6400, 60, 1, 384000</column>
<column name="sine_reconstructor_16_1_U">sine_reconstructor_11, 23, 0, 0, 0, 6400, 60, 1, 384000</column>
<column name="sine_reconstructor_12_U">sine_reconstructor_12, 0, 120, 9, 0, 9, 60, 1, 540</column>
<column name="sine_reconstructor_14_U">sine_reconstructor_14, 2, 0, 0, 0, 240, 60, 1, 14400</column>
<column name="sine_reconstructor_15_U">sine_reconstructor_14, 2, 0, 0, 0, 240, 60, 1, 14400</column>
<column name="sine_reconstructor_16_0_0_U">sine_reconstructor_16_0_0, 4, 0, 0, 0, 240, 60, 1, 14400</column>
<column name="sine_reconstructor_16_14_0_U">sine_reconstructor_16_14_0, 0, 120, 15, 0, 16, 60, 1, 960</column>
<column name="sine_reconstructor_16_15_0_U">sine_reconstructor_16_14_0, 0, 120, 15, 0, 16, 60, 1, 960</column>
<column name="sine_reconstructor_16_16_0_U">sine_reconstructor_16_14_0, 0, 120, 15, 0, 16, 60, 1, 960</column>
<column name="sine_reconstructor_16_2_0_U">sine_reconstructor_16_2_0, 0, 120, 9, 0, 9, 60, 1, 540</column>
<column name="sine_reconstructor_5_U">sine_reconstructor_5, 0, 64, 6, 0, 12, 32, 1, 384</column>
<column name="sine_reconstructor_8_U">sine_reconstructor_8, 4, 0, 0, 0, 240, 60, 1, 14400</column>
<column name="sine_reconstructor_9_U">sine_reconstructor_9, 2, 0, 0, 0, 80, 51, 1, 4080</column>
<column name="sine_reconstructor_S_V_U">sine_reconstructor_S_V, 0, 120, 3, 0, 3, 60, 1, 180</column>
<column name="sine_reconstructor_gesvj_V_i_V_0_U">sine_reconstructor_S_V, 0, 120, 3, 0, 3, 60, 1, 180</column>
<column name="sine_reconstructor_gesvj_V_j_V_0_U">sine_reconstructor_S_V, 0, 120, 3, 0, 3, 60, 1, 180</column>
<column name="sine_reconstructor_gesvj_sigma_V_U">sine_reconstructor_S_V, 0, 120, 3, 0, 3, 60, 1, 180</column>
<column name="sine_reconstructor_times_V_U">sine_reconstructor_times_V, 2, 0, 0, 0, 80, 60, 1, 4800</column>
<column name="sine_reconstructor_16_3_0_U">sine_reconstructor_times_V, 2, 0, 0, 0, 80, 60, 1, 4800</column>
<column name="sine_reconstructor_16_4_0_U">sine_reconstructor_times_V, 2, 0, 0, 0, 80, 60, 1, 4800</column>
<column name="sine_reconstructor_x_V_U">sine_reconstructor_x_V, 0, 120, 3, 0, 3, 60, 1, 180</column>
<column name="sliding_window_buffer_samples_sample_V_U">sliding_window_buffer_samples_sample_V, 1, 0, 0, 0, 960, 12, 1, 11520</column>
<column name="sliding_window_buffer_samples_timestamp_V_0_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_1_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_2_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_3_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_4_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_5_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_6_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_7_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_8_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_9_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_10_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
<column name="sliding_window_buffer_samples_timestamp_V_11_U">sliding_window_buffer_samples_timestamp_V_0, 2, 0, 0, 0, 80, 20, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="sine_reconstructor_gesvj_alpha_strm_fifo_U">0, 99, 0, -, 16, 60, 960</column>
<column name="sine_reconstructor_gesvj_beta_strm_fifo_U">0, 99, 0, -, 16, 60, 960</column>
<column name="sine_reconstructor_gesvj_c_strm_fifo_U">0, 99, 0, -, 16, 60, 960</column>
<column name="sine_reconstructor_gesvj_conv_strm_fifo_U">0, 99, 0, -, 16, 60, 960</column>
<column name="sine_reconstructor_gesvj_gamma_strm_fifo_U">0, 99, 0, -, 16, 60, 960</column>
<column name="sine_reconstructor_gesvj_s_strm_fifo_U">0, 99, 0, -, 16, 60, 960</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln141_fu_1026_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln142_fu_1048_p2">+, 0, 0, 12, 5, 4</column>
<column name="add_ln194_fu_1003_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln954_fu_898_p2">+, 0, 0, 39, 32, 6</column>
<column name="add_ln964_fu_967_p2">+, 0, 0, 19, 8, 8</column>
<column name="lsb_index_fu_760_p2">+, 0, 0, 39, 32, 6</column>
<column name="m_64_fu_926_p2">+, 0, 0, 68, 61, 61</column>
<column name="sub_ln944_fu_754_p2">-, 0, 0, 39, 6, 32</column>
<column name="sub_ln947_fu_786_p2">-, 0, 0, 13, 5, 6</column>
<column name="sub_ln955_fu_884_p2">-, 0, 0, 39, 5, 32</column>
<column name="sub_ln964_fu_962_p2">-, 0, 0, 19, 5, 8</column>
<column name="tmp_V_fu_710_p2">-, 0, 0, 67, 1, 60</column>
<column name="and_ln949_17_fu_858_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln949_fu_818_p2">and, 0, 0, 60, 60, 60</column>
<column name="icmp_ln139_fu_1032_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln194_fu_1009_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln55_fu_664_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln63_fu_670_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln935_fu_696_p2">icmp, 0, 0, 27, 60, 1</column>
<column name="icmp_ln946_fu_776_p2">icmp, 0, 0, 19, 31, 1</column>
<column name="icmp_ln949_fu_824_p2">icmp, 0, 0, 27, 60, 1</column>
<column name="icmp_ln954_fu_852_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="lshr_ln947_fu_796_p2">lshr, 0, 0, 170, 2, 60</column>
<column name="lshr_ln954_fu_907_p2">lshr, 0, 0, 170, 60, 60</column>
<column name="or_ln949_16_fu_812_p2">or, 0, 0, 60, 60, 60</column>
<column name="m_fu_912_p3">select, 0, 0, 55, 1, 60</column>
<column name="select_ln935_fu_996_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln943_fu_954_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln946_fu_864_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln954_fu_872_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_V_41_fu_716_p3">select, 0, 0, 55, 1, 60</column>
<column name="shl_ln949_fu_806_p2">shl, 0, 0, 170, 1, 60</column>
<column name="shl_ln955_fu_893_p2">shl, 0, 0, 170, 60, 60</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln949_fu_838_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="amplitudes_i_address0">14, 3, 4, 12</column>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_20_phi_fu_460_p4">9, 2, 4, 8</column>
<column name="grp_fu_1216_ce">9, 2, 1, 2</column>
<column name="grp_fu_1220_ce">9, 2, 1, 2</column>
<column name="i_20_reg_456">9, 2, 4, 8</column>
<column name="i_reg_445">9, 2, 4, 8</column>
<column name="phases_i_address0">14, 3, 4, 12</column>
<column name="samples_buffer_out_address0">20, 4, 10, 40</column>
<column name="samples_buffer_out_ce0">14, 3, 1, 3</column>
<column name="samples_buffer_out_d0">14, 3, 32, 96</column>
<column name="samples_buffer_out_we0">14, 3, 1, 3</column>
<column name="sine_reconstructor_6_address0">14, 3, 4, 12</column>
<column name="sine_reconstructor_6_ce0">14, 3, 1, 3</column>
<column name="sine_reconstructor_6_we0">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_alpha_strm_read">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_alpha_strm_write">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_beta_strm_read">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_beta_strm_write">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_c_strm_read">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_c_strm_write">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_conv_strm_read">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_conv_strm_write">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_gamma_strm_read">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_gamma_strm_write">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_s_strm_read">9, 2, 1, 2</column>
<column name="sine_reconstructor_gesvj_s_strm_write">9, 2, 1, 2</column>
<column name="sine_reconstructor_times_V_address0">14, 3, 7, 21</column>
<column name="sine_reconstructor_times_V_ce0">14, 3, 1, 3</column>
<column name="sine_reconstructor_times_V_we0">9, 2, 1, 2</column>
<column name="sines_buffer_out_address0">26, 5, 5, 25</column>
<column name="sines_buffer_out_d0">20, 4, 32, 128</column>
<column name="sliding_window_buffer_samples_sample_V_address0">26, 5, 10, 50</column>
<column name="sliding_window_buffer_samples_sample_V_address1">20, 4, 10, 40</column>
<column name="sliding_window_buffer_samples_sample_V_ce0">26, 5, 1, 5</column>
<column name="sliding_window_buffer_samples_sample_V_ce1">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_sample_V_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_sample_V_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_0_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_0_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_0_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_0_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_0_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_0_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_10_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_10_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_10_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_10_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_10_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_10_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_11_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_11_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_11_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_11_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_11_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_11_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_1_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_1_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_1_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_1_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_1_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_1_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_2_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_2_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_2_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_2_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_2_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_2_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_3_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_3_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_3_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_3_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_3_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_3_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_4_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_4_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_4_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_4_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_4_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_4_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_5_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_5_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_5_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_5_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_5_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_5_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_6_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_6_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_6_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_6_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_6_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_6_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_7_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_7_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_7_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_7_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_7_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_7_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_8_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_8_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_8_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_8_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_8_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_8_we1">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_9_address0">20, 4, 7, 28</column>
<column name="sliding_window_buffer_samples_timestamp_V_9_address1">14, 3, 7, 21</column>
<column name="sliding_window_buffer_samples_timestamp_V_9_ce0">20, 4, 1, 4</column>
<column name="sliding_window_buffer_samples_timestamp_V_9_ce1">14, 3, 1, 3</column>
<column name="sliding_window_buffer_samples_timestamp_V_9_we0">9, 2, 1, 2</column>
<column name="sliding_window_buffer_samples_timestamp_V_9_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln141_reg_1186">4, 0, 4, 0</column>
<column name="add_ln142_reg_1206">5, 0, 5, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="grp_computeRemainingChannels_fu_467_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_loadData_fu_593_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_loadSlidingWindow_fu_533_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_writeSamplesToRAM_fu_628_ap_start_reg">1, 0, 1, 0</column>
<column name="i_20_reg_456">4, 0, 4, 0</column>
<column name="i_cast_reg_1176">4, 0, 64, 60</column>
<column name="i_reg_445">4, 0, 4, 0</column>
<column name="icmp_ln139_reg_1192">1, 0, 1, 0</column>
<column name="icmp_ln194_reg_1172">1, 0, 1, 0</column>
<column name="icmp_ln55_reg_1097">1, 0, 1, 0</column>
<column name="icmp_ln63_reg_1106">1, 0, 1, 0</column>
<column name="icmp_ln935_reg_1125">1, 0, 1, 0</column>
<column name="icmp_ln954_reg_1147">1, 0, 1, 0</column>
<column name="p_Result_296_reg_1130">1, 0, 1, 0</column>
<column name="phases_i_load_reg_1211">32, 0, 32, 0</column>
<column name="select_ln935_reg_1162">32, 0, 32, 0</column>
<column name="select_ln954_reg_1152">1, 0, 1, 0</column>
<column name="sine_reconstructor_phase_ref_idx_s_reg_1110">32, 0, 32, 0</column>
<column name="sliding_window_back_ptr_s">5, 0, 5, 0</column>
<column name="sliding_window_front_ptr_s">5, 0, 5, 0</column>
<column name="sub_ln944_reg_1141">32, 0, 32, 0</column>
<column name="tmp_V_41_reg_1135">60, 0, 60, 0</column>
<column name="trunc_ln183_1_reg_1120">7, 0, 7, 0</column>
<column name="trunc_ln183_reg_1115">4, 0, 4, 0</column>
<column name="trunc_ln943_reg_1157">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, LLSSineReconstruction, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, LLSSineReconstruction, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, LLSSineReconstruction, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, LLSSineReconstruction, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, LLSSineReconstruction, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, LLSSineReconstruction, return value</column>
<column name="buffer_in_0_address0">out, 3, ap_memory, buffer_in_0, array</column>
<column name="buffer_in_0_ce0">out, 1, ap_memory, buffer_in_0, array</column>
<column name="buffer_in_0_q0">in, 32, ap_memory, buffer_in_0, array</column>
<column name="buffer_in_1_address0">out, 3, ap_memory, buffer_in_1, array</column>
<column name="buffer_in_1_ce0">out, 1, ap_memory, buffer_in_1, array</column>
<column name="buffer_in_1_q0">in, 32, ap_memory, buffer_in_1, array</column>
<column name="buffer_in_2_address0">out, 3, ap_memory, buffer_in_2, array</column>
<column name="buffer_in_2_ce0">out, 1, ap_memory, buffer_in_2, array</column>
<column name="buffer_in_2_q0">in, 32, ap_memory, buffer_in_2, array</column>
<column name="buffer_in_3_address0">out, 3, ap_memory, buffer_in_3, array</column>
<column name="buffer_in_3_ce0">out, 1, ap_memory, buffer_in_3, array</column>
<column name="buffer_in_3_q0">in, 32, ap_memory, buffer_in_3, array</column>
<column name="buffer_in_4_address0">out, 3, ap_memory, buffer_in_4, array</column>
<column name="buffer_in_4_ce0">out, 1, ap_memory, buffer_in_4, array</column>
<column name="buffer_in_4_q0">in, 32, ap_memory, buffer_in_4, array</column>
<column name="buffer_in_5_address0">out, 3, ap_memory, buffer_in_5, array</column>
<column name="buffer_in_5_ce0">out, 1, ap_memory, buffer_in_5, array</column>
<column name="buffer_in_5_q0">in, 32, ap_memory, buffer_in_5, array</column>
<column name="buffer_in_6_address0">out, 3, ap_memory, buffer_in_6, array</column>
<column name="buffer_in_6_ce0">out, 1, ap_memory, buffer_in_6, array</column>
<column name="buffer_in_6_q0">in, 32, ap_memory, buffer_in_6, array</column>
<column name="buffer_in_7_address0">out, 3, ap_memory, buffer_in_7, array</column>
<column name="buffer_in_7_ce0">out, 1, ap_memory, buffer_in_7, array</column>
<column name="buffer_in_7_q0">in, 32, ap_memory, buffer_in_7, array</column>
<column name="buffer_in_8_address0">out, 3, ap_memory, buffer_in_8, array</column>
<column name="buffer_in_8_ce0">out, 1, ap_memory, buffer_in_8, array</column>
<column name="buffer_in_8_q0">in, 32, ap_memory, buffer_in_8, array</column>
<column name="buffer_in_9_address0">out, 3, ap_memory, buffer_in_9, array</column>
<column name="buffer_in_9_ce0">out, 1, ap_memory, buffer_in_9, array</column>
<column name="buffer_in_9_q0">in, 32, ap_memory, buffer_in_9, array</column>
<column name="buffer_in_10_address0">out, 3, ap_memory, buffer_in_10, array</column>
<column name="buffer_in_10_ce0">out, 1, ap_memory, buffer_in_10, array</column>
<column name="buffer_in_10_q0">in, 32, ap_memory, buffer_in_10, array</column>
<column name="buffer_in_11_address0">out, 3, ap_memory, buffer_in_11, array</column>
<column name="buffer_in_11_ce0">out, 1, ap_memory, buffer_in_11, array</column>
<column name="buffer_in_11_q0">in, 32, ap_memory, buffer_in_11, array</column>
<column name="sines_buffer_out_address0">out, 5, ap_memory, sines_buffer_out, array</column>
<column name="sines_buffer_out_ce0">out, 1, ap_memory, sines_buffer_out, array</column>
<column name="sines_buffer_out_we0">out, 1, ap_memory, sines_buffer_out, array</column>
<column name="sines_buffer_out_d0">out, 32, ap_memory, sines_buffer_out, array</column>
<column name="sines_buffer_out_q0">in, 32, ap_memory, sines_buffer_out, array</column>
<column name="samples_buffer_out_address0">out, 10, ap_memory, samples_buffer_out, array</column>
<column name="samples_buffer_out_ce0">out, 1, ap_memory, samples_buffer_out, array</column>
<column name="samples_buffer_out_we0">out, 1, ap_memory, samples_buffer_out, array</column>
<column name="samples_buffer_out_d0">out, 32, ap_memory, samples_buffer_out, array</column>
<column name="samples_buffer_out_q0">in, 32, ap_memory, samples_buffer_out, array</column>
</table>
</item>
</section>
</profile>
