// Seed: 2542878121
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_13 = id_8;
  assign id_6  = id_4;
  wire id_14;
  ;
  assign id_7 = -1'b0 == id_8;
  specify
    (id_15 => id_16) = 1;
  endspecify
endmodule
module module_1 #(
    parameter id_1 = 32'd35
) (
    input tri1 id_0,
    input tri _id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  wire  [  1 'b0 -  1  :  id_1  ]  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_26,
      id_8,
      id_23,
      id_19,
      id_20,
      id_18,
      id_17,
      id_24,
      id_26,
      id_14,
      id_18
  );
endmodule
