From f976947cbc0a581645b95634ea2651f449ae7440 Mon Sep 17 00:00:00 2001
From: Elaine Zhang <zhangqing@rock-chips.com>
Date: Wed, 30 Jan 2019 17:42:01 +0800
Subject: [PATCH] ARM: dts: rockchip: rk3288: Add ACLK_GPU init clk freq

Change-Id: I247d4e01b12d90f462b2b4092e9be3b39dd5ed2f
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 arch/arm/boot/dts/rk3288.dtsi | 22 ++++++++++++----------
 1 file changed, 12 insertions(+), 10 deletions(-)

diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index 42518d34ee7e..9443665d61dc 100644
--- a/arch/arm/boot/dts/rk3288.dtsi
+++ b/arch/arm/boot/dts/rk3288.dtsi
@@ -1046,16 +1046,18 @@
 		rockchip,grf = <&grf>;
 		#clock-cells = <1>;
 		#reset-cells = <1>;
-		assigned-clocks = <&cru PLL_GPLL>,
-                                  <&cru PLL_NPLL>, <&cru ACLK_CPU>,
-                                  <&cru HCLK_CPU>, <&cru PCLK_CPU>,
-                                  <&cru ACLK_PERI>, <&cru HCLK_PERI>,
-                                  <&cru PCLK_PERI>;
-		assigned-clock-rates = <594000000>,
-				       <1250000000>, <300000000>,
-				       <150000000>, <75000000>,
-				       <300000000>, <150000000>,
-				       <75000000>;
+		assigned-clocks =
+				<&cru PLL_GPLL>, <&cru PLL_NPLL>,
+				<&cru ACLK_CPU>, <&cru HCLK_CPU>,
+				<&cru PCLK_CPU>, <&cru ACLK_PERI>,
+				<&cru HCLK_PERI>, <&cru PCLK_PERI>,
+				<&cru ACLK_GPU>;
+		assigned-clock-rates =
+				<594000000>, <1250000000>,
+				<300000000>, <150000000>,
+				<75000000>, <300000000>,
+				<150000000>, <75000000>,
+				<200000000>;
 	};
 
 	grf: syscon@ff770000 {
-- 
2.35.3

