<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/powerpc/include/bsp/tsec.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_46af6cd0840f3f74e172e4a405a32223.html">powerpc</a></li><li class="navelem"><a class="el" href="dir_07fdfa386f03ea619f7ea83f2bc2ebad.html">include</a></li><li class="navelem"><a class="el" href="dir_bf4d5af06af97eb6e23beb78e085c751.html">bsp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tsec.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*===============================================================*\</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">| Project: RTEMS support for MPC83xx                              |</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">+-----------------------------------------------------------------+</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">|                    Copyright (c) 2007                           |</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">|                    Embedded Brains GmbH                         |</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">|                    Obere Lagerstr. 30                           |</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">|                    D-82178 Puchheim                             |</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">|                    Germany                                      |</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">|                    rtems@embedded-brains.de                     |</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">+-----------------------------------------------------------------+</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">| The license and distribution terms for this file may be         |</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">| found in the file LICENSE in this distribution or at            |</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">|                                                                 |</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">| http://www.rtems.org/license/LICENSE.                           |</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">|                                                                 |</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">+-----------------------------------------------------------------+</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">| this file declares the MPC83xx TSEC networking driver           |</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">\*===============================================================*/</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef LIBCPU_POWERPC_TSEC_H</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define LIBCPU_POWERPC_TSEC_H</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;bsp/irq.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;bsp/tsec-config.h&gt;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">   * this enumeration defines the index</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">   * of a given rmon mib counter</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">   * in the tsec_rmon_mib array</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="comment">/* TSEC1 Transmit and Receive Counters */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  TSEC_RMON_TR64,                    <span class="comment">/* 0x2_4680 Transmit and receive 64-byte frame counter register R/W 0x0000_0000 15.5.3.7.1/15-60 */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  TSEC_RMON_TR127,                   <span class="comment">/* 0x2_4684 Transmit and receive 65- to 127-byte frame counter register R/W 0x0000_0000 15.5.3.7.2/15-61 */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  TSEC_RMON_TR255,                   <span class="comment">/* 0x2_4688 Transmit and receive 128- to 255-byte frame counter register R/W 0x0000_0000 15.5.3.7.3/15-61 */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  TSEC_RMON_TR511,                   <span class="comment">/* 0x2_468C Transmit and receive 256- to 511-byte frame counter register R/W 0x0000_0000 15.5.3.7.4/15-62 */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  TSEC_RMON_TR1K,                    <span class="comment">/* 0x2_4690 Transmit and receive 512- to 1023-byte frame counter register R/W 0x0000_0000 15.5.3.7.5/15-62 */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  TSEC_RMON_TRMAX,                   <span class="comment">/* 0x2_4694 Transmit and receive 1024- to 1518-byte frame counter register R/W 0x0000_0000 15.5.3.7.6/15-63 */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  TSEC_RMON_TRMGV,                   <span class="comment">/* 0x2_4698 Transmit and receive 1519- to 1522-byte good VLAN frame count register R/W 0x0000_0000 15.5.3.7.7/15-63 */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="comment">/* TSEC1 Receive Counters */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  TSEC_RMON_RBYT,                    <span class="comment">/* 0x2_469C Receive byte counter register R/W 0x0000_0000 15.5.3.7.8/15-64 */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  TSEC_RMON_RPKT,                    <span class="comment">/* 0x2_46A0 Receive packet counter register R/W 0x0000_0000 15.5.3.7.9/15-64 */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  TSEC_RMON_RFCS,                    <span class="comment">/* 0x2_46A4 Receive FCS error counter register R/W 0x0000_0000 15.5.3.7.10/15-65 */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  TSEC_RMON_RMCA,                    <span class="comment">/* 0x2_46A8 Receive multicast packet counter register R/W 0x0000_0000 15.5.3.7.11/15-65 */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  TSEC_RMON_RBCA,                    <span class="comment">/* 0x2_46AC Receive broadcast packet counter register R/W 0x0000_0000 15.5.3.7.12/15-66 */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  TSEC_RMON_RXCF,                    <span class="comment">/* 0x2_46B0 Receive control frame packet counter register R/W 0x0000_0000 15.5.3.7.13/15-66 */</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  TSEC_RMON_RXPF,                    <span class="comment">/* 0x2_46B4 Receive PAUSE frame packet counter register R/W 0x0000_0000 15.5.3.7.14/15-67 */</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  TSEC_RMON_RXUO,                    <span class="comment">/* 0x2_46B8 Receive unknown OP code counter register R/W 0x0000_0000 15.5.3.7.15/15-67 */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  TSEC_RMON_RALN,                    <span class="comment">/* 0x2_46BC Receive alignment error counter register R/W 0x0000_0000 15.5.3.7.16/15-68 */</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  TSEC_RMON_RFLR,                    <span class="comment">/* 0x2_46C0 Receive frame length error counter register R/W 0x0000_0000 15.5.3.7.17/15-68 */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  TSEC_RMON_RCDE,                    <span class="comment">/* 0x2_46C4 Receive code error counter register R/W 0x0000_0000 15.5.3.7.18/15-69 */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  TSEC_RMON_RCSE,                    <span class="comment">/* 0x2_46C8 Receive carrier sense error counter register R/W 0x0000_0000 15.5.3.7.19/15-69 */</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  TSEC_RMON_RUND,                    <span class="comment">/* 0x2_46CC Receive undersize packet counter register R/W 0x0000_0000 15.5.3.7.20/15-70 */</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  TSEC_RMON_ROVR,                    <span class="comment">/* 0x2_46D0 Receive oversize packet counter register R/W 0x0000_0000 15.5.3.7.21/15-70 */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  TSEC_RMON_RFRG,                    <span class="comment">/* 0x2_46D4 Receive fragments counter register R/W 0x0000_0000 15.5.3.7.22/15-71 */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  TSEC_RMON_RJBR,                    <span class="comment">/* 0x2_46D8 Receive jabber counter register R/W 0x0000_0000 15.5.3.7.23/15-71 */</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  TSEC_RMON_RDRP,                    <span class="comment">/* 0x2_46DC Receive drop register R/W 0x0000_0000 15.5.3.7.24/15-72 */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">/* TSEC1 Transmit Counters */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  TSEC_RMON_TBYT,                    <span class="comment">/* 0x2_46E0 Transmit byte counter register R/W 0x0000_0000 15.5.3.7.25/15-72 */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  TSEC_RMON_TPKT,                    <span class="comment">/* 0x2_46E4 Transmit packet counter register R/W 0x0000_0000 15.5.3.7.26/15-73 */</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  TSEC_RMON_TMCA,                    <span class="comment">/* 0x2_46E8 Transmit multicast packet counter register R/W 0x0000_0000 15.5.3.7.27/15-73 */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  TSEC_RMON_TBCA,                    <span class="comment">/* 0x2_46EC Transmit broadcast packet counter register R/W 0x0000_0000 15.5.3.7.28/15-74 */</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  TSEC_RMON_TXPF,                    <span class="comment">/* 0x2_46F0 Transmit PAUSE control frame counter register R/W 0x0000_0000 15.5.3.7.29/15-74 */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  TSEC_RMON_TDFR,                    <span class="comment">/* 0x2_46F4 Transmit deferral packet counter register R/W 0x0000_0000 15.5.3.7.30/15-75 */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  TSEC_RMON_TEDF,                    <span class="comment">/* 0x2_46F8 Transmit excessive deferral packet counter register R/W 0x0000_0000 15.5.3.7.31/15-75 */</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  TSEC_RMON_TSCL,                    <span class="comment">/* 0x2_46FC Transmit single collision packet counter register R/W 0x0000_0000 15.5.3.7.32/15-76 */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  TSEC_RMON_TMCL,                    <span class="comment">/* 0x2_4700 Transmit multiple collision packet counter register R/W 0x0000_0000 15.5.3.7.33/15-76 */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  TSEC_RMON_TLCL,                    <span class="comment">/* 0x2_4704 Transmit late collision packet counter register R/W 0x0000_0000 15.5.3.7.34/15-77 */</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  TSEC_RMON_TXCL,                    <span class="comment">/* 0x2_4708 Transmit excessive collision packet counter register R/W 0x0000_0000 15.5.3.7.35/15-77 */</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  TSEC_RMON_TNCL,                    <span class="comment">/* 0x2_470C Transmit total collision counter register R/W 0x0000_0000 15.5.3.7.36/15-78 */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  TSEC_RESERVED1,                    <span class="comment">/* 0x2_4710 Reserved, should be cleared R 0x0000_0000  */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  TSEC_RMON_TDRP,                    <span class="comment">/* 0x2_4714 Transmit drop frame counter register R/W 0x0000_0000 15.5.3.7.37/15-78 */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  TSEC_RMON_TJBR,                    <span class="comment">/* 0x2_4718 Transmit jabber frame counter register R/W 0x0000_0000 15.5.3.7.38/15-79 */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  TSEC_RMON_TFCS,                    <span class="comment">/* 0x2_471C Transmit FCS error counter register R/W 0x0000_0000 15.5.3.7.39/15-79 */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  TSEC_RMON_TXCF,                    <span class="comment">/* 0x2_4720 Transmit control frame counter register R/W 0x0000_0000 15.5.3.7.40/15-80 */</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  TSEC_RMON_TOVR,                    <span class="comment">/* 0x2_4724 Transmit oversize frame counter register R/W 0x0000_0000 15.5.3.7.41/15-80 */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  TSEC_RMON_TUND,                    <span class="comment">/* 0x2_4728 Transmit undersize frame counter register R/W 0x0000_0000 15.5.3.7.42/15-81 */</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  TSEC_RMON_TFRG,                    <span class="comment">/* 0x2_472C Transmit fragments frame counter register R/W 0x0000_0000 15.5.3.7.43/15-81 */</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  TSEC_RMON_CNT</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;} tsec_rmon_idx;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">/* TSEC1/2 General Control and Status Registers */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structtsec__registers.html">   89</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  uint8_t reserved0x2_4000[0x24010-0x24000]; <span class="comment">/* 0x2_4000--0x2_400F Reserved, should be cleared */</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  uint32_t ievent;                  <span class="comment">/* 0x2_4010 Interrupt event register R/W 0x0000_0000 15.5.3.1.1/15-19 */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  uint32_t imask;                   <span class="comment">/* 0x2_4014 Interrupt mask register R/W 0x0000_0000 15.5.3.1.2/15-22 */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  uint32_t edis;                    <span class="comment">/* 0x2_4018 Error disabled register R/W 0x0000_0000 15.5.3.1.3/15-24 */</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  uint8_t reserved0x2_401c[0x24020-0x2401c]; <span class="comment">/* 0x2_401c--0x2_401f Reserved, should be cleared */</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  uint32_t ecntrl;                  <span class="comment">/* 0x2_4020 Ethernet control register R/W 0x0000_0000 15.5.3.1.4/15-25 */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  uint32_t minflr;                  <span class="comment">/* 0x2_4024 Minimum frame length register R/W 0x0000_0040 15.5.3.1.5/15-26 */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  uint32_t ptv;                     <span class="comment">/* 0x2_4028 Pause time value register R/W 0x0000_0000 15.5.3.1.6/15-27 */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  uint32_t dmactrl;                 <span class="comment">/* 0x2_402C DMA control register R/W 0x0000_0000 15.5.3.1.7/15-28 */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  uint32_t tbipa;                   <span class="comment">/* 0x2_4030 TBI PHY address register R/W 0x0000_0000 15.5.3.1.8/15-29 */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  uint8_t reserved0x2_4034[0x2408c-0x24034]; <span class="comment">/* 0x2_4034--0x2_408b Reserved, should be cleared */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">/* TSEC1 FIFO Control and Status Registers */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  uint32_t fifo_tx_thr;             <span class="comment">/* 0x2_408C FIFO transmit threshold register R/W 0x0000_0100 15.5.3.2.1/15-30 */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  uint8_t reserved0x2_4090[0x24094-0x24090]; <span class="comment">/* 0x2_4090--0x2_4093 Reserved, should be cleared */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  uint32_t fifo_tx_sp;              <span class="comment">/* 0x2_4094 FIFO transmit space available register R/W 0x0000_0010 15.5.3.2.2/15-31 */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  uint32_t fifo_tx_starve;          <span class="comment">/* 0x2_4098 FIFO transmit starve register R/W 0x0000_0080 15.5.3.2.3/15-31 */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  uint32_t fifo_tx_starve_shutoff;  <span class="comment">/* 0x2_409C FIFO transmit starve shutoff register R/W 0x0000_0100 15.5.3.2.4/15-32 */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  uint8_t reserved0x2_40A0[0x24100-0x240A0]; <span class="comment">/* 0x2_40A0--0x2_40ff Reserved, should be cleared */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">/* TSEC1 Transmit Control and Status Registers */</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  uint32_t tctrl;                   <span class="comment">/* 0x2_4100 Transmit control register R/W 0x0000_0000 15.5.3.3.1/15-33 */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  uint32_t tstat;                   <span class="comment">/* 0x2_4104 Transmit status register R/W 0x0000_0000 15.5.3.3.2/15-34 */</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  uint8_t reserved0x2_4108[0x24110-0x24108]; <span class="comment">/* 0x2_4108 Reserved, should be cleared R 0x0000_0000 */</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uint32_t txic;                    <span class="comment">/* 0x2_4110 Transmit interrupt coalescing configuration register R/W 0x0000_0000 */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  uint8_t reserved0x2_4114[0x24124-0x24114]; <span class="comment">/* 0x2_4114--0x2_4120 Reserved, should be cleared */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  uint32_t ctbptr;                  <span class="comment">/* 0x2_4124 Current TxBD pointer register R 0x0000_0000 15.5.3.3.5/15-36 */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  uint8_t reserved0x2_4128[0x24184-0x24128]; <span class="comment">/* 0x2_4128--0x2_4180 Reserved, should be cleared */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  uint32_t tbptr;                   <span class="comment">/* 0x2_4184 TxBD pointer register R/W 0x0000_0000 15.5.3.3.6/15-36 */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  uint8_t reserved0x2_4188[0x24204-0x24188]; <span class="comment">/* 0x2_4188--0x2_4200 Reserved, should be cleared */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  uint32_t tbase;                   <span class="comment">/* 0x2_4204 TxBD base address register R/W 0x0000_0000 15.5.3.3.7/15-37 */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  uint8_t reserved0x2_4208[0x242B0-0x24208]; <span class="comment">/* 0x2_4208--0x2_42AC Reserved, should be cleared */</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  uint32_t ostbd;                   <span class="comment">/* 0x2_42B0 Out-of-sequence TxBD register R/W 0x0800_0000 15.5.3.3.8/15-37 */</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  uint32_t ostbdp;                  <span class="comment">/* 0x2_42B4 Out-of-sequence Tx data buffer pointer register R/W 0x0000_0000 15.5.3.3.9/15-39 */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  uint8_t reserved0x2_42B8[0x24300-0x242B8]; <span class="comment">/* 0x2_42B8--0x2_42FC Reserved, should be cleared */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">/* TSEC1 Receive Control and Status Registers */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  uint32_t rctrl;                   <span class="comment">/* 0x2_4300 Receive control register R/W 0x0000_0000 15.5.3.4.1/15-40 */</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  uint32_t rstat;                   <span class="comment">/* 0x2_4304 Receive status register R/W 0x0000_0000 15.5.3.4.2/15-41 */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  uint8_t reserved0x2_4308[0x2430C-0x24308]; <span class="comment">/* 0x2_4308 Reserved, should be cleared R 0x0000_0000  */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  uint32_t rbdlen;                  <span class="comment">/* 0x2_430C RxBD data length register R 0x0000_0000 15.5.3.4.3/15-41 */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  uint32_t rxic;                    <span class="comment">/* 0x2_4310 Receive interrupt coalescing configuration register R/W 0x0000_0000 15.5.3.4.4/15-42 */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  uint8_t reserved0x2_4314[0x24324-0x24314]; <span class="comment">/* 0x2_4314--0x2_4320 Reserved, should be cleared */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  uint32_t crbptr;                  <span class="comment">/* 0x2_4324 Current RxBD pointer register R 0x0000_0000 15.5.3.4.5/15-43 */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  uint8_t reserved0x2_4328[0x24340-0x24328]; <span class="comment">/* 0x2_4328--0x2_433C Reserved, should be cleared */</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  uint32_t mrblr;                   <span class="comment">/* 0x2_4340 Maximum receive buffer length register R/W 0x0000_0000 15.5.3.4.6/15-43 */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  uint8_t reserved0x2_4344[0x24384-0x24344]; <span class="comment">/* 0x2_4344--0x2_4380 Reserved, should be cleared */</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  uint32_t rbptr;                   <span class="comment">/* 0x2_4384 RxBD pointer register R/W 0x0000_0000 15.5.3.4.7/15-44 */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  uint8_t reserved0x2_4388[0x24404-0x24388]; <span class="comment">/* 0x2_4388--0x2_4400 Reserved, should be cleared */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  uint32_t rbase;                   <span class="comment">/* 0x2_4404 RxBD base address register R/W 0x0000_0000 15.5.3.4.8/15-44 */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  uint8_t reserved0x2_4408[0x24500-0x24408]; <span class="comment">/* 0x2_4408--0x2_44FC Reserved, should be cleared */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">/* TSEC1 MAC Registers */</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  uint32_t maccfg1;                 <span class="comment">/* 0x2_4500 MAC configuration register 1 R/W, R 0x0000_0000 15.5.3.6.1/15-48 */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  uint32_t maccfg2;                 <span class="comment">/* 0x2_4504 MAC configuration register 2 R/W 0x0000_7000 15.5.3.6.2/15-49 */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  uint32_t ipgifg;                  <span class="comment">/* 0x2_4508 Inter-packet gap/inter-frame gap register R/W 0x4060_5060 15.5.3.6.3/15-51 */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  uint32_t hafdup;                  <span class="comment">/* 0x2_450C Half-duplex register R/W 0x00A1_F037 15.5.3.6.4/15-52 */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  uint32_t maxfrm;                  <span class="comment">/* 0x2_4510 Maximum frame length register R/W 0x0000_0600 15.5.3.6.5/15-53 */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  uint8_t reserved0x2_4514[0x24520-0x24514]; <span class="comment">/* 0x2_4514--0x2_451C Reserved, should be cleared */</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  uint32_t miimcfg;                 <span class="comment">/* 0x2_4520 MII management configuration register R/W 0x0000_0000 15.5.3.6.6/15-53 */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  uint32_t miimcom;                 <span class="comment">/* 0x2_4524 MII management command register R/W 0x0000_0000 15.5.3.6.7/15-54 */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  uint32_t miimadd;                 <span class="comment">/* 0x2_4528 MII management address register R/W 0x0000_0000 15.5.3.6.8/15-55 */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  uint32_t miimcon;                 <span class="comment">/* 0x2_452C MII management control register W 0x0000_0000 15.5.3.6.9/15-56 */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  uint32_t miimstat;                <span class="comment">/* 0x2_4530 MII management status register R 0x0000_0000 15.5.3.6.10/15-56 */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  uint32_t miimind;                 <span class="comment">/* 0x2_4534 MII management indicator register R 0x0000_0000 15.5.3.6.11/15-57 */</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  uint8_t reserved0x2_4538[0x2453c-0x24538]; <span class="comment">/* 0x2_4538 Reserved, should be cleared  $ $ */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  uint32_t ifstat;                  <span class="comment">/* 0x2_453C Interface status register Special 0x0000_0001 15.5.3.6.12/15-58 */</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  uint32_t macstnaddr[2];             <span class="comment">/* 0x2_4540 Station address register, part 1/2 R/W 0x0000_0000 15.5.3.6.13/15-58 */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  uint8_t reserved0x2_4548[0x24680-0x24548]; <span class="comment">/* 0x2_4548--0x2_467C Reserved, should be cleared */</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">/* TSEC1 RMON MIB Registers */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  uint32_t rmon_mib[TSEC_RMON_CNT];</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">/* TSEC1 General Registers */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  uint32_t car[2];                  <span class="comment">/* 0x2_4730 Carry register one/two register R 0x0000_0000 15.5.3.7.44/15-82 */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  uint32_t cam[2];                  <span class="comment">/* 0x2_4738 Carry register one/two mask register R/W 0xFE01_FFFF 15.5.3.7.46/15-85 */</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  uint8_t reserved0x2_4740[0x24800-0x24740]; <span class="comment">/* 0x2_4740--0x2_47FC Reserved, should be cleared */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">/* TSEC1 Hash Function Registers */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  uint32_t iaddr[8];                <span class="comment">/* 0x2_4800 Individual address register 0-7 R/W 0x0000_0000 15.5.3.8.1/15-87 */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  uint8_t reserved0x2_4820[0x24880-0x24820]; <span class="comment">/* 0x2_4820--0x2_487C Reserved, should be cleared */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  uint32_t gaddr[8];                <span class="comment">/* 0x2_4880 Group address register 0-7 R/W 0x0000_0000 15.5.3.8.2/15-88 */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  uint8_t reserved0x2_48A0[0x24B00-0x248A0]; <span class="comment">/* 0x2_48A0--0x2_4AFF Reserved, should be cleared */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">/* TSEC1 Attribute Registers */</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  uint8_t reserved0x2_4B00[0x24BF8-0x24B00]; <span class="comment">/* 0x2_4B00--0x2_4BF4 Reserved, should be cleared */</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  uint32_t attr;                    <span class="comment">/* 0x2_4BF8 Attribute register R 0x0000_0000 */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  uint32_t attreli;                 <span class="comment">/* 0x2_4BFC Attribute extract length and extract index register R/W 0x0000_0000 */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  uint8_t reserved0x2_4C00[0x25000-0x24C00]; <span class="comment">/* 0x2_4C00--0x2_4FFF Reserved, should be cleared */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;} <a class="code" href="structtsec__registers.html">tsec_registers</a>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * TSEC IEVENT/IMASK bit definitions</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_BABR      (1&lt;&lt;(31- 0))</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_RXC       (1&lt;&lt;(31- 1))</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_BSY       (1&lt;&lt;(31- 2))</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_EBERR     (1&lt;&lt;(31- 3))</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_MSRO      (1&lt;&lt;(31- 5))</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_GTSC      (1&lt;&lt;(31- 6))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_BABT      (1&lt;&lt;(31- 7))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_TXC       (1&lt;&lt;(31- 8))</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_TXE       (1&lt;&lt;(31- 9))</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_TXB       (1&lt;&lt;(31-10))</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_TXF       (1&lt;&lt;(31-11))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_LC        (1&lt;&lt;(31-13))</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_CRL_XDA   (1&lt;&lt;(31-14))</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_XFUN      (1&lt;&lt;(31-15))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_RXB       (1&lt;&lt;(31-16))</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_MMRD      (1&lt;&lt;(31-21))</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_MMWR      (1&lt;&lt;(31-22))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_GRSC      (1&lt;&lt;(31-23))</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define TSEC_IEVENT_RXF       (1&lt;&lt;(31-24))</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * TSEC DMACTRL bit definitions</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define TSEC_DMACTL_TDSEN  (1&lt;&lt;(31-24))</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define TSEC_DMACTL_TBDSEN (1&lt;&lt;(31-25))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define TSEC_DMACTL_GRS    (1&lt;&lt;(31-27))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define TSEC_DMACTL_GTS    (1&lt;&lt;(31-28))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define TSEC_DMACTL_WWR    (1&lt;&lt;(31-30))</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define TSEC_DMACTL_WOP    (1&lt;&lt;(31-31))</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> * TSEC TSTAT bit definitions</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define TSEC_TSTAT_THLT  (1&lt;&lt;(31-0))</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * TSEC RSTAT bit definitions</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define TSEC_RSTAT_QHLT  (1&lt;&lt;(31-8))</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">   * TSEC ECNTRL bit positions</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define TSEC_ECNTRL_CLRCNT (1 &lt;&lt; (31-17))  </span><span class="comment">/* Clear stat counters     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define TSEC_ECNTRL_AUTOZ  (1 &lt;&lt; (31-18))  </span><span class="comment">/* auto-zero read counters */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define TSEC_ECNTRL_STEN   (1 &lt;&lt; (31-19))  </span><span class="comment">/* enable statistics       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define TSEC_ECNTRL_TBIM   (1 &lt;&lt; (31-26))  </span><span class="comment">/* ten-bit-interface       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define TSEC_ECNTRL_RPM    (1 &lt;&lt; (31-27))  </span><span class="comment">/* reduced signal mode     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define TSEC_ECNTRL_R100M  (1 &lt;&lt; (31-28))  </span><span class="comment">/* RGMII100 mode           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">   * TSEC EDIS bit positions</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define TSEC_EDIS_BSYDIS    (1 &lt;&lt; (31- 2))  </span><span class="comment">/* Busy disable            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define TSEC_EDIS_EBERRDIS  (1 &lt;&lt; (31- 3))  </span><span class="comment">/* bus error disable       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define TSEC_EDIS_TXEDIS    (1 &lt;&lt; (31- 9))  </span><span class="comment">/* Tx error disable        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define TSEC_EDIS_LCDIS     (1 &lt;&lt; (31-13))  </span><span class="comment">/* Late collision disable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define TSEC_EDIS_CRLXDADIS (1 &lt;&lt; (31-14))  </span><span class="comment">/* Collision Retry disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define TSEC_EDIS_FUNDIS    (1 &lt;&lt; (31-15))  </span><span class="comment">/* Tx FIFO underrun disable*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">   * TSEC RCTRL bit positions</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define TSEC_RCTRL_BC_REJ  (1 &lt;&lt; (31-27))  </span><span class="comment">/* Broadcast Reject        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define TSEC_RCTRL_PROM    (1 &lt;&lt; (31-28))  </span><span class="comment">/* Promiscuous             */</span><span class="preprocessor"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define TSEC_RCTRL_RSF     (1 &lt;&lt; (31-29))  </span><span class="comment">/* Receive short frames    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">   * TSEC TXIC bit positions</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define TSEC_TXIC_ICEN      (1 &lt;&lt; (31- 0))  </span><span class="comment">/* Irq coalescing enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define TSEC_TXIC_ICFCT(n) (((n)&amp;0xff) &lt;&lt; (31-10))  </span><span class="comment">/* Frame coal. cnt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define TSEC_TXIC_ICTT(n) (((n)&amp;0xffff) &lt;&lt; (31-31))  </span><span class="comment">/* Buf. coal. cnt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">   * TSEC RXIC bit positions</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define TSEC_RXIC_ICEN      (1 &lt;&lt; (31- 0))  </span><span class="comment">/* Irq coalescing enable   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define TSEC_RXIC_ICFCT(n) (((n)&amp;0xff) &lt;&lt; (31-10))  </span><span class="comment">/* Frame coal. cnt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define TSEC_RXIC_ICTT(n) (((n)&amp;0xffff) &lt;&lt; (31-31))  </span><span class="comment">/* Buf. coal. cnt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">   * TSEC MACCFG1 bit positions</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_SOFTRST   (1 &lt;&lt; (31- 0))  </span><span class="comment">/* Soft Reset           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_RES_RXMC  (1 &lt;&lt; (31-12))  </span><span class="comment">/* Reset Rx MAC block   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_RES_TXMC  (1 &lt;&lt; (31-13))  </span><span class="comment">/* Reset Tx MAC block   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_RES_RXFUN (1 &lt;&lt; (31-14))  </span><span class="comment">/* Reset Rx function blk*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_RES_TXFUN (1 &lt;&lt; (31-15))  </span><span class="comment">/* Reset Tx function blk*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_LOOPBACK  (1 &lt;&lt; (31-23))  </span><span class="comment">/* Loopback mode        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_RX_FLOW   (1 &lt;&lt; (31-26))  </span><span class="comment">/* Receive Flow Ctrl    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_TX_FLOW   (1 &lt;&lt; (31-27))  </span><span class="comment">/* Transmit Flow Ctrl   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_SYNVRXEN  (1 &lt;&lt; (31-28))  </span><span class="comment">/* Sync Receive Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_RXEN      (1 &lt;&lt; (31-29))  </span><span class="comment">/* Receive Enable       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_SYNVTXEN  (1 &lt;&lt; (31-30))  </span><span class="comment">/* Sync Transmit Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define TSEC_MACCFG1_TXEN      (1 &lt;&lt; (31-31))  </span><span class="comment">/* Transmit Enable      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">   * TSEC MACCFG2 bit positions</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_PRELEN(n) (((n)&amp;0x0f) &lt;&lt; (31-19))  </span><span class="comment">/* Preamble len*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_IFMODE_MSK (3 &lt;&lt; (31-23)) </span><span class="comment">/* mode mask            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_IFMODE_NIB (1 &lt;&lt; (31-23)) </span><span class="comment">/* nibble mode          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_IFMODE_BYT (2 &lt;&lt; (31-23)) </span><span class="comment">/* byte mode            */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_HUGE_FRAME (1 &lt;&lt; (31-26)) </span><span class="comment">/* Huge Frame           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_LENGTH_CHK (1 &lt;&lt; (31-27)) </span><span class="comment">/* Length Check         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_PAD_CRC    (1 &lt;&lt; (31-29)) </span><span class="comment">/* MAC adds PAD/CRC     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_CRC_EN     (1 &lt;&lt; (31-30)) </span><span class="comment">/* CRC enable           */</span><span class="preprocessor"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define TSEC_MACCFG2_FULLDUPLEX (1 &lt;&lt; (31-31)) </span><span class="comment">/* Full Duplex Mode     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">   * TSEC MIIMADD bit positions</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define TSEC_MIIMADD_PHY(n)     (((n) &amp; 0x3f)&lt;&lt;(31- 23))  </span><span class="comment">/* PHY addr  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define TSEC_MIIMADD_REGADDR(n) (((n) &amp; 0x3f)&lt;&lt;(31- 31))  </span><span class="comment">/* PHY addr  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">   * TSEC MIIMCOM bit positions</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define TSEC_MIIMCOM_SCAN       (1 &lt;&lt; (31-30))     </span><span class="comment">/* Scan command     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define TSEC_MIIMCOM_READ       (1 &lt;&lt; (31-31))     </span><span class="comment">/* Read command     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">   * TSEC MIIMIND bit positions</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define TSEC_MIIMIND_NVAL       (1 &lt;&lt; (31-29))     </span><span class="comment">/* not valid        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define TSEC_MIIMIND_SCAN       (1 &lt;&lt; (31-30))     </span><span class="comment">/* Scan in progress */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define TSEC_MIIMIND_BUSY       (1 &lt;&lt; (31-31))     </span><span class="comment">/* Acc. in progress */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="comment">/*</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">   * TSEC ATTR bit positions</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">   */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define TSEC_ATTR_RDSEN         (1 &lt;&lt; (31-24))     </span><span class="comment">/* read data snoop  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define TSEC_ATTR_RBDSEN        (1 &lt;&lt; (31-25))     </span><span class="comment">/* read BD snoop    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="structPQBufferDescriptor__t.html">  315</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keyword">volatile</span> uint16_t  status;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keyword">volatile</span> uint16_t  length;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="keyword">volatile</span> <span class="keywordtype">void</span>     *buffer;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;} <a class="code" href="structPQBufferDescriptor__t.html">PQBufferDescriptor_t</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> * Bits in receive buffer descriptor status word</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define BD_EMPTY           (1&lt;&lt;15)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define BD_RO1             (1&lt;&lt;14)</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define BD_WRAP            (1&lt;&lt;13)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define BD_INTERRUPT       (1&lt;&lt;12)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define BD_LAST            (1&lt;&lt;11)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define BD_CONTROL_CHAR    (1&lt;&lt;11)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define BD_FIRST_IN_FRAME  (1&lt;&lt;10)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define BD_MISS            (1&lt;&lt;8)</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define BD_BROADCAST       (1&lt;&lt;7)</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define BD_MULTICAST       (1&lt;&lt;6)</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define BD_LONG            (1&lt;&lt;5)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define BD_NONALIGNED      (1&lt;&lt;4)</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define BD_SHORT           (1&lt;&lt;3)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define BD_CRC_ERROR       (1&lt;&lt;2)</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define BD_OVERRUN         (1&lt;&lt;1)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define BD_COLLISION       (1&lt;&lt;0)</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * Bits in transmit buffer descriptor status word</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * Many bits have the same meaning as those in receiver buffer descriptors.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define BD_READY           (1&lt;&lt;15)</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define BD_PAD_CRC         (1&lt;&lt;14)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* WRAP/Interrupt as in Rx BDs */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define BD_TX_CRC          (1&lt;&lt;10)</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define BD_DEFER           (1&lt;&lt;9)</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define BD_TO1             (1&lt;&lt;8)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define BD_HFE_            (1&lt;&lt;7)</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BD_LATE_COLLISION  (1&lt;&lt;7)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define BD_RETRY_LIMIT     (1&lt;&lt;6)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define BD_RETRY_COUNT(x)  (((x)&amp;0x3C)&gt;&gt;2)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define BD_UNDERRUN        (1&lt;&lt;1)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define BD_TXTRUNC         (1&lt;&lt;0)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keyword">struct </span>rtems_bsdnet_ifconfig;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="structtsec__config.html">  360</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordtype">int</span> unit_number;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordtype">char</span> *unit_name;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keyword">volatile</span> <a class="code" href="structtsec__registers.html">tsec_registers</a> *reg_ptr;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keyword">volatile</span> <a class="code" href="structtsec__registers.html">tsec_registers</a> *mdio_ptr;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  rtems_irq_number irq_num_tx;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  rtems_irq_number irq_num_rx;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  rtems_irq_number irq_num_err;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">int</span> phy_default;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;} <a class="code" href="structtsec__config.html">tsec_config</a>;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="keywordtype">int</span> tsec_driver_attach_detach(</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keyword">struct</span> rtems_bsdnet_ifconfig *<a class="code" href="structconfig__s.html">config</a>,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordtype">int</span> attaching</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;}</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LIBCPU_POWERPC_TSEC_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structPQBufferDescriptor__t_html"><div class="ttname"><a href="structPQBufferDescriptor__t.html">PQBufferDescriptor_t</a></div><div class="ttdef"><b>Definition:</b> tsec.h:315</div></div>
<div class="ttc" id="structconfig__s_html"><div class="ttname"><a href="structconfig__s.html">config_s</a></div><div class="ttdef"><b>Definition:</b> deflate.c:115</div></div>
<div class="ttc" id="structtsec__config_html"><div class="ttname"><a href="structtsec__config.html">tsec_config</a></div><div class="ttdef"><b>Definition:</b> tsec.h:360</div></div>
<div class="ttc" id="structtsec__registers_html"><div class="ttname"><a href="structtsec__registers.html">tsec_registers</a></div><div class="ttdef"><b>Definition:</b> tsec.h:89</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
