INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/stust-private/digisys-2022s/vivado/week10/lab01/lab01.srcs/sources_1/new/shr4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shr4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/stust-private/digisys-2022s/vivado/week10/lab01/lab01.srcs/sim_1/new/shr4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shr4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/stust-private/digisys-2022s/vivado/week10/lab01/lab01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
