#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  4 00:29:37 2019
# Process ID: 4152
# Current directory: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9148 D:\git\DMA-S2MM-and-MM2S-\project\DMA_test\DMA_test.xpr
# Log file: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/vivado.log
# Journal file: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.xpr
INFO: [Project 1-313] Project file moved from '/home/hubbery/DMA/project/DMA_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S-/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 859.250 ; gain = 155.039
update_compile_order -fileset sources_1
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs system_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs system_rst_ps7_0_50M_0_synth_1]
set_property needs_refresh false [get_runs system_axi_smc_0_synth_1]
set_property needs_refresh false [get_runs system_axis_data_fifo_0_0_synth_1]
set_property needs_refresh false [get_runs system_User_DMA_0_0_synth_1]
set_property needs_refresh false [get_runs system_xlconcat_0_0_synth_1]
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/impl_1/system_wrapper.sysdef D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf

INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk -hwspec D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- user.org:user:User_DMA:1.0 - User_DMA_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 956.660 ; gain = 73.281
open_bd_design {D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name User_DMA_v1_0_project -directory D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.tmp/User_DMA_v1_0_project d:/git/DMA-S2MM-and-MM2S-/project/ip_repo/User_DMA_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.094 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/git/DMA-S2MM-and-MM2S-/project/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1010.094 ; gain = 0.000
update_compile_order -fileset sources_1
current_project DMA_test
current_project User_DMA_v1_0_project
close_project
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_User_DMA_0_0/system_User_DMA_0_0.dcp' for cell 'system_i/User_DMA_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp' for cell 'system_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.dcp' for cell 'system_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_rst_ps7_0_50M_0/system_rst_ps7_0_50M_0.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0_board.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/bd_0/ip/ip_1/bd_44e3_psr_aclk_0.xdc] for cell 'system_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [d:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.xdc] for cell 'system_i/axis_data_fifo_0/inst'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axi_smc_0/system_axi_smc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/sources_1/bd/system/ip/system_axis_data_fifo_0_0/system_axis_data_fifo_0_0.dcp'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 103 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 103 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1464.785 ; gain = 451.641
set_property mark_debug true [get_nets [list system_i/User_DMA_0/s_axi_lite_aresetn]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[26]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[30]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[25]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[27]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[28]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[29]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[31]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[24]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[5]}]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/s_axis_s2mm_aresetn]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/s_axis_s2mm_tvalid]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[21]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[12]}]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/state_read]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/reads_done_reg_i_2_n_1]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/m_axi_full_mm2s_done]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/s_axi_lite_rdata[14]} {system_i/User_DMA_0/s_axi_lite_rdata[5]} {system_i/User_DMA_0/s_axi_lite_rdata[8]} {system_i/User_DMA_0/s_axi_lite_rdata[9]} {system_i/User_DMA_0/s_axi_lite_rdata[17]} {system_i/User_DMA_0/s_axi_lite_rdata[20]} {system_i/User_DMA_0/s_axi_lite_rdata[22]} {system_i/User_DMA_0/s_axi_lite_rdata[26]} {system_i/User_DMA_0/s_axi_lite_rdata[31]} {system_i/User_DMA_0/s_axi_lite_rdata[27]} {system_i/User_DMA_0/s_axi_lite_rdata[28]} {system_i/User_DMA_0/s_axi_lite_rdata[3]} {system_i/User_DMA_0/s_axi_lite_rdata[7]} {system_i/User_DMA_0/s_axi_lite_rdata[10]} {system_i/User_DMA_0/s_axi_lite_rdata[13]} {system_i/User_DMA_0/s_axi_lite_rdata[16]} {system_i/User_DMA_0/s_axi_lite_rdata[19]} {system_i/User_DMA_0/s_axi_lite_rdata[23]} {system_i/User_DMA_0/s_axi_lite_rdata[30]} {system_i/User_DMA_0/s_axi_lite_rdata[4]} {system_i/User_DMA_0/s_axi_lite_rdata[6]} {system_i/User_DMA_0/s_axi_lite_rdata[11]} {system_i/User_DMA_0/s_axi_lite_rdata[12]} {system_i/User_DMA_0/s_axi_lite_rdata[18]} {system_i/User_DMA_0/s_axi_lite_rdata[25]} {system_i/User_DMA_0/s_axi_lite_rdata[29]} {system_i/User_DMA_0/s_axi_lite_rdata[0]} {system_i/User_DMA_0/s_axi_lite_rdata[1]} {system_i/User_DMA_0/s_axi_lite_rdata[2]} {system_i/User_DMA_0/s_axi_lite_rdata[15]} {system_i/User_DMA_0/s_axi_lite_rdata[21]} {system_i/User_DMA_0/s_axi_lite_rdata[24]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/s_axi_lite_wdata[2]} {system_i/User_DMA_0/s_axi_lite_wdata[11]} {system_i/User_DMA_0/s_axi_lite_wdata[14]} {system_i/User_DMA_0/s_axi_lite_wdata[19]} {system_i/User_DMA_0/s_axi_lite_wdata[24]} {system_i/User_DMA_0/s_axi_lite_wdata[30]} {system_i/User_DMA_0/s_axi_lite_wdata[31]} {system_i/User_DMA_0/s_axi_lite_wdata[8]} {system_i/User_DMA_0/s_axi_lite_wdata[9]} {system_i/User_DMA_0/s_axi_lite_wdata[10]} {system_i/User_DMA_0/s_axi_lite_wdata[17]} {system_i/User_DMA_0/s_axi_lite_wdata[23]} {system_i/User_DMA_0/s_axi_lite_wdata[28]} {system_i/User_DMA_0/s_axi_lite_wdata[1]} {system_i/User_DMA_0/s_axi_lite_wdata[4]} {system_i/User_DMA_0/s_axi_lite_wdata[5]} {system_i/User_DMA_0/s_axi_lite_wdata[7]} {system_i/User_DMA_0/s_axi_lite_wdata[13]} {system_i/User_DMA_0/s_axi_lite_wdata[16]} {system_i/User_DMA_0/s_axi_lite_wdata[18]} {system_i/User_DMA_0/s_axi_lite_wdata[26]} {system_i/User_DMA_0/s_axi_lite_wdata[29]} {system_i/User_DMA_0/s_axi_lite_wdata[0]} {system_i/User_DMA_0/s_axi_lite_wdata[3]} {system_i/User_DMA_0/s_axi_lite_wdata[6]} {system_i/User_DMA_0/s_axi_lite_wdata[12]} {system_i/User_DMA_0/s_axi_lite_wdata[15]} {system_i/User_DMA_0/s_axi_lite_wdata[20]} {system_i/User_DMA_0/s_axi_lite_wdata[21]} {system_i/User_DMA_0/s_axi_lite_wdata[25]} {system_i/User_DMA_0/s_axi_lite_wdata[22]} {system_i/User_DMA_0/s_axi_lite_wdata[27]}]]
set_property mark_debug false [get_nets [list {system_i/User_DMA_0/s_axi_lite_rdata[14]} {system_i/User_DMA_0/s_axi_lite_rdata[5]} {system_i/User_DMA_0/s_axi_lite_rdata[8]} {system_i/User_DMA_0/s_axi_lite_rdata[9]} {system_i/User_DMA_0/s_axi_lite_rdata[17]} {system_i/User_DMA_0/s_axi_lite_rdata[20]} {system_i/User_DMA_0/s_axi_lite_rdata[22]} {system_i/User_DMA_0/s_axi_lite_rdata[26]} {system_i/User_DMA_0/s_axi_lite_rdata[31]} {system_i/User_DMA_0/s_axi_lite_rdata[27]} {system_i/User_DMA_0/s_axi_lite_rdata[28]} {system_i/User_DMA_0/s_axi_lite_rdata[3]} {system_i/User_DMA_0/s_axi_lite_rdata[7]} {system_i/User_DMA_0/s_axi_lite_rdata[10]} {system_i/User_DMA_0/s_axi_lite_rdata[13]} {system_i/User_DMA_0/s_axi_lite_rdata[16]} {system_i/User_DMA_0/s_axi_lite_rdata[19]} {system_i/User_DMA_0/s_axi_lite_rdata[23]} {system_i/User_DMA_0/s_axi_lite_rdata[30]} {system_i/User_DMA_0/s_axi_lite_rdata[4]} {system_i/User_DMA_0/s_axi_lite_rdata[6]} {system_i/User_DMA_0/s_axi_lite_rdata[11]} {system_i/User_DMA_0/s_axi_lite_rdata[12]} {system_i/User_DMA_0/s_axi_lite_rdata[18]} {system_i/User_DMA_0/s_axi_lite_rdata[25]} {system_i/User_DMA_0/s_axi_lite_rdata[29]} {system_i/User_DMA_0/s_axi_lite_rdata[0]} {system_i/User_DMA_0/s_axi_lite_rdata[1]} {system_i/User_DMA_0/s_axi_lite_rdata[2]} {system_i/User_DMA_0/s_axi_lite_rdata[15]} {system_i/User_DMA_0/s_axi_lite_rdata[21]} {system_i/User_DMA_0/s_axi_lite_rdata[24]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/s_axi_lite_rdata[14]} {system_i/User_DMA_0/s_axi_lite_rdata[5]} {system_i/User_DMA_0/s_axi_lite_rdata[8]} {system_i/User_DMA_0/s_axi_lite_rdata[9]} {system_i/User_DMA_0/s_axi_lite_rdata[17]} {system_i/User_DMA_0/s_axi_lite_rdata[20]} {system_i/User_DMA_0/s_axi_lite_rdata[22]} {system_i/User_DMA_0/s_axi_lite_rdata[26]} {system_i/User_DMA_0/s_axi_lite_rdata[31]} {system_i/User_DMA_0/s_axi_lite_rdata[27]} {system_i/User_DMA_0/s_axi_lite_rdata[28]} {system_i/User_DMA_0/s_axi_lite_rdata[3]} {system_i/User_DMA_0/s_axi_lite_rdata[7]} {system_i/User_DMA_0/s_axi_lite_rdata[10]} {system_i/User_DMA_0/s_axi_lite_rdata[13]} {system_i/User_DMA_0/s_axi_lite_rdata[16]} {system_i/User_DMA_0/s_axi_lite_rdata[19]} {system_i/User_DMA_0/s_axi_lite_rdata[23]} {system_i/User_DMA_0/s_axi_lite_rdata[30]} {system_i/User_DMA_0/s_axi_lite_rdata[4]} {system_i/User_DMA_0/s_axi_lite_rdata[6]} {system_i/User_DMA_0/s_axi_lite_rdata[11]} {system_i/User_DMA_0/s_axi_lite_rdata[12]} {system_i/User_DMA_0/s_axi_lite_rdata[18]} {system_i/User_DMA_0/s_axi_lite_rdata[25]} {system_i/User_DMA_0/s_axi_lite_rdata[29]} {system_i/User_DMA_0/s_axi_lite_rdata[0]} {system_i/User_DMA_0/s_axi_lite_rdata[1]} {system_i/User_DMA_0/s_axi_lite_rdata[2]} {system_i/User_DMA_0/s_axi_lite_rdata[15]} {system_i/User_DMA_0/s_axi_lite_rdata[21]} {system_i/User_DMA_0/s_axi_lite_rdata[24]}]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/INIT_AXI_TXN]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[12]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[10]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[1]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[2]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[5]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[7]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[11]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[13]_i_2_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[12]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[0]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[3]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[4]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[6]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[8]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[9]_i_1_n_0} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[14]_i_1_n_0}]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/init_txn_ff system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/init_txn_ff2]]
set_property mark_debug true [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awready system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awvalid system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_bready system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_bvalid system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_wready system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_wvalid]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/m_axi_full_wdata[21]} {system_i/User_DMA_0/m_axi_full_wdata[27]} {system_i/User_DMA_0/m_axi_full_wdata[29]} {system_i/User_DMA_0/m_axi_full_wdata[0]} {system_i/User_DMA_0/m_axi_full_wdata[9]} {system_i/User_DMA_0/m_axi_full_wdata[11]} {system_i/User_DMA_0/m_axi_full_wdata[14]} {system_i/User_DMA_0/m_axi_full_wdata[15]} {system_i/User_DMA_0/m_axi_full_wdata[20]} {system_i/User_DMA_0/m_axi_full_wdata[28]} {system_i/User_DMA_0/m_axi_full_wdata[30]} {system_i/User_DMA_0/m_axi_full_wdata[31]} {system_i/User_DMA_0/m_axi_full_wdata[1]} {system_i/User_DMA_0/m_axi_full_wdata[4]} {system_i/User_DMA_0/m_axi_full_wdata[8]} {system_i/User_DMA_0/m_axi_full_wdata[12]} {system_i/User_DMA_0/m_axi_full_wdata[23]} {system_i/User_DMA_0/m_axi_full_wdata[24]} {system_i/User_DMA_0/m_axi_full_wdata[25]} {system_i/User_DMA_0/m_axi_full_wdata[6]} {system_i/User_DMA_0/m_axi_full_wdata[7]} {system_i/User_DMA_0/m_axi_full_wdata[13]} {system_i/User_DMA_0/m_axi_full_wdata[18]} {system_i/User_DMA_0/m_axi_full_wdata[19]} {system_i/User_DMA_0/m_axi_full_wdata[22]} {system_i/User_DMA_0/m_axi_full_wdata[26]} {system_i/User_DMA_0/m_axi_full_wdata[2]} {system_i/User_DMA_0/m_axi_full_wdata[3]} {system_i/User_DMA_0/m_axi_full_wdata[5]} {system_i/User_DMA_0/m_axi_full_wdata[10]} {system_i/User_DMA_0/m_axi_full_wdata[16]} {system_i/User_DMA_0/m_axi_full_wdata[17]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/m_axi_full_rdata[4]} {system_i/User_DMA_0/m_axi_full_rdata[22]} {system_i/User_DMA_0/m_axi_full_rdata[23]} {system_i/User_DMA_0/m_axi_full_rdata[24]} {system_i/User_DMA_0/m_axi_full_rdata[29]} {system_i/User_DMA_0/m_axi_full_rdata[5]} {system_i/User_DMA_0/m_axi_full_rdata[2]} {system_i/User_DMA_0/m_axi_full_rdata[6]} {system_i/User_DMA_0/m_axi_full_rdata[10]} {system_i/User_DMA_0/m_axi_full_rdata[11]} {system_i/User_DMA_0/m_axi_full_rdata[14]} {system_i/User_DMA_0/m_axi_full_rdata[21]} {system_i/User_DMA_0/m_axi_full_rdata[28]} {system_i/User_DMA_0/m_axi_full_rdata[31]} {system_i/User_DMA_0/m_axi_full_rdata[1]} {system_i/User_DMA_0/m_axi_full_rdata[9]} {system_i/User_DMA_0/m_axi_full_rdata[12]} {system_i/User_DMA_0/m_axi_full_rdata[13]} {system_i/User_DMA_0/m_axi_full_rdata[16]} {system_i/User_DMA_0/m_axi_full_rdata[18]} {system_i/User_DMA_0/m_axi_full_rdata[20]} {system_i/User_DMA_0/m_axi_full_rdata[26]} {system_i/User_DMA_0/m_axi_full_rdata[30]} {system_i/User_DMA_0/m_axi_full_rdata[7]} {system_i/User_DMA_0/m_axi_full_rdata[0]} {system_i/User_DMA_0/m_axi_full_rdata[3]} {system_i/User_DMA_0/m_axi_full_rdata[8]} {system_i/User_DMA_0/m_axi_full_rdata[15]} {system_i/User_DMA_0/m_axi_full_rdata[17]} {system_i/User_DMA_0/m_axi_full_rdata[19]} {system_i/User_DMA_0/m_axi_full_rdata[25]} {system_i/User_DMA_0/m_axi_full_rdata[27]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/m_axis_mm2s_tdata[3]} {system_i/User_DMA_0/m_axis_mm2s_tdata[6]} {system_i/User_DMA_0/m_axis_mm2s_tdata[8]} {system_i/User_DMA_0/m_axis_mm2s_tdata[13]} {system_i/User_DMA_0/m_axis_mm2s_tdata[18]} {system_i/User_DMA_0/m_axis_mm2s_tdata[20]} {system_i/User_DMA_0/m_axis_mm2s_tdata[23]} {system_i/User_DMA_0/m_axis_mm2s_tdata[26]} {system_i/User_DMA_0/m_axis_mm2s_tdata[30]} {system_i/User_DMA_0/m_axis_mm2s_tdata[31]} {system_i/User_DMA_0/m_axis_mm2s_tdata[0]} {system_i/User_DMA_0/m_axis_mm2s_tdata[1]} {system_i/User_DMA_0/m_axis_mm2s_tdata[12]} {system_i/User_DMA_0/m_axis_mm2s_tdata[28]} {system_i/User_DMA_0/m_axis_mm2s_tdata[4]} {system_i/User_DMA_0/m_axis_mm2s_tdata[7]} {system_i/User_DMA_0/m_axis_mm2s_tdata[11]} {system_i/User_DMA_0/m_axis_mm2s_tdata[16]} {system_i/User_DMA_0/m_axis_mm2s_tdata[17]} {system_i/User_DMA_0/m_axis_mm2s_tdata[24]} {system_i/User_DMA_0/m_axis_mm2s_tdata[27]} {system_i/User_DMA_0/m_axis_mm2s_tdata[21]} {system_i/User_DMA_0/m_axis_mm2s_tdata[2]} {system_i/User_DMA_0/m_axis_mm2s_tdata[5]} {system_i/User_DMA_0/m_axis_mm2s_tdata[9]} {system_i/User_DMA_0/m_axis_mm2s_tdata[10]} {system_i/User_DMA_0/m_axis_mm2s_tdata[14]} {system_i/User_DMA_0/m_axis_mm2s_tdata[15]} {system_i/User_DMA_0/m_axis_mm2s_tdata[19]} {system_i/User_DMA_0/m_axis_mm2s_tdata[22]} {system_i/User_DMA_0/m_axis_mm2s_tdata[25]} {system_i/User_DMA_0/m_axis_mm2s_tdata[29]}]]
set_property mark_debug true [get_nets [list {system_i/User_DMA_0/s_axis_s2mm_tdata[24]} {system_i/User_DMA_0/s_axis_s2mm_tdata[28]} {system_i/User_DMA_0/s_axis_s2mm_tdata[30]} {system_i/User_DMA_0/s_axis_s2mm_tdata[0]} {system_i/User_DMA_0/s_axis_s2mm_tdata[6]} {system_i/User_DMA_0/s_axis_s2mm_tdata[10]} {system_i/User_DMA_0/s_axis_s2mm_tdata[14]} {system_i/User_DMA_0/s_axis_s2mm_tdata[18]} {system_i/User_DMA_0/s_axis_s2mm_tdata[20]} {system_i/User_DMA_0/s_axis_s2mm_tdata[1]} {system_i/User_DMA_0/s_axis_s2mm_tdata[3]} {system_i/User_DMA_0/s_axis_s2mm_tdata[11]} {system_i/User_DMA_0/s_axis_s2mm_tdata[19]} {system_i/User_DMA_0/s_axis_s2mm_tdata[25]} {system_i/User_DMA_0/s_axis_s2mm_tdata[26]} {system_i/User_DMA_0/s_axis_s2mm_tdata[29]} {system_i/User_DMA_0/s_axis_s2mm_tdata[31]} {system_i/User_DMA_0/s_axis_s2mm_tdata[21]} {system_i/User_DMA_0/s_axis_s2mm_tdata[22]} {system_i/User_DMA_0/s_axis_s2mm_tdata[2]} {system_i/User_DMA_0/s_axis_s2mm_tdata[4]} {system_i/User_DMA_0/s_axis_s2mm_tdata[8]} {system_i/User_DMA_0/s_axis_s2mm_tdata[12]} {system_i/User_DMA_0/s_axis_s2mm_tdata[15]} {system_i/User_DMA_0/s_axis_s2mm_tdata[23]} {system_i/User_DMA_0/s_axis_s2mm_tdata[27]} {system_i/User_DMA_0/s_axis_s2mm_tdata[5]} {system_i/User_DMA_0/s_axis_s2mm_tdata[7]} {system_i/User_DMA_0/s_axis_s2mm_tdata[9]} {system_i/User_DMA_0/s_axis_s2mm_tdata[13]} {system_i/User_DMA_0/s_axis_s2mm_tdata[16]} {system_i/User_DMA_0/s_axis_s2mm_tdata[17]}]]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/User_DMA_0/m_axi_full_rdata[0]} {system_i/User_DMA_0/m_axi_full_rdata[1]} {system_i/User_DMA_0/m_axi_full_rdata[2]} {system_i/User_DMA_0/m_axi_full_rdata[3]} {system_i/User_DMA_0/m_axi_full_rdata[4]} {system_i/User_DMA_0/m_axi_full_rdata[5]} {system_i/User_DMA_0/m_axi_full_rdata[6]} {system_i/User_DMA_0/m_axi_full_rdata[7]} {system_i/User_DMA_0/m_axi_full_rdata[8]} {system_i/User_DMA_0/m_axi_full_rdata[9]} {system_i/User_DMA_0/m_axi_full_rdata[10]} {system_i/User_DMA_0/m_axi_full_rdata[11]} {system_i/User_DMA_0/m_axi_full_rdata[12]} {system_i/User_DMA_0/m_axi_full_rdata[13]} {system_i/User_DMA_0/m_axi_full_rdata[14]} {system_i/User_DMA_0/m_axi_full_rdata[15]} {system_i/User_DMA_0/m_axi_full_rdata[16]} {system_i/User_DMA_0/m_axi_full_rdata[17]} {system_i/User_DMA_0/m_axi_full_rdata[18]} {system_i/User_DMA_0/m_axi_full_rdata[19]} {system_i/User_DMA_0/m_axi_full_rdata[20]} {system_i/User_DMA_0/m_axi_full_rdata[21]} {system_i/User_DMA_0/m_axi_full_rdata[22]} {system_i/User_DMA_0/m_axi_full_rdata[23]} {system_i/User_DMA_0/m_axi_full_rdata[24]} {system_i/User_DMA_0/m_axi_full_rdata[25]} {system_i/User_DMA_0/m_axi_full_rdata[26]} {system_i/User_DMA_0/m_axi_full_rdata[27]} {system_i/User_DMA_0/m_axi_full_rdata[28]} {system_i/User_DMA_0/m_axi_full_rdata[29]} {system_i/User_DMA_0/m_axi_full_rdata[30]} {system_i/User_DMA_0/m_axi_full_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/User_DMA_0/m_axi_full_wdata[0]} {system_i/User_DMA_0/m_axi_full_wdata[1]} {system_i/User_DMA_0/m_axi_full_wdata[2]} {system_i/User_DMA_0/m_axi_full_wdata[3]} {system_i/User_DMA_0/m_axi_full_wdata[4]} {system_i/User_DMA_0/m_axi_full_wdata[5]} {system_i/User_DMA_0/m_axi_full_wdata[6]} {system_i/User_DMA_0/m_axi_full_wdata[7]} {system_i/User_DMA_0/m_axi_full_wdata[8]} {system_i/User_DMA_0/m_axi_full_wdata[9]} {system_i/User_DMA_0/m_axi_full_wdata[10]} {system_i/User_DMA_0/m_axi_full_wdata[11]} {system_i/User_DMA_0/m_axi_full_wdata[12]} {system_i/User_DMA_0/m_axi_full_wdata[13]} {system_i/User_DMA_0/m_axi_full_wdata[14]} {system_i/User_DMA_0/m_axi_full_wdata[15]} {system_i/User_DMA_0/m_axi_full_wdata[16]} {system_i/User_DMA_0/m_axi_full_wdata[17]} {system_i/User_DMA_0/m_axi_full_wdata[18]} {system_i/User_DMA_0/m_axi_full_wdata[19]} {system_i/User_DMA_0/m_axi_full_wdata[20]} {system_i/User_DMA_0/m_axi_full_wdata[21]} {system_i/User_DMA_0/m_axi_full_wdata[22]} {system_i/User_DMA_0/m_axi_full_wdata[23]} {system_i/User_DMA_0/m_axi_full_wdata[24]} {system_i/User_DMA_0/m_axi_full_wdata[25]} {system_i/User_DMA_0/m_axi_full_wdata[26]} {system_i/User_DMA_0/m_axi_full_wdata[27]} {system_i/User_DMA_0/m_axi_full_wdata[28]} {system_i/User_DMA_0/m_axi_full_wdata[29]} {system_i/User_DMA_0/m_axi_full_wdata[30]} {system_i/User_DMA_0/m_axi_full_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 20 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/burst_count[19]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/read_burst_counter_reg[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/write_burst_counter_reg[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {system_i/User_DMA_0/m_axis_mm2s_tdata[0]} {system_i/User_DMA_0/m_axis_mm2s_tdata[1]} {system_i/User_DMA_0/m_axis_mm2s_tdata[2]} {system_i/User_DMA_0/m_axis_mm2s_tdata[3]} {system_i/User_DMA_0/m_axis_mm2s_tdata[4]} {system_i/User_DMA_0/m_axis_mm2s_tdata[5]} {system_i/User_DMA_0/m_axis_mm2s_tdata[6]} {system_i/User_DMA_0/m_axis_mm2s_tdata[7]} {system_i/User_DMA_0/m_axis_mm2s_tdata[8]} {system_i/User_DMA_0/m_axis_mm2s_tdata[9]} {system_i/User_DMA_0/m_axis_mm2s_tdata[10]} {system_i/User_DMA_0/m_axis_mm2s_tdata[11]} {system_i/User_DMA_0/m_axis_mm2s_tdata[12]} {system_i/User_DMA_0/m_axis_mm2s_tdata[13]} {system_i/User_DMA_0/m_axis_mm2s_tdata[14]} {system_i/User_DMA_0/m_axis_mm2s_tdata[15]} {system_i/User_DMA_0/m_axis_mm2s_tdata[16]} {system_i/User_DMA_0/m_axis_mm2s_tdata[17]} {system_i/User_DMA_0/m_axis_mm2s_tdata[18]} {system_i/User_DMA_0/m_axis_mm2s_tdata[19]} {system_i/User_DMA_0/m_axis_mm2s_tdata[20]} {system_i/User_DMA_0/m_axis_mm2s_tdata[21]} {system_i/User_DMA_0/m_axis_mm2s_tdata[22]} {system_i/User_DMA_0/m_axis_mm2s_tdata[23]} {system_i/User_DMA_0/m_axis_mm2s_tdata[24]} {system_i/User_DMA_0/m_axis_mm2s_tdata[25]} {system_i/User_DMA_0/m_axis_mm2s_tdata[26]} {system_i/User_DMA_0/m_axis_mm2s_tdata[27]} {system_i/User_DMA_0/m_axis_mm2s_tdata[28]} {system_i/User_DMA_0/m_axis_mm2s_tdata[29]} {system_i/User_DMA_0/m_axis_mm2s_tdata[30]} {system_i/User_DMA_0/m_axis_mm2s_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[5]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[6]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[7]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[8]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[9]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[10]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[11]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[12]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[13]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[14]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[15]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[16]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[17]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[18]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[19]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[20]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[21]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[22]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[23]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[24]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[25]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[26]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[27]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[28]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[29]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[30]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/m_axi_full_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[0]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[1]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[2]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[3]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[4]} {system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/fifo_cnt_reg__0[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {system_i/User_DMA_0/s_axis_s2mm_tdata[0]} {system_i/User_DMA_0/s_axis_s2mm_tdata[1]} {system_i/User_DMA_0/s_axis_s2mm_tdata[2]} {system_i/User_DMA_0/s_axis_s2mm_tdata[3]} {system_i/User_DMA_0/s_axis_s2mm_tdata[4]} {system_i/User_DMA_0/s_axis_s2mm_tdata[5]} {system_i/User_DMA_0/s_axis_s2mm_tdata[6]} {system_i/User_DMA_0/s_axis_s2mm_tdata[7]} {system_i/User_DMA_0/s_axis_s2mm_tdata[8]} {system_i/User_DMA_0/s_axis_s2mm_tdata[9]} {system_i/User_DMA_0/s_axis_s2mm_tdata[10]} {system_i/User_DMA_0/s_axis_s2mm_tdata[11]} {system_i/User_DMA_0/s_axis_s2mm_tdata[12]} {system_i/User_DMA_0/s_axis_s2mm_tdata[13]} {system_i/User_DMA_0/s_axis_s2mm_tdata[14]} {system_i/User_DMA_0/s_axis_s2mm_tdata[15]} {system_i/User_DMA_0/s_axis_s2mm_tdata[16]} {system_i/User_DMA_0/s_axis_s2mm_tdata[17]} {system_i/User_DMA_0/s_axis_s2mm_tdata[18]} {system_i/User_DMA_0/s_axis_s2mm_tdata[19]} {system_i/User_DMA_0/s_axis_s2mm_tdata[20]} {system_i/User_DMA_0/s_axis_s2mm_tdata[21]} {system_i/User_DMA_0/s_axis_s2mm_tdata[22]} {system_i/User_DMA_0/s_axis_s2mm_tdata[23]} {system_i/User_DMA_0/s_axis_s2mm_tdata[24]} {system_i/User_DMA_0/s_axis_s2mm_tdata[25]} {system_i/User_DMA_0/s_axis_s2mm_tdata[26]} {system_i/User_DMA_0/s_axis_s2mm_tdata[27]} {system_i/User_DMA_0/s_axis_s2mm_tdata[28]} {system_i/User_DMA_0/s_axis_s2mm_tdata[29]} {system_i/User_DMA_0/s_axis_s2mm_tdata[30]} {system_i/User_DMA_0/s_axis_s2mm_tdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {system_i/User_DMA_0/s_axi_lite_rdata[0]} {system_i/User_DMA_0/s_axi_lite_rdata[1]} {system_i/User_DMA_0/s_axi_lite_rdata[2]} {system_i/User_DMA_0/s_axi_lite_rdata[3]} {system_i/User_DMA_0/s_axi_lite_rdata[4]} {system_i/User_DMA_0/s_axi_lite_rdata[5]} {system_i/User_DMA_0/s_axi_lite_rdata[6]} {system_i/User_DMA_0/s_axi_lite_rdata[7]} {system_i/User_DMA_0/s_axi_lite_rdata[8]} {system_i/User_DMA_0/s_axi_lite_rdata[9]} {system_i/User_DMA_0/s_axi_lite_rdata[10]} {system_i/User_DMA_0/s_axi_lite_rdata[11]} {system_i/User_DMA_0/s_axi_lite_rdata[12]} {system_i/User_DMA_0/s_axi_lite_rdata[13]} {system_i/User_DMA_0/s_axi_lite_rdata[14]} {system_i/User_DMA_0/s_axi_lite_rdata[15]} {system_i/User_DMA_0/s_axi_lite_rdata[16]} {system_i/User_DMA_0/s_axi_lite_rdata[17]} {system_i/User_DMA_0/s_axi_lite_rdata[18]} {system_i/User_DMA_0/s_axi_lite_rdata[19]} {system_i/User_DMA_0/s_axi_lite_rdata[20]} {system_i/User_DMA_0/s_axi_lite_rdata[21]} {system_i/User_DMA_0/s_axi_lite_rdata[22]} {system_i/User_DMA_0/s_axi_lite_rdata[23]} {system_i/User_DMA_0/s_axi_lite_rdata[24]} {system_i/User_DMA_0/s_axi_lite_rdata[25]} {system_i/User_DMA_0/s_axi_lite_rdata[26]} {system_i/User_DMA_0/s_axi_lite_rdata[27]} {system_i/User_DMA_0/s_axi_lite_rdata[28]} {system_i/User_DMA_0/s_axi_lite_rdata[29]} {system_i/User_DMA_0/s_axi_lite_rdata[30]} {system_i/User_DMA_0/s_axi_lite_rdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {system_i/User_DMA_0/s_axi_lite_wdata[0]} {system_i/User_DMA_0/s_axi_lite_wdata[1]} {system_i/User_DMA_0/s_axi_lite_wdata[2]} {system_i/User_DMA_0/s_axi_lite_wdata[3]} {system_i/User_DMA_0/s_axi_lite_wdata[4]} {system_i/User_DMA_0/s_axi_lite_wdata[5]} {system_i/User_DMA_0/s_axi_lite_wdata[6]} {system_i/User_DMA_0/s_axi_lite_wdata[7]} {system_i/User_DMA_0/s_axi_lite_wdata[8]} {system_i/User_DMA_0/s_axi_lite_wdata[9]} {system_i/User_DMA_0/s_axi_lite_wdata[10]} {system_i/User_DMA_0/s_axi_lite_wdata[11]} {system_i/User_DMA_0/s_axi_lite_wdata[12]} {system_i/User_DMA_0/s_axi_lite_wdata[13]} {system_i/User_DMA_0/s_axi_lite_wdata[14]} {system_i/User_DMA_0/s_axi_lite_wdata[15]} {system_i/User_DMA_0/s_axi_lite_wdata[16]} {system_i/User_DMA_0/s_axi_lite_wdata[17]} {system_i/User_DMA_0/s_axi_lite_wdata[18]} {system_i/User_DMA_0/s_axi_lite_wdata[19]} {system_i/User_DMA_0/s_axi_lite_wdata[20]} {system_i/User_DMA_0/s_axi_lite_wdata[21]} {system_i/User_DMA_0/s_axi_lite_wdata[22]} {system_i/User_DMA_0/s_axi_lite_wdata[23]} {system_i/User_DMA_0/s_axi_lite_wdata[24]} {system_i/User_DMA_0/s_axi_lite_wdata[25]} {system_i/User_DMA_0/s_axi_lite_wdata[26]} {system_i/User_DMA_0/s_axi_lite_wdata[27]} {system_i/User_DMA_0/s_axi_lite_wdata[28]} {system_i/User_DMA_0/s_axi_lite_wdata[29]} {system_i/User_DMA_0/s_axi_lite_wdata[30]} {system_i/User_DMA_0/s_axi_lite_wdata[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[2]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[3]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[4]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[5]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[6]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[7]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[8]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[9]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[10]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[11]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[12]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[13]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/FSM_onehot_state_ctrl[14]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list system_i/User_DMA_0/inst/INIT_AXI_TXN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/init_txn_ff ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/init_txn_ff2 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_awvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_bready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe32]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_bvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/m_axi_full_mm2s_done ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_wready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_s2mm_inst/m_axi_full_wvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/reads_done_reg_i_2_n_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list system_i/User_DMA_0/s_axi_lite_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/s_axis_s2mm_aresetn ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_S_AXIS_S2MM_inst/fifo_s2mm_inst/s_axis_s2mm_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list system_i/User_DMA_0/inst/User_DMA_v1_0_M_AXI_FULL_mm2s_inst/state_read ]]
file mkdir D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/constrs_1/new
close [ open D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/constrs_1/new/debug.xdc w ]
add_files -fileset constrs_1 D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/constrs_1/new/debug.xdc
set_property target_constrs_file D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/constrs_1/new/debug.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jan  4 02:07:16 2019] Launched synth_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/synth_1/runme.log
[Fri Jan  4 02:07:16 2019] Launched impl_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

set_property used_in_synthesis false [get_files  D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.srcs/constrs_1/new/debug.xdc]
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan  4 02:08:09 2019] Launched synth_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/synth_1/runme.log
[Fri Jan  4 02:08:09 2019] Launched impl_1...
Run output will be captured here: D:/git/DMA-S2MM-and-MM2S-/project/DMA_test/DMA_test.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  4 02:33:32 2019...
