Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/workspace/digkon/project2/host_2/top_isim_beh.exe -prj C:/workspace/digkon/project2/host_2/top_beh.prj work.top 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/workspace/digkon/project2/host_2/keylookup.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project2/host_2/equals.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project2/host_2/crypto.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project2/host_2/timer.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project2/host_2/receiver.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project2/host_2/ctrl.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project2/host_2/checker.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project2/host_2/top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ctrl [ctrl_default]
Compiling architecture behavioral of entity keylookup [keylookup_default]
Compiling architecture behavioral of entity crypto [crypto_default]
Compiling architecture behavioral of entity equals [equals_default]
Compiling architecture behavioral of entity checker [checker_default]
Compiling architecture behavioral of entity timer [timer_default]
Compiling architecture behavioral of entity receiver [receiver_default]
Compiling architecture behavioral of entity top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/workspace/digkon/project2/host_2/top_isim_beh.exe
Fuse Memory Usage: 34504 KB
Fuse CPU Usage: 1044 ms
