[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~BasicMAC|BasicMAC>io_res",
    "sources":[
      "~BasicMAC|BasicMAC>io_addend",
      "~BasicMAC|BasicMAC>io_multiplicand",
      "~BasicMAC|BasicMAC>io_multiplier"
    ]
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"./RTL/basicmac"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"BasicMAC"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./RTL/basicmac"
  }
]