{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739200620843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739200620843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 17:17:00 2025 " "Processing started: Mon Feb 10 17:17:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739200620843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1739200620843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1739200620843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1739200621377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1739200621377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4to1-Behavioral " "Found design unit 1: MUX_4to1-Behavioral" {  } { { "../../General Components/MUX4to1.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX4to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628180 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4to1 " "Found entity 1: MUX_4to1" {  } { { "../../General Components/MUX4to1.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/mux2to1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/mux2to1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2to1_16bits-Behavioral " "Found design unit 1: MUX2to1_16bits-Behavioral" {  } { { "../../General Components/MUX2to1_16bits.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX2to1_16bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628188 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1_16bits " "Found entity 1: MUX2to1_16bits" {  } { { "../../General Components/MUX2to1_16bits.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX2to1_16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/threeinputor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/threeinputor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThreeInputOR-Behavioral " "Found design unit 1: ThreeInputOR-Behavioral" {  } { { "../../General Components/ThreeInputOR.vhd" "" { Text "D:/Downloads/CPU integration/General Components/ThreeInputOR.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628190 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThreeInputOR " "Found entity 1: ThreeInputOR" {  } { { "../../General Components/ThreeInputOR.vhd" "" { Text "D:/Downloads/CPU integration/General Components/ThreeInputOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/or_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/or_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_5-Behavioral " "Found design unit 1: OR_5-Behavioral" {  } { { "../../General Components/OR_5.vhd" "" { Text "D:/Downloads/CPU integration/General Components/OR_5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628190 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_5 " "Found entity 1: OR_5" {  } { { "../../General Components/OR_5.vhd" "" { Text "D:/Downloads/CPU integration/General Components/OR_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/or_2_inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/or_2_inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2_inputs-Behavioral " "Found design unit 1: OR_2_inputs-Behavioral" {  } { { "../../General Components/OR_2_inputs.vhd" "" { Text "D:/Downloads/CPU integration/General Components/OR_2_inputs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628190 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2_inputs " "Found entity 1: OR_2_inputs" {  } { { "../../General Components/OR_2_inputs.vhd" "" { Text "D:/Downloads/CPU integration/General Components/OR_2_inputs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-oneBitAdder_Arch " "Found design unit 1: oneBitAdder-oneBitAdder_Arch" {  } { { "../../General Components/oneBitAdder.vhd" "" { Text "D:/Downloads/CPU integration/General Components/oneBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628190 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "../../General Components/oneBitAdder.vhd" "" { Text "D:/Downloads/CPU integration/General Components/oneBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/n_bitsadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/n_bitsadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_BitsAdder-n_BitsAdder_Arch " "Found design unit 1: n_BitsAdder-n_BitsAdder_Arch" {  } { { "../../General Components/n_BitsAdder.vhd" "" { Text "D:/Downloads/CPU integration/General Components/n_BitsAdder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628198 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_BitsAdder " "Found entity 1: n_BitsAdder" {  } { { "../../General Components/n_BitsAdder.vhd" "" { Text "D:/Downloads/CPU integration/General Components/n_BitsAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/mux3to1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/mux3to1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3to1_16bits-MUX3to1_16bits_arch " "Found design unit 1: MUX3to1_16bits-MUX3to1_16bits_arch" {  } { { "../../General Components/MUX3to1_16bits.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX3to1_16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628201 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1_16bits " "Found entity 1: MUX3to1_16bits" {  } { { "../../General Components/MUX3to1_16bits.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX3to1_16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/mux3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/mux3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3to1-Behavioral " "Found design unit 1: MUX3to1-Behavioral" {  } { { "../../General Components/MUX3to1.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX3to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628201 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Found entity 1: MUX3to1" {  } { { "../../General Components/MUX3to1.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX3to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2to1-Behavioral " "Found design unit 1: MUX_2to1-Behavioral" {  } { { "../../General Components/MUX_2to1.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX_2to1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628201 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2to1 " "Found entity 1: MUX_2to1" {  } { { "../../General Components/MUX_2to1.vhd" "" { Text "D:/Downloads/CPU integration/General Components/MUX_2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/general components/dff_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/general components/dff_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_entity-DFF_Arch " "Found design unit 1: DFF_entity-DFF_Arch" {  } { { "../../General Components/DFF_entity.vhd" "" { Text "D:/Downloads/CPU integration/General Components/DFF_entity.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628201 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_entity " "Found entity 1: DFF_entity" {  } { { "../../General Components/DFF_entity.vhd" "" { Text "D:/Downloads/CPU integration/General Components/DFF_entity.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/pipeline buffers/memorywriteback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/pipeline buffers/memorywriteback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryWriteBack-MemoryWriteBack_Arch " "Found design unit 1: MemoryWriteBack-MemoryWriteBack_Arch" {  } { { "../../Pipeline Buffers/MemoryWriteBack.vhd" "" { Text "D:/Downloads/CPU integration/Pipeline Buffers/MemoryWriteBack.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628209 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteBack " "Found entity 1: MemoryWriteBack" {  } { { "../../Pipeline Buffers/MemoryWriteBack.vhd" "" { Text "D:/Downloads/CPU integration/Pipeline Buffers/MemoryWriteBack.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/pipeline buffers/fetchdecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/pipeline buffers/fetchdecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchDecode-FetchDecode_Arch " "Found design unit 1: FetchDecode-FetchDecode_Arch" {  } { { "../../Pipeline Buffers/FetchDecode.vhd" "" { Text "D:/Downloads/CPU integration/Pipeline Buffers/FetchDecode.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628211 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode " "Found entity 1: FetchDecode" {  } { { "../../Pipeline Buffers/FetchDecode.vhd" "" { Text "D:/Downloads/CPU integration/Pipeline Buffers/FetchDecode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/pipeline buffers/executememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/pipeline buffers/executememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecuteMemory-ExecuteMemory_Arch " "Found design unit 1: ExecuteMemory-ExecuteMemory_Arch" {  } { { "../../Pipeline Buffers/ExecuteMemory.vhd" "" { Text "D:/Downloads/CPU integration/Pipeline Buffers/ExecuteMemory.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628213 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory " "Found entity 1: ExecuteMemory" {  } { { "../../Pipeline Buffers/ExecuteMemory.vhd" "" { Text "D:/Downloads/CPU integration/Pipeline Buffers/ExecuteMemory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/pipeline buffers/decodeexecute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/pipeline buffers/decodeexecute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeExecute-DecodeExecute_Arch " "Found design unit 1: DecodeExecute-DecodeExecute_Arch" {  } { { "../../Pipeline Buffers/DecodeExecute.vhd" "" { Text "D:/Downloads/CPU integration/Pipeline Buffers/DecodeExecute.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628215 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute " "Found entity 1: DecodeExecute" {  } { { "../../Pipeline Buffers/DecodeExecute.vhd" "" { Text "D:/Downloads/CPU integration/Pipeline Buffers/DecodeExecute.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/single units in the integration/writeback_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/single units in the integration/writeback_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBack_Value-WriteBack_Value_Arch " "Found design unit 1: WriteBack_Value-WriteBack_Value_Arch" {  } { { "../../Single units in the integration/WriteBack_Value.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/WriteBack_Value.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628216 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBack_Value " "Found entity 1: WriteBack_Value" {  } { { "../../Single units in the integration/WriteBack_Value.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/WriteBack_Value.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/single units in the integration/ret_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/single units in the integration/ret_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RET_unit-RET_unit_Arch " "Found design unit 1: RET_unit-RET_unit_Arch" {  } { { "../../Single units in the integration/RET_unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/RET_unit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628219 ""} { "Info" "ISGN_ENTITY_NAME" "1 RET_unit " "Found entity 1: RET_unit" {  } { { "../../Single units in the integration/RET_unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/RET_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/single units in the integration/predictionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/single units in the integration/predictionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PredictionUnit-PredictionUnit_Arch " "Found design unit 1: PredictionUnit-PredictionUnit_Arch" {  } { { "../../Single units in the integration/PredictionUnit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/PredictionUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628221 ""} { "Info" "ISGN_ENTITY_NAME" "1 PredictionUnit " "Found entity 1: PredictionUnit" {  } { { "../../Single units in the integration/PredictionUnit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/PredictionUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/single units in the integration/hazardandforwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/single units in the integration/hazardandforwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardAndForwardingUnit-HazardAndForwardingUnit_Arch " "Found design unit 1: HazardAndForwardingUnit-HazardAndForwardingUnit_Arch" {  } { { "../../Single units in the integration/HazardAndForwardingUnit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/HazardAndForwardingUnit.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628222 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardAndForwardingUnit " "Found entity 1: HazardAndForwardingUnit" {  } { { "../../Single units in the integration/HazardAndForwardingUnit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/HazardAndForwardingUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/single units in the integration/flushunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/single units in the integration/flushunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlushUnit-FlushUnit_Arch " "Found design unit 1: FlushUnit-FlushUnit_Arch" {  } { { "../../Single units in the integration/FlushUnit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/FlushUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628222 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlushUnit " "Found entity 1: FlushUnit" {  } { { "../../Single units in the integration/FlushUnit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/FlushUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/single units in the integration/exceptionhandlermemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/single units in the integration/exceptionhandlermemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExceptionHandlerMemory-ExceptionHandlerMemory_Arch " "Found design unit 1: ExceptionHandlerMemory-ExceptionHandlerMemory_Arch" {  } { { "../../Single units in the integration/ExceptionHandlerMemory.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/ExceptionHandlerMemory.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628222 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExceptionHandlerMemory " "Found entity 1: ExceptionHandlerMemory" {  } { { "../../Single units in the integration/ExceptionHandlerMemory.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/ExceptionHandlerMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/single units in the integration/epc_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/single units in the integration/epc_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EPC_Unit-EPC_Unit_design " "Found design unit 1: EPC_Unit-EPC_Unit_design" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628229 ""} { "Info" "ISGN_ENTITY_NAME" "1 EPC_Unit " "Found entity 1: EPC_Unit" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/decode special units/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/decode special units/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-Arch_Reg_File " "Found design unit 1: Reg_File-Arch_Reg_File" {  } { { "../../Stages/Decode Special Units/Reg_File.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Reg_File.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628231 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "../../Stages/Decode Special Units/Reg_File.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Reg_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/decode special units/pc_one_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/decode special units/pc_one_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_one_adder-pc_one_adder_arch " "Found design unit 1: pc_one_adder-pc_one_adder_arch" {  } { { "../../Stages/Decode Special Units/pc_one_adder.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/pc_one_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628233 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_one_adder " "Found entity 1: pc_one_adder" {  } { { "../../Stages/Decode Special Units/pc_one_adder.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/pc_one_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/decode special units/decode_cycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/decode special units/decode_cycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_cycle-decode_cycle_arch " "Found design unit 1: decode_cycle-decode_cycle_arch" {  } { { "../../Stages/Decode Special Units/decode_cycle.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/decode_cycle.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628235 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_cycle " "Found entity 1: decode_cycle" {  } { { "../../Stages/Decode Special Units/decode_cycle.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/decode_cycle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/decode special units/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/decode special units/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_Unit-Control_Unit_arch " "Found design unit 1: Control_Unit-Control_Unit_arch" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628238 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/execute special units/exe_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/execute special units/exe_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_STAGE-A_EXE_STAGE " "Found design unit 1: EXE_STAGE-A_EXE_STAGE" {  } { { "../../Stages/Execute Special Units/EXE_STAGE.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/EXE_STAGE.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628240 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_STAGE " "Found entity 1: EXE_STAGE" {  } { { "../../Stages/Execute Special Units/EXE_STAGE.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/EXE_STAGE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/execute special units/ccr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/execute special units/ccr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CCR-Behavioral " "Found design unit 1: CCR-Behavioral" {  } { { "../../Stages/Execute Special Units/CCR.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/CCR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628242 ""} { "Info" "ISGN_ENTITY_NAME" "1 CCR " "Found entity 1: CCR" {  } { { "../../Stages/Execute Special Units/CCR.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/CCR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/execute special units/branching.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/execute special units/branching.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Branching-Behavioral " "Found design unit 1: Branching-Behavioral" {  } { { "../../Stages/Execute Special Units/Branching.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/Branching.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branching " "Found entity 1: Branching" {  } { { "../../Stages/Execute Special Units/Branching.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/Branching.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/execute special units/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/execute special units/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-A_ALU " "Found design unit 1: ALU-A_ALU" {  } { { "../../Stages/Execute Special Units/ALU.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628245 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Stages/Execute Special Units/ALU.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/fetch special units/pc_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/fetch special units/pc_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_adder-PC_adder_design " "Found design unit 1: pc_adder-PC_adder_design" {  } { { "../../Stages/Fetch Special Units/pc_adder.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/pc_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628245 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "../../Stages/Fetch Special Units/pc_adder.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/pc_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/fetch special units/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/fetch special units/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PC_design " "Found design unit 1: PC-PC_design" {  } { { "../../Stages/Fetch Special Units/PC.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628250 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../Stages/Fetch Special Units/PC.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/fetch special units/integeration_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/fetch special units/integeration_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Integeration_Fetch-Integeration_Fetch_arch " "Found design unit 1: Integeration_Fetch-Integeration_Fetch_arch" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628252 ""} { "Info" "ISGN_ENTITY_NAME" "1 Integeration_Fetch " "Found entity 1: Integeration_Fetch" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/fetch special units/instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/fetch special units/instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-InstructionMemory_Arch " "Found design unit 1: InstructionMemory-InstructionMemory_Arch" {  } { { "../../Stages/Fetch Special Units/InstructionMemory.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/InstructionMemory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628252 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../../Stages/Fetch Special Units/InstructionMemory.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/InstructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/fetch special units/index_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/fetch special units/index_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_adder-index_adder_design " "Found design unit 1: index_adder-index_adder_design" {  } { { "../../Stages/Fetch Special Units/index_adder.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/index_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628252 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_adder " "Found entity 1: index_adder" {  } { { "../../Stages/Fetch Special Units/index_adder.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/index_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/fetch special units/hlt_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/fetch special units/hlt_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HLT_unit-HLT_unit_design " "Found design unit 1: HLT_unit-HLT_unit_design" {  } { { "../../Stages/Fetch Special Units/HLT_unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/HLT_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628252 ""} { "Info" "ISGN_ENTITY_NAME" "1 HLT_unit " "Found entity 1: HLT_unit" {  } { { "../../Stages/Fetch Special Units/HLT_unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/HLT_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/fetch special units/exceptionhandlerfetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/fetch special units/exceptionhandlerfetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExceptionHandlerFetch-ExceptionHandlerFetch_Arch " "Found design unit 1: ExceptionHandlerFetch-ExceptionHandlerFetch_Arch" {  } { { "../../Stages/Fetch Special Units/ExceptionHandlerFetch.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/ExceptionHandlerFetch.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628260 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExceptionHandlerFetch " "Found entity 1: ExceptionHandlerFetch" {  } { { "../../Stages/Fetch Special Units/ExceptionHandlerFetch.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/ExceptionHandlerFetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/memory special units/sp_adder_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/memory special units/sp_adder_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP_adder_unit-SP_adder_unit_arch " "Found design unit 1: SP_adder_unit-SP_adder_unit_arch" {  } { { "../../Stages/Memory Special Units/SP_adder_unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/SP_adder_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628262 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP_adder_unit " "Found entity 1: SP_adder_unit" {  } { { "../../Stages/Memory Special Units/SP_adder_unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/SP_adder_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/memory special units/memory_cycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/memory special units/memory_cycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_cycle-memory_cycle_arch " "Found design unit 1: memory_cycle-memory_cycle_arch" {  } { { "../../Stages/Memory Special Units/memory_cycle.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/memory_cycle.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628262 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_cycle " "Found entity 1: memory_cycle" {  } { { "../../Stages/Memory Special Units/memory_cycle.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/memory_cycle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/memory special units/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/memory special units/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Memory-Data_Memory_arch " "Found design unit 1: Data_Memory-Data_Memory_arch" {  } { { "../../Stages/Memory Special Units/Data_Memory.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/Data_Memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628262 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../../Stages/Memory Special Units/Data_Memory.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/Data_Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/pipelinedprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/pipelinedprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelinedProcessor-PipelinedProcessor_Arch " "Found design unit 1: PipelinedProcessor-PipelinedProcessor_Arch" {  } { { "../../PipelinedProcessor.vhd" "" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628270 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelinedProcessor " "Found entity 1: PipelinedProcessor" {  } { { "../../PipelinedProcessor.vhd" "" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/downloads/cpu integration/stages/writeback special units/write_back_cycle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /downloads/cpu integration/stages/writeback special units/write_back_cycle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_back_cycle-write_back_cycle_arch " "Found design unit 1: write_back_cycle-write_back_cycle_arch" {  } { { "../../Stages/WriteBack Special Units/write_back_cycle.vhd" "" { Text "D:/Downloads/CPU integration/Stages/WriteBack Special Units/write_back_cycle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628270 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_back_cycle " "Found entity 1: write_back_cycle" {  } { { "../../Stages/WriteBack Special Units/write_back_cycle.vhd" "" { Text "D:/Downloads/CPU integration/Stages/WriteBack Special Units/write_back_cycle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739200628270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739200628270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelinedProcessor " "Elaborating entity \"PipelinedProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1739200628321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "or_out_flush_Control_unit PipelinedProcessor.vhd(182) " "Verilog HDL or VHDL warning at PipelinedProcessor.vhd(182): object \"or_out_flush_Control_unit\" assigned a value but never read" {  } { { "../../PipelinedProcessor.vhd" "" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1739200628321 "|PipelinedProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EPC_OUTPUT_ADDRESS PipelinedProcessor.vhd(204) " "Verilog HDL or VHDL warning at PipelinedProcessor.vhd(204): object \"EPC_OUTPUT_ADDRESS\" assigned a value but never read" {  } { { "../../PipelinedProcessor.vhd" "" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1739200628321 "|PipelinedProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integeration_Fetch Integeration_Fetch:Fetch_Stage " "Elaborating entity \"Integeration_Fetch\" for hierarchy \"Integeration_Fetch:Fetch_Stage\"" {  } { { "../../PipelinedProcessor.vhd" "Fetch_Stage" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory Integeration_Fetch:Fetch_Stage\|InstructionMemory:InstructionMemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|InstructionMemory:InstructionMemory\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "InstructionMemory" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4to1 Integeration_Fetch:Fetch_Stage\|MUX_4to1:MUX4to1_pc_inc_1_or_2_or_0 " "Elaborating entity \"MUX_4to1\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|MUX_4to1:MUX4to1_pc_inc_1_or_2_or_0\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "MUX4to1_pc_inc_1_or_2_or_0" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder Integeration_Fetch:Fetch_Stage\|pc_adder:Adding_pc " "Elaborating entity \"pc_adder\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|pc_adder:Adding_pc\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "Adding_pc" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_BitsAdder Integeration_Fetch:Fetch_Stage\|pc_adder:Adding_pc\|n_BitsAdder:Adding " "Elaborating entity \"n_BitsAdder\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|pc_adder:Adding_pc\|n_BitsAdder:Adding\"" {  } { { "../../Stages/Fetch Special Units/pc_adder.vhd" "Adding" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/pc_adder.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder Integeration_Fetch:Fetch_Stage\|pc_adder:Adding_pc\|n_BitsAdder:Adding\|oneBitAdder:\\loop1:0:fx " "Elaborating entity \"oneBitAdder\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|pc_adder:Adding_pc\|n_BitsAdder:Adding\|oneBitAdder:\\loop1:0:fx\"" {  } { { "../../General Components/n_BitsAdder.vhd" "\\loop1:0:fx" { Text "D:/Downloads/CPU integration/General Components/n_BitsAdder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Integeration_Fetch:Fetch_Stage\|PC:PC_label " "Elaborating entity \"PC\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|PC:PC_label\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "PC_label" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2_inputs Integeration_Fetch:Fetch_Stage\|OR_2_inputs:TwoInputOR_for_PC_Freeze " "Elaborating entity \"OR_2_inputs\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|OR_2_inputs:TwoInputOR_for_PC_Freeze\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "TwoInputOR_for_PC_Freeze" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2to1 Integeration_Fetch:Fetch_Stage\|MUX_2to1:MUX2to1_Lastone " "Elaborating entity \"MUX_2to1\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|MUX_2to1:MUX2to1_Lastone\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "MUX2to1_Lastone" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_adder Integeration_Fetch:Fetch_Stage\|index_adder:Adding_index " "Elaborating entity \"index_adder\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|index_adder:Adding_index\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "Adding_index" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HLT_unit Integeration_Fetch:Fetch_Stage\|HLT_unit:HLT_unit " "Elaborating entity \"HLT_unit\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|HLT_unit:HLT_unit\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "HLT_unit" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628400 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HLT_unit_pc_disable_out HLT_unit.vhd(19) " "VHDL Process Statement warning at HLT_unit.vhd(19): inferring latch(es) for signal or variable \"HLT_unit_pc_disable_out\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Fetch Special Units/HLT_unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/HLT_unit.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628400 "|PipelinedProcessor|Integeration_Fetch:Fetch_Stage|HLT_unit:HLT_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HLT_unit_pc_disable_out HLT_unit.vhd(19) " "Inferred latch for \"HLT_unit_pc_disable_out\" at HLT_unit.vhd(19)" {  } { { "../../Stages/Fetch Special Units/HLT_unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/HLT_unit.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628400 "|PipelinedProcessor|Integeration_Fetch:Fetch_Stage|HLT_unit:HLT_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreeInputOR Integeration_Fetch:Fetch_Stage\|ThreeInputOR:ThreeInputOR_INT_Reset_ExceptionOccurred " "Elaborating entity \"ThreeInputOR\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|ThreeInputOR:ThreeInputOR_INT_Reset_ExceptionOccurred\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "ThreeInputOR_INT_Reset_ExceptionOccurred" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_entity Integeration_Fetch:Fetch_Stage\|DFF_entity:DFF " "Elaborating entity \"DFF_entity\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|DFF_entity:DFF\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "DFF" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExceptionHandlerFetch Integeration_Fetch:Fetch_Stage\|ExceptionHandlerFetch:Exception_handler " "Elaborating entity \"ExceptionHandlerFetch\" for hierarchy \"Integeration_Fetch:Fetch_Stage\|ExceptionHandlerFetch:Exception_handler\"" {  } { { "../../Stages/Fetch Special Units/Integeration_Fetch.vhd" "Exception_handler" { Text "D:/Downloads/CPU integration/Stages/Fetch Special Units/Integeration_Fetch.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cycle decode_cycle:Decode_Stage " "Elaborating entity \"decode_cycle\" for hierarchy \"decode_cycle:Decode_Stage\"" {  } { { "../../PipelinedProcessor.vhd" "Decode_Stage" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit decode_cycle:Decode_Stage\|Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"decode_cycle:Decode_Stage\|Control_Unit:CU\"" {  } { { "../../Stages/Decode Special Units/decode_cycle.vhd" "CU" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/decode_cycle.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628420 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Flag_Enable Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"Flag_Enable\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OutPort_Enable Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"OutPort_Enable\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RegWrite Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"RegWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Address Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"Address\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INT_sig Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"INT_sig\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemRead Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"MemRead\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MemWrite Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"MemWrite\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MTR Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"MTR\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SP_sig Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"SP_sig\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FR Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"FR\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Write_Data_sel Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"Write_Data_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RET_sig Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"RET_sig\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JZ Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"JZ\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JN Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"JN\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JC Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"JC\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_sel Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"ALU_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "JMP_branch Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"JMP_branch\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UC Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"UC\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RdRs_sel Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"RdRs_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rsrc1_Rscr2_sel Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"Rsrc1_Rscr2_sel\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_disable Control_Unit.vhd(35) " "VHDL Process Statement warning at Control_Unit.vhd(35): inferring latch(es) for signal or variable \"PC_disable\", which holds its previous value in one or more paths through the process" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_disable Control_Unit.vhd(35) " "Inferred latch for \"PC_disable\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rsrc1_Rscr2_sel Control_Unit.vhd(35) " "Inferred latch for \"Rsrc1_Rscr2_sel\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdRs_sel Control_Unit.vhd(35) " "Inferred latch for \"RdRs_sel\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UC Control_Unit.vhd(35) " "Inferred latch for \"UC\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMP_branch Control_Unit.vhd(35) " "Inferred latch for \"JMP_branch\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sel\[0\] Control_Unit.vhd(35) " "Inferred latch for \"ALU_sel\[0\]\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sel\[1\] Control_Unit.vhd(35) " "Inferred latch for \"ALU_sel\[1\]\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_sel\[2\] Control_Unit.vhd(35) " "Inferred latch for \"ALU_sel\[2\]\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JC Control_Unit.vhd(35) " "Inferred latch for \"JC\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JN Control_Unit.vhd(35) " "Inferred latch for \"JN\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JZ Control_Unit.vhd(35) " "Inferred latch for \"JZ\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RET_sig Control_Unit.vhd(35) " "Inferred latch for \"RET_sig\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_Data_sel Control_Unit.vhd(35) " "Inferred latch for \"Write_Data_sel\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR Control_Unit.vhd(35) " "Inferred latch for \"FR\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SP_sig\[0\] Control_Unit.vhd(35) " "Inferred latch for \"SP_sig\[0\]\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SP_sig\[1\] Control_Unit.vhd(35) " "Inferred latch for \"SP_sig\[1\]\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTR\[0\] Control_Unit.vhd(35) " "Inferred latch for \"MTR\[0\]\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MTR\[1\] Control_Unit.vhd(35) " "Inferred latch for \"MTR\[1\]\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Control_Unit.vhd(35) " "Inferred latch for \"MemWrite\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead Control_Unit.vhd(35) " "Inferred latch for \"MemRead\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INT_sig Control_Unit.vhd(35) " "Inferred latch for \"INT_sig\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address Control_Unit.vhd(35) " "Inferred latch for \"Address\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Control_Unit.vhd(35) " "Inferred latch for \"RegWrite\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OutPort_Enable Control_Unit.vhd(35) " "Inferred latch for \"OutPort_Enable\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flag_Enable Control_Unit.vhd(35) " "Inferred latch for \"Flag_Enable\" at Control_Unit.vhd(35)" {  } { { "../../Stages/Decode Special Units/Control_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/Control_Unit.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628420 "|PipelinedProcessor|decode_cycle:Decode_Stage|Control_Unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File decode_cycle:Decode_Stage\|Reg_File:RF " "Elaborating entity \"Reg_File\" for hierarchy \"decode_cycle:Decode_Stage\|Reg_File:RF\"" {  } { { "../../Stages/Decode Special Units/decode_cycle.vhd" "RF" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/decode_cycle.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_one_adder decode_cycle:Decode_Stage\|pc_one_adder:PC_inc " "Elaborating entity \"pc_one_adder\" for hierarchy \"decode_cycle:Decode_Stage\|pc_one_adder:PC_inc\"" {  } { { "../../Stages/Decode Special Units/decode_cycle.vhd" "PC_inc" { Text "D:/Downloads/CPU integration/Stages/Decode Special Units/decode_cycle.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_STAGE EXE_STAGE:Execute_Stage " "Elaborating entity \"EXE_STAGE\" for hierarchy \"EXE_STAGE:Execute_Stage\"" {  } { { "../../PipelinedProcessor.vhd" "Execute_Stage" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1_16bits EXE_STAGE:Execute_Stage\|MUX2to1_16bits:MUX_EXE1 " "Elaborating entity \"MUX2to1_16bits\" for hierarchy \"EXE_STAGE:Execute_Stage\|MUX2to1_16bits:MUX_EXE1\"" {  } { { "../../Stages/Execute Special Units/EXE_STAGE.vhd" "MUX_EXE1" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/EXE_STAGE.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3to1 EXE_STAGE:Execute_Stage\|MUX3to1:MUX_EXE3 " "Elaborating entity \"MUX3to1\" for hierarchy \"EXE_STAGE:Execute_Stage\|MUX3to1:MUX_EXE3\"" {  } { { "../../Stages/Execute Special Units/EXE_STAGE.vhd" "MUX_EXE3" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/EXE_STAGE.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXE_STAGE:Execute_Stage\|ALU:ALUU " "Elaborating entity \"ALU\" for hierarchy \"EXE_STAGE:Execute_Stage\|ALU:ALUU\"" {  } { { "../../Stages/Execute Special Units/EXE_STAGE.vhd" "ALUU" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/EXE_STAGE.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628440 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_CCR\[2\] ALU.vhd(67) " "Inferred latch for \"prev_CCR\[2\]\" at ALU.vhd(67)" {  } { { "../../Stages/Execute Special Units/ALU.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/ALU.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628440 "|PipelinedProcessor|EXE_STAGE:Execute_Stage|ALU:ALUU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_CCR\[1\] ALU.vhd(63) " "Inferred latch for \"prev_CCR\[1\]\" at ALU.vhd(63)" {  } { { "../../Stages/Execute Special Units/ALU.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/ALU.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628440 "|PipelinedProcessor|EXE_STAGE:Execute_Stage|ALU:ALUU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prev_CCR\[0\] ALU.vhd(58) " "Inferred latch for \"prev_CCR\[0\]\" at ALU.vhd(58)" {  } { { "../../Stages/Execute Special Units/ALU.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/ALU.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628440 "|PipelinedProcessor|EXE_STAGE:Execute_Stage|ALU:ALUU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RES_C\[16\] ALU.vhd(50) " "Inferred latch for \"RES_C\[16\]\" at ALU.vhd(50)" {  } { { "../../Stages/Execute Special Units/ALU.vhd" "" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/ALU.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628440 "|PipelinedProcessor|EXE_STAGE:Execute_Stage|ALU:ALUU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCR EXE_STAGE:Execute_Stage\|CCR:CCRU " "Elaborating entity \"CCR\" for hierarchy \"EXE_STAGE:Execute_Stage\|CCR:CCRU\"" {  } { { "../../Stages/Execute Special Units/EXE_STAGE.vhd" "CCRU" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/EXE_STAGE.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branching EXE_STAGE:Execute_Stage\|Branching:BU " "Elaborating entity \"Branching\" for hierarchy \"EXE_STAGE:Execute_Stage\|Branching:BU\"" {  } { { "../../Stages/Execute Special Units/EXE_STAGE.vhd" "BU" { Text "D:/Downloads/CPU integration/Stages/Execute Special Units/EXE_STAGE.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_cycle memory_cycle:Memory_Stage " "Elaborating entity \"memory_cycle\" for hierarchy \"memory_cycle:Memory_Stage\"" {  } { { "../../PipelinedProcessor.vhd" "Memory_Stage" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory memory_cycle:Memory_Stage\|Data_Memory:DM " "Elaborating entity \"Data_Memory\" for hierarchy \"memory_cycle:Memory_Stage\|Data_Memory:DM\"" {  } { { "../../Stages/Memory Special Units/memory_cycle.vhd" "DM" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/memory_cycle.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3to1_16bits memory_cycle:Memory_Stage\|MUX3to1_16bits:SP_MUX " "Elaborating entity \"MUX3to1_16bits\" for hierarchy \"memory_cycle:Memory_Stage\|MUX3to1_16bits:SP_MUX\"" {  } { { "../../Stages/Memory Special Units/memory_cycle.vhd" "SP_MUX" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/memory_cycle.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP_adder_unit memory_cycle:Memory_Stage\|SP_adder_unit:SP " "Elaborating entity \"SP_adder_unit\" for hierarchy \"memory_cycle:Memory_Stage\|SP_adder_unit:SP\"" {  } { { "../../Stages/Memory Special Units/memory_cycle.vhd" "SP" { Text "D:/Downloads/CPU integration/Stages/Memory Special Units/memory_cycle.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back_cycle write_back_cycle:WriteBack_Stage " "Elaborating entity \"write_back_cycle\" for hierarchy \"write_back_cycle:WriteBack_Stage\"" {  } { { "../../PipelinedProcessor.vhd" "WriteBack_Stage" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack_Value WriteBack_Value:Write_Back_Address_to_Fetch " "Elaborating entity \"WriteBack_Value\" for hierarchy \"WriteBack_Value:Write_Back_Address_to_Fetch\"" {  } { { "../../PipelinedProcessor.vhd" "Write_Back_Address_to_Fetch" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RET_unit RET_unit:RET_UNIT " "Elaborating entity \"RET_unit\" for hierarchy \"RET_unit:RET_UNIT\"" {  } { { "../../PipelinedProcessor.vhd" "RET_UNIT" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PredictionUnit PredictionUnit:Prediction_UNIT " "Elaborating entity \"PredictionUnit\" for hierarchy \"PredictionUnit:Prediction_UNIT\"" {  } { { "../../PipelinedProcessor.vhd" "Prediction_UNIT" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlushUnit FlushUnit:FLUSH_UNIT " "Elaborating entity \"FlushUnit\" for hierarchy \"FlushUnit:FLUSH_UNIT\"" {  } { { "../../PipelinedProcessor.vhd" "FLUSH_UNIT" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardAndForwardingUnit HazardAndForwardingUnit:Hazard_and_Forwarding_Unit " "Elaborating entity \"HazardAndForwardingUnit\" for hierarchy \"HazardAndForwardingUnit:Hazard_and_Forwarding_Unit\"" {  } { { "../../PipelinedProcessor.vhd" "Hazard_and_Forwarding_Unit" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExceptionHandlerMemory ExceptionHandlerMemory:Exception_Handler_Memory_Unit " "Elaborating entity \"ExceptionHandlerMemory\" for hierarchy \"ExceptionHandlerMemory:Exception_Handler_Memory_Unit\"" {  } { { "../../PipelinedProcessor.vhd" "Exception_Handler_Memory_Unit" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EPC_Unit EPC_Unit:EPC_Unit " "Elaborating entity \"EPC_Unit\" for hierarchy \"EPC_Unit:EPC_Unit\"" {  } { { "../../PipelinedProcessor.vhd" "EPC_Unit" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628695 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_caused_exception EPC_Unit.vhd(22) " "VHDL Process Statement warning at EPC_Unit.vhd(22): inferring latch(es) for signal or variable \"PC_caused_exception\", which holds its previous value in one or more paths through the process" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[0\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[0\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[1\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[1\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[2\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[2\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[3\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[3\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[4\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[4\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[5\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[5\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[6\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[6\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[7\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[7\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[8\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[8\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[9\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[9\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[10\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[10\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[11\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[11\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[12\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[12\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[13\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[13\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[14\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[14\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_caused_exception\[15\] EPC_Unit.vhd(22) " "Inferred latch for \"PC_caused_exception\[15\]\" at EPC_Unit.vhd(22)" {  } { { "../../Single units in the integration/EPC_Unit.vhd" "" { Text "D:/Downloads/CPU integration/Single units in the integration/EPC_Unit.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1739200628695 "|PipelinedProcessor|EPC_Unit:EPC_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode FetchDecode:FetchDecodeBuffer " "Elaborating entity \"FetchDecode\" for hierarchy \"FetchDecode:FetchDecodeBuffer\"" {  } { { "../../PipelinedProcessor.vhd" "FetchDecodeBuffer" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute DecodeExecute:DecodeExecuteBuffer " "Elaborating entity \"DecodeExecute\" for hierarchy \"DecodeExecute:DecodeExecuteBuffer\"" {  } { { "../../PipelinedProcessor.vhd" "DecodeExecuteBuffer" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteMemory ExecuteMemory:ExecuteMemory_Buffer " "Elaborating entity \"ExecuteMemory\" for hierarchy \"ExecuteMemory:ExecuteMemory_Buffer\"" {  } { { "../../PipelinedProcessor.vhd" "ExecuteMemory_Buffer" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWriteBack MemoryWriteBack:MemoryWriteBack_Buffer " "Elaborating entity \"MemoryWriteBack\" for hierarchy \"MemoryWriteBack:MemoryWriteBack_Buffer\"" {  } { { "../../PipelinedProcessor.vhd" "MemoryWriteBack_Buffer" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_5 OR_5:ORing_5inputs_to_flush_FD_buffer " "Elaborating entity \"OR_5\" for hierarchy \"OR_5:ORing_5inputs_to_flush_FD_buffer\"" {  } { { "../../PipelinedProcessor.vhd" "ORing_5inputs_to_flush_FD_buffer" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2to1 MUX_2to1:MUX_to_choose_bet_Rdst_and_Rsrc1 " "Elaborating entity \"MUX_2to1\" for hierarchy \"MUX_2to1:MUX_to_choose_bet_Rdst_and_Rsrc1\"" {  } { { "../../PipelinedProcessor.vhd" "MUX_to_choose_bet_Rdst_and_Rsrc1" { Text "D:/Downloads/CPU integration/PipelinedProcessor.vhd" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739200628706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5007 " "Peak virtual memory: 5007 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739200631552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 17:17:11 2025 " "Processing ended: Mon Feb 10 17:17:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739200631552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739200631552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739200631552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1739200631552 ""}
