result for the behavioural simulation of the SystemVerilog code --
<img width="980" height="248" alt="image" src="https://github.com/user-attachments/assets/2939d0a5-fe93-4722-8ce5-cc705ed2d3bc" />

result for master SPI connected to PMOD DA4 by digilent
<img width="1119" height="300" alt="image" src="https://github.com/user-attachments/assets/770f5755-09f3-4782-b6ba-d93d2f75a8ed" />
