Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Apr 27 20:42:57 2024
| Host         : DESKTOP-32F9FGL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ODIN_design_wrapper_timing_summary_routed.rpt -pb ODIN_design_wrapper_timing_summary_routed.pb -rpx ODIN_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ODIN_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      389         
LUTAR-1    Warning           LUT drives async reset alert                     9           
PDRC-190   Warning           Suboptimally placed synchronized register chain  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (389)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (806)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (389)
--------------------------
 There are 389 register/latch pins with no clock driven by root clock pin: ODIN_design_i/SPI_Master_0/inst/o_SPI_Clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (806)
--------------------------------------------------
 There are 806 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.401      -12.583                     83                23047        0.027        0.000                      0                23031       15.250        0.000                       0                 11478  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_fpga_0                                                                                  {0.000 16.500}     33.000          30.303          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                       -0.401      -12.583                     83                20885        0.027        0.000                      0                20885       15.250        0.000                       0                 10991  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.024        0.000                      0                  933        0.091        0.000                      0                  933       15.250        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                       31.565        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.689        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                       20.084        0.000                      0                 1113        0.334        0.000                      0                 1113  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.256        0.000                      0                  100        0.331        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  clk_fpga_0                                                                                  
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_fpga_0                                                                                  
(none)                                                                                      clk_fpga_0                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      clk_fpga_0                                                                                                                                                                              
(none)                                                                                                                                                                                  clk_fpga_0                                                                                  
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           83  Failing Endpoints,  Worst Slack       -0.401ns,  Total Violation      -12.583ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.608ns  (logic 7.827ns (24.003%)  route 24.781ns (75.997%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    34.751    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.875 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.691    35.565    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][6]/C
                         clock pessimism              0.129    35.865    
                         clock uncertainty           -0.496    35.369    
    SLICE_X68Y7          FDRE (Setup_fdre_C_CE)      -0.205    35.164    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][6]
  -------------------------------------------------------------------
                         required time                         35.164    
                         arrival time                         -35.565    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.608ns  (logic 7.827ns (24.003%)  route 24.781ns (75.997%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    34.751    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.875 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.691    35.565    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][8]/C
                         clock pessimism              0.129    35.865    
                         clock uncertainty           -0.496    35.369    
    SLICE_X68Y7          FDRE (Setup_fdre_C_CE)      -0.205    35.164    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][8]
  -------------------------------------------------------------------
                         required time                         35.164    
                         arrival time                         -35.565    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.611ns  (logic 7.827ns (24.001%)  route 24.784ns (75.999%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.333    34.754    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25/O
                         net (fo=9, routed)           0.690    35.568    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25_n_0
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][6]/C
                         clock pessimism              0.129    35.864    
                         clock uncertainty           -0.496    35.368    
    SLICE_X66Y7          FDRE (Setup_fdre_C_CE)      -0.169    35.199    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][6]
  -------------------------------------------------------------------
                         required time                         35.199    
                         arrival time                         -35.568    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.611ns  (logic 7.827ns (24.001%)  route 24.784ns (75.999%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.333    34.754    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25/O
                         net (fo=9, routed)           0.690    35.568    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25_n_0
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][7]/C
                         clock pessimism              0.129    35.864    
                         clock uncertainty           -0.496    35.368    
    SLICE_X66Y7          FDRE (Setup_fdre_C_CE)      -0.169    35.199    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][7]
  -------------------------------------------------------------------
                         required time                         35.199    
                         arrival time                         -35.568    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.611ns  (logic 7.827ns (24.001%)  route 24.784ns (75.999%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.333    34.754    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.878 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25/O
                         net (fo=9, routed)           0.690    35.568    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25_n_0
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][8]/C
                         clock pessimism              0.129    35.864    
                         clock uncertainty           -0.496    35.368    
    SLICE_X66Y7          FDRE (Setup_fdre_C_CE)      -0.169    35.199    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][8]
  -------------------------------------------------------------------
                         required time                         35.199    
                         arrival time                         -35.568    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.565ns  (logic 7.827ns (24.035%)  route 24.738ns (75.965%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 35.737 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    34.751    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.875 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.648    35.522    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y5          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558    35.737    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y5          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][3]/C
                         clock pessimism              0.129    35.866    
                         clock uncertainty           -0.496    35.370    
    SLICE_X68Y5          FDRE (Setup_fdre_C_CE)      -0.205    35.165    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][3]
  -------------------------------------------------------------------
                         required time                         35.165    
                         arrival time                         -35.522    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.565ns  (logic 7.827ns (24.035%)  route 24.738ns (75.965%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 35.737 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    34.751    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.875 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.648    35.522    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y5          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558    35.737    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y5          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][7]/C
                         clock pessimism              0.129    35.866    
                         clock uncertainty           -0.496    35.370    
    SLICE_X68Y5          FDRE (Setup_fdre_C_CE)      -0.205    35.165    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][7]
  -------------------------------------------------------------------
                         required time                         35.165    
                         arrival time                         -35.522    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.512ns  (logic 7.827ns (24.074%)  route 24.685ns (75.926%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 35.738 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    34.751    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.875 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.594    35.469    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.559    35.738    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][0]/C
                         clock pessimism              0.129    35.867    
                         clock uncertainty           -0.496    35.371    
    SLICE_X68Y2          FDRE (Setup_fdre_C_CE)      -0.205    35.166    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][0]
  -------------------------------------------------------------------
                         required time                         35.166    
                         arrival time                         -35.469    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.512ns  (logic 7.827ns (24.074%)  route 24.685ns (75.926%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 35.738 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    34.751    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.875 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.594    35.469    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.559    35.738    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][1]/C
                         clock pessimism              0.129    35.867    
                         clock uncertainty           -0.496    35.371    
    SLICE_X68Y2          FDRE (Setup_fdre_C_CE)      -0.205    35.166    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][1]
  -------------------------------------------------------------------
                         required time                         35.166    
                         arrival time                         -35.469    
  -------------------------------------------------------------------
                         slack                                 -0.303    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.512ns  (logic 7.827ns (24.074%)  route 24.685ns (75.926%))
  Logic Levels:           38  (CARRY4=4 LUT2=2 LUT3=2 LUT4=1 LUT5=8 LUT6=16 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 35.738 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X49Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDCE (Prop_fdce_C_Q)         0.456     3.413 r  ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep/Q
                         net (fo=112, routed)         0.849     4.262    ODIN_design_i/ODIN_0/inst/scheduler_0/priority_reg[2]_rep_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.899 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59/CO[3]
                         net (fo=1, routed)           0.000     4.899    ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_59_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.138 r  ODIN_design_i/ODIN_0/inst/scheduler_0/controller_0_i_149/O[2]
                         net (fo=252, routed)         2.160     7.298    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/last_spk_in_burst_int1[4]
    SLICE_X22Y5          LUT6 (Prop_lut6_I2_O)        0.301     7.599 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470/O
                         net (fo=1, routed)           1.240     8.839    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_470_n_0
    SLICE_X39Y5          LUT5 (Prop_lut5_I1_O)        0.124     8.963 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/controller_0_i_321/O
                         net (fo=1, routed)           0.800     9.764    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_126_1
    SLICE_X42Y10         LUT5 (Prop_lut5_I3_O)        0.124     9.888 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_156/O
                         net (fo=3, routed)           0.748    10.635    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/priority_reg[7]_0
    SLICE_X41Y13         LUT5 (Prop_lut5_I0_O)        0.124    10.759 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[21].fifo_burst/controller_0_i_104/O
                         net (fo=2, routed)           0.589    11.348    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_11_0
    SLICE_X40Y14         LUT5 (Prop_lut5_I4_O)        0.124    11.472 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40/O
                         net (fo=2, routed)           0.986    12.457    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_40_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124    12.581 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[28].fifo_burst/controller_0_i_10/O
                         net (fo=6, routed)           0.488    13.069    ODIN_design_i/ODIN_0/inst/controller_0/SCHED_DATA_OUT[6]
    SLICE_X38Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[11]_INST_0/O
                         net (fo=73, routed)          1.039    14.232    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[11]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.356 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83/O
                         net (fo=1, routed)           0.000    14.356    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_83_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I0_O)      0.241    14.597 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37/O
                         net (fo=1, routed)           0.000    14.597    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_37_n_0
    SLICE_X38Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    14.695 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14/O
                         net (fo=1, routed)           1.013    15.709    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_14_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.319    16.028 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4/O
                         net (fo=1, routed)           0.000    16.028    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_4_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.247    16.275 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.275    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_1_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I0_O)      0.098    16.373 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675    17.048    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319    17.367 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809    18.175    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124    18.299 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839    19.138    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124    19.262 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000    19.262    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.795 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009    19.804    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.127 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    20.613    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    20.919 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    21.829    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    21.953 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    22.552    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    22.676 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    23.205    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    23.329 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    23.329    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    23.538 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    23.990    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    24.287 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    24.906    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    25.030 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    25.654    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    25.778 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    26.282    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    26.406 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    26.985    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    27.109 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    27.680    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    27.804 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    28.313    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    28.437 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    29.245    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    29.369 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    30.505    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    30.653 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    31.342    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    31.670 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    32.083    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.207 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    33.297    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    33.421 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    34.751    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    34.875 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.594    35.469    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.559    35.738    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][4]/C
                         clock pessimism              0.129    35.867    
                         clock uncertainty           -0.496    35.371    
    SLICE_X68Y2          FDRE (Setup_fdre_C_CE)      -0.205    35.166    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][4]
  -------------------------------------------------------------------
                         required time                         35.166    
                         arrival time                         -35.469    
  -------------------------------------------------------------------
                         slack                                 -0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.576%)  route 0.143ns (43.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.659     0.995    ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y101        FDRE                                         r  ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.143     1.279    ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X30Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.324 r  ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[28]_i_2/O
                         net (fo=1, routed)           0.000     1.324    ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[28]_i_2_n_0
    SLICE_X30Y99         FDRE                                         r  ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.845     1.211    ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y99         FDRE                                         r  ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.819%)  route 0.193ns (60.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.578     0.914    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_i
    SLICE_X59Y50         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.128     1.042 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[6]/Q
                         net (fo=2, routed)           0.193     1.235    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_tcConfig[5120]_8[6]
    SLICE_X60Y48         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.854     1.220    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X60Y48         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.017     1.207    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.248ns (57.113%)  route 0.186ns (42.887%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/s_dclk_i
    SLICE_X63Y49         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.186     1.249    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_muConfig[4097]_1[3]
    SLICE_X62Y50         LUT6 (Prop_lut6_I0_O)        0.045     1.294 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[3]_i_2/O
                         net (fo=1, routed)           0.000     1.294    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[3]_i_2_n_0
    SLICE_X62Y50         MUXF7 (Prop_muxf7_I0_O)      0.062     1.356 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.356    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]_i_1_n_0
    SLICE_X62Y50         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.849     1.215    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X62Y50         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X62Y50         FDRE (Hold_fdre_C_D)         0.134     1.319    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.441%)  route 0.167ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.553     0.889    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X49Y61         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/Q
                         net (fo=3, routed)           0.167     1.183    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[6]
    SLICE_X51Y62         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.816     1.182    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X51Y62         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)        -0.006     1.141    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.124%)  route 0.235ns (58.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.563     0.899    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X42Y49         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[16]/Q
                         net (fo=1, routed)           0.235     1.297    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[16]
    SLICE_X42Y50         SRL16E                                       r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.825     1.191    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X42Y50         SRL16E                                       r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.255    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.251ns (58.151%)  route 0.181ns (41.849%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.580     0.916    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_i
    SLICE_X61Y52         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/parallel_dout_reg[1]/Q
                         net (fo=2, routed)           0.181     1.237    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_muConfig[4100]_4[1]
    SLICE_X61Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.282 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]_i_3/O
                         net (fo=1, routed)           0.000     1.282    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[1]_i_3_n_0
    SLICE_X61Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     1.347 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.347    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]_i_1_n_0
    SLICE_X61Y49         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.854     1.220    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X61Y49         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X61Y49         FDRE (Hold_fdre_C_D)         0.105     1.295    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.653%)  route 0.250ns (57.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.553     0.889    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X49Y60         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/Q
                         net (fo=2, routed)           0.250     1.280    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_ffd[12]
    SLICE_X50Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.325 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[12]_i_1/O
                         net (fo=1, routed)           0.000     1.325    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[12]_i_1_n_0
    SLICE_X50Y53         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.820     1.186    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X50Y53         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y53         FDRE (Hold_fdre_C_D)         0.121     1.272    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.576     0.912    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y54         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[8][17]/Q
                         net (fo=1, routed)           0.106     1.182    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[17]
    RAMB36_X3Y10         RAMB36E1                                     r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.887     1.253    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.283     0.970    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     1.125    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.570     0.906    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y26         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][74]/Q
                         net (fo=1, routed)           0.106     1.176    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[20]
    RAMB36_X3Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.880     1.246    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.282     0.964    
    RAMB36_X3Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     1.119    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.027%)  route 0.172ns (47.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.659     0.995    ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y101        FDRE                                         r  ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  ODIN_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.172     1.308    ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X30Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.353 r  ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[26]_i_2/O
                         net (fo=1, routed)           0.000     1.353    ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[26]_i_2_n_0
    SLICE_X30Y98         FDRE                                         r  ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.845     1.211    ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y98         FDRE                                         r  ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120     1.296    ODIN_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X1Y4   ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X1Y4   ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X1Y5   ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X1Y5   ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y10  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y10  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB18_X3Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB18_X3Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y4   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         33.000      30.056     RAMB36_X3Y4   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y47  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y47  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y47  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y47  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y47  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y47  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y47  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y47  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.500      15.250     SLICE_X30Y58  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 1.835ns (26.563%)  route 5.073ns (73.437%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 36.508 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I1_O)        0.154     9.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.177    10.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y56         LUT3 (Prop_lut3_I1_O)        0.327    10.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.884    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.545    36.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.406    36.914    
                         clock uncertainty           -0.035    36.879    
    SLICE_X81Y56         FDRE (Setup_fdre_C_D)        0.029    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                 26.024    

Slack (MET) :             26.027ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 1.835ns (26.567%)  route 5.072ns (73.433%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 36.508 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I1_O)        0.154     9.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.176    10.556    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y56         LUT3 (Prop_lut3_I1_O)        0.327    10.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.883    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X81Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.545    36.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.406    36.914    
                         clock uncertainty           -0.035    36.879    
    SLICE_X81Y56         FDRE (Setup_fdre_C_D)        0.031    36.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                 26.027    

Slack (MET) :             26.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.835ns (28.075%)  route 4.701ns (71.925%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 36.508 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I1_O)        0.154     9.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.805    10.185    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y55         LUT3 (Prop_lut3_I1_O)        0.327    10.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    10.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.545    36.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.406    36.914    
                         clock uncertainty           -0.035    36.879    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.032    36.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.911    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                 26.399    

Slack (MET) :             26.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.835ns (28.088%)  route 4.698ns (71.912%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 36.508 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I1_O)        0.154     9.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.802    10.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y55         LUT3 (Prop_lut3_I1_O)        0.327    10.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.545    36.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.406    36.914    
                         clock uncertainty           -0.035    36.879    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.031    36.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -10.509    
  -------------------------------------------------------------------
                         slack                                 26.401    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.835ns (28.557%)  route 4.591ns (71.443%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 36.508 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I1_O)        0.154     9.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.694    10.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y55         LUT3 (Prop_lut3_I1_O)        0.327    10.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.545    36.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.406    36.914    
                         clock uncertainty           -0.035    36.879    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.031    36.910    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.910    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.675ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 1.835ns (29.327%)  route 4.422ns (70.673%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.508ns = ( 36.508 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I1_O)        0.154     9.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.526     9.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X81Y55         LUT3 (Prop_lut3_I1_O)        0.327    10.233 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.233    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.545    36.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.406    36.914    
                         clock uncertainty           -0.035    36.879    
    SLICE_X81Y55         FDRE (Setup_fdre_C_D)        0.029    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.908    
                         arrival time                         -10.233    
  -------------------------------------------------------------------
                         slack                                 26.675    

Slack (MET) :             26.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 1.602ns (25.984%)  route 4.563ns (74.016%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 36.509 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.154     9.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.124     9.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.665    10.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.142 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.142    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.546    36.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.467    36.976    
                         clock uncertainty           -0.035    36.941    
    SLICE_X83Y54         FDRE (Setup_fdre_C_D)        0.029    36.970    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.970    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                 26.828    

Slack (MET) :             26.965ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 1.835ns (30.428%)  route 4.196ns (69.572%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 36.509 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.152     9.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X83Y54         LUT5 (Prop_lut5_I1_O)        0.154     9.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.299     9.680    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X83Y54         LUT6 (Prop_lut6_I2_O)        0.327    10.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.007    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.546    36.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.467    36.976    
                         clock uncertainty           -0.035    36.941    
    SLICE_X83Y54         FDRE (Setup_fdre_C_D)        0.031    36.972    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 26.965    

Slack (MET) :             27.245ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.602ns (27.742%)  route 4.173ns (72.258%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 36.509 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.419     4.395 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=50, routed)          1.636     6.032    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X86Y56         LUT4 (Prop_lut4_I2_O)        0.296     6.328 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           1.108     7.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X87Y53         LUT6 (Prop_lut6_I1_O)        0.124     7.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     7.560    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X87Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.075 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.945     9.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.144 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.483     9.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.124     9.751 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.751    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X82Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.546    36.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.445    36.954    
                         clock uncertainty           -0.035    36.919    
    SLICE_X82Y54         FDRE (Setup_fdre_C_D)        0.077    36.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.996    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 27.245    

Slack (MET) :             27.763ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.828ns (16.261%)  route 4.264ns (83.739%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 36.522 - 33.000 ) 
    Source Clock Delay      (SCD):    3.995ns
    Clock Pessimism Removal (CPR):    0.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.740     3.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y47         FDRE (Prop_fdre_C_Q)         0.456     4.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.949     6.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/p_0_in_0
    SLICE_X68Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=10, routed)          0.830     7.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X73Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.806     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X73Y40         LUT4 (Prop_lut4_I3_O)        0.124     8.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.679     9.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X73Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.558    36.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X73Y41         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.407    36.928    
                         clock uncertainty           -0.035    36.893    
    SLICE_X73Y41         FDPE (Setup_fdpe_C_D)       -0.043    36.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.850    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 27.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.092%)  route 0.130ns (47.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X69Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.130     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.854     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.355     1.626    
    SLICE_X66Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.731%)  route 0.132ns (48.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.132     1.865    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.854     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.355     1.626    
    SLICE_X66Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.547%)  route 0.133ns (48.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y48         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.133     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X66Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.854     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.355     1.626    
    SLICE_X66Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.770    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.537%)  route 0.133ns (48.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.133     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.854     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.355     1.626    
    SLICE_X66Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.583     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y54         FDRE (Prop_fdre_C_Q)         0.141     1.729 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/Q
                         net (fo=2, routed)           0.056     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.852     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                         clock pessimism             -0.391     1.588    
    SLICE_X83Y54         FDRE (Hold_fdre_C_D)         0.075     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.587     1.592    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40         FDCE (Prop_fdce_C_Q)         0.141     1.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X73Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.854     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X73Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.389     1.592    
    SLICE_X73Y40         FDCE (Hold_fdce_C_D)         0.075     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_wr_reg1
    SLICE_X77Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.391     1.593    
    SLICE_X77Y46         FDPE (Hold_fdpe_C_D)         0.075     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.219%)  route 0.134ns (48.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X68Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y47         FDCE (Prop_fdce_C_Q)         0.141     1.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.134     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.854     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.355     1.626    
    SLICE_X66Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.059     1.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.390     1.594    
    SLICE_X80Y45         FDRE (Hold_fdre_C_D)         0.076     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.062     1.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.390     1.594    
    SLICE_X80Y45         FDRE (Hold_fdre_C_D)         0.078     1.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y18  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X82Y63    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y63    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y63    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X80Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X81Y64    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X66Y47    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       31.565ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.565ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.169ns  (logic 0.419ns (35.851%)  route 0.750ns (64.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X74Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.750     1.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X75Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y47         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                 31.565    

Slack (MET) :             31.641ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.093ns  (logic 0.419ns (38.330%)  route 0.674ns (61.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.674     1.093    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y47         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                 31.641    

Slack (MET) :             31.720ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.010ns  (logic 0.419ns (41.489%)  route 0.591ns (58.511%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X72Y40         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     1.010    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X74Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y39         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                 31.720    

Slack (MET) :             31.859ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.046ns  (logic 0.456ns (43.588%)  route 0.590ns (56.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X72Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.590     1.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y38         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 31.859    

Slack (MET) :             31.862ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.644%)  route 0.589ns (56.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X73Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.589     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X74Y38         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y38         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 31.862    

Slack (MET) :             31.875ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.262%)  route 0.574ns (55.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.574     1.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X75Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X75Y47         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 31.875    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.216%)  route 0.575ns (55.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y40                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X73Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.575     1.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y39         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.963ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.390%)  route 0.486ns (51.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X72Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.486     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X73Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y47         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                 31.963    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.689ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.091%)  route 0.626ns (59.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X74Y39         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.626     1.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X72Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y39         FDCE (Setup_fdce_C_D)       -0.266    32.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.734    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                 31.689    

Slack (MET) :             31.695ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.390%)  route 0.618ns (59.610%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X73Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.618     1.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X72Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y47         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 31.695    

Slack (MET) :             31.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.193ns  (logic 0.456ns (38.231%)  route 0.737ns (61.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X74Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.737     1.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X73Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y40         FDCE (Setup_fdce_C_D)       -0.103    32.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.897    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 31.704    

Slack (MET) :             31.716ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.191ns  (logic 0.456ns (38.273%)  route 0.735ns (61.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X73Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.735     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X72Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y47         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 31.716    

Slack (MET) :             31.732ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.175ns  (logic 0.456ns (38.807%)  route 0.719ns (61.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X75Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.719     1.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X73Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X73Y40         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 31.732    

Slack (MET) :             31.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.344%)  route 0.621ns (57.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X73Y47         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.621     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y47         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                 31.828    

Slack (MET) :             31.854ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.878ns  (logic 0.419ns (47.702%)  route 0.459ns (52.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y47                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X73Y47         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.459     0.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y47         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X74Y47         FDCE (Setup_fdce_C_D)       -0.268    32.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.732    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                 31.854    

Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.909ns  (logic 0.456ns (50.191%)  route 0.453ns (49.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X74Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.453     0.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X72Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X72Y39         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                 31.996    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       20.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.084ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.922ns  (logic 0.840ns (7.046%)  route 11.082ns (92.954%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.876    14.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/rst_priority
    SLICE_X78Y13         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/CLK
    SLICE_X78Y13         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[0]/C
                         clock pessimism              0.129    35.864    
                         clock uncertainty           -0.496    35.368    
    SLICE_X78Y13         FDCE (Recov_fdce_C_CLR)     -0.405    34.963    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         34.963    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                 20.084    

Slack (MET) :             20.084ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.922ns  (logic 0.840ns (7.046%)  route 11.082ns (92.954%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.876    14.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/rst_priority
    SLICE_X78Y13         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/CLK
    SLICE_X78Y13         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[1]/C
                         clock pessimism              0.129    35.864    
                         clock uncertainty           -0.496    35.368    
    SLICE_X78Y13         FDCE (Recov_fdce_C_CLR)     -0.405    34.963    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         34.963    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                 20.084    

Slack (MET) :             20.084ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.922ns  (logic 0.840ns (7.046%)  route 11.082ns (92.954%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.876    14.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/rst_priority
    SLICE_X78Y13         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/CLK
    SLICE_X78Y13         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[2]/C
                         clock pessimism              0.129    35.864    
                         clock uncertainty           -0.496    35.368    
    SLICE_X78Y13         FDCE (Recov_fdce_C_CLR)     -0.405    34.963    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         34.963    
                         arrival time                         -14.879    
  -------------------------------------------------------------------
                         slack                                 20.084    

Slack (MET) :             20.089ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.917ns  (logic 0.840ns (7.049%)  route 11.077ns (92.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.872    14.874    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/rst_priority
    SLICE_X79Y13         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/CLK
    SLICE_X79Y13         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[3]/C
                         clock pessimism              0.129    35.864    
                         clock uncertainty           -0.496    35.368    
    SLICE_X79Y13         FDCE (Recov_fdce_C_CLR)     -0.405    34.963    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         34.963    
                         arrival time                         -14.874    
  -------------------------------------------------------------------
                         slack                                 20.089    

Slack (MET) :             20.089ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.917ns  (logic 0.840ns (7.049%)  route 11.077ns (92.951%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 35.736 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.872    14.874    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/rst_priority
    SLICE_X79Y13         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556    35.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/CLK
    SLICE_X79Y13         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[4]/C
                         clock pessimism              0.129    35.864    
                         clock uncertainty           -0.496    35.368    
    SLICE_X79Y13         FDCE (Recov_fdce_C_CLR)     -0.405    34.963    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[34].fifo_burst/write_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         34.963    
                         arrival time                         -14.874    
  -------------------------------------------------------------------
                         slack                                 20.089    

Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 0.840ns (7.255%)  route 10.739ns (92.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 35.735 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.533    14.536    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/rst_priority
    SLICE_X72Y12         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.555    35.735    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/CLK
    SLICE_X72Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[0]/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.496    35.367    
    SLICE_X72Y12         FDCE (Recov_fdce_C_CLR)     -0.405    34.962    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                         34.962    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                 20.426    

Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 0.840ns (7.255%)  route 10.739ns (92.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 35.735 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.533    14.536    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/rst_priority
    SLICE_X72Y12         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.555    35.735    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/CLK
    SLICE_X72Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[1]/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.496    35.367    
    SLICE_X72Y12         FDCE (Recov_fdce_C_CLR)     -0.405    34.962    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                         34.962    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                 20.426    

Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 0.840ns (7.255%)  route 10.739ns (92.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 35.735 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.533    14.536    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/rst_priority
    SLICE_X72Y12         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.555    35.735    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/CLK
    SLICE_X72Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[2]/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.496    35.367    
    SLICE_X72Y12         FDCE (Recov_fdce_C_CLR)     -0.405    34.962    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                         34.962    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                 20.426    

Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 0.840ns (7.255%)  route 10.739ns (92.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 35.735 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.533    14.536    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/rst_priority
    SLICE_X72Y12         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.555    35.735    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/CLK
    SLICE_X72Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[3]/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.496    35.367    
    SLICE_X72Y12         FDCE (Recov_fdce_C_CLR)     -0.405    34.962    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[3]
  -------------------------------------------------------------------
                         required time                         34.962    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                 20.426    

Slack (MET) :             20.426ns  (required time - arrival time)
  Source:                 ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (clk_fpga_0 rise@33.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.579ns  (logic 0.840ns (7.255%)  route 10.739ns (92.745%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 35.735 - 33.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.663     2.957    ODIN_design_i/ODIN_0/inst/CLK
    SLICE_X45Y36         FDRE                                         r  ODIN_design_i/ODIN_0/inst/RST_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.419     3.376 f  ODIN_design_i/ODIN_0/inst/RST_sync_reg/Q
                         net (fo=72, routed)          2.373     5.749    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/RST_sync
    SLICE_X38Y25         LUT2 (Prop_lut2_I1_O)        0.297     6.046 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19/O
                         net (fo=1, routed)           0.833     6.879    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_11__19_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.003 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_2__56/O
                         net (fo=849, routed)         7.533    14.536    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/rst_priority
    SLICE_X72Y12         FDCE                                         f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     33.000    33.000 r  
    PS7_X0Y0             PS7                          0.000    33.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    34.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    34.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.555    35.735    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/CLK
    SLICE_X72Y12         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[4]/C
                         clock pessimism              0.129    35.863    
                         clock uncertainty           -0.496    35.367    
    SLICE_X72Y12         FDCE (Recov_fdce_C_CLR)     -0.405    34.962    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[48].fifo_burst/write_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         34.962    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                 20.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.551%)  route 0.117ns (45.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.587     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X78Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y40         FDCE (Prop_fdce_C_Q)         0.141     1.064 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.117     1.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X77Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.856     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X77Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.284     0.939    
    SLICE_X77Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X75Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X75Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X75Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X75Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X75Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X75Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.124     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X75Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.356%)  route 0.128ns (47.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X74Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.356%)  route 0.128ns (47.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y38         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X74Y37         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.851     1.217    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X74Y37         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.281     0.936    
    SLICE_X74Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.062ns (25.617%)  route 3.084ns (74.383%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.811     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X83Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 28.256    

Slack (MET) :             28.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.062ns (25.617%)  route 3.084ns (74.383%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.811     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X83Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 28.256    

Slack (MET) :             28.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.062ns (25.617%)  route 3.084ns (74.383%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.811     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X83Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 28.256    

Slack (MET) :             28.256ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.062ns (25.617%)  route 3.084ns (74.383%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.811     8.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X83Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X83Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 28.256    

Slack (MET) :             28.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.062ns (27.723%)  route 2.769ns (72.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     7.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 28.571    

Slack (MET) :             28.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.062ns (27.723%)  route 2.769ns (72.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     7.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 28.571    

Slack (MET) :             28.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.062ns (27.723%)  route 2.769ns (72.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     7.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 28.571    

Slack (MET) :             28.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.062ns (27.723%)  route 2.769ns (72.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     7.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 28.571    

Slack (MET) :             28.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.062ns (27.723%)  route 2.769ns (72.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     7.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 28.571    

Slack (MET) :             28.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 1.062ns (27.723%)  route 2.769ns (72.277%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 36.527 - 33.000 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.721     3.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y55         FDRE (Prop_fdre_C_Q)         0.456     4.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.947     5.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X80Y55         LUT6 (Prop_lut6_I2_O)        0.124     5.504 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.743     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X83Y53         LUT4 (Prop_lut4_I3_O)        0.150     6.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.582     6.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y50         LUT1 (Prop_lut1_I0_O)        0.332     7.311 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     7.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X84Y49         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872    34.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    34.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.292    36.819    
                         clock uncertainty           -0.035    36.783    
    SLICE_X84Y49         FDCE (Recov_fdce_C_CLR)     -0.405    36.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.378    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                 28.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.574%)  route 0.132ns (48.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.355     1.628    
    SLICE_X75Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.574%)  route 0.132ns (48.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.355     1.628    
    SLICE_X75Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.574%)  route 0.132ns (48.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.355     1.628    
    SLICE_X75Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.574%)  route 0.132ns (48.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.355     1.628    
    SLICE_X75Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.574%)  route 0.132ns (48.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.355     1.628    
    SLICE_X75Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.574%)  route 0.132ns (48.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y48         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y48         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.355     1.628    
    SLICE_X75Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.574%)  route 0.132ns (48.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X76Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.735 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.132     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X75Y48         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.856     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X75Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.355     1.628    
    SLICE_X75Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X77Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y46         FDPE (Prop_fdpe_C_Q)         0.128     1.721 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X79Y46         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X79Y46         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.375     1.609    
    SLICE_X79Y46         FDPE (Remov_fdpe_C_PRE)     -0.149     1.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.278%)  route 0.209ns (59.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.586     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.209     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.854     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.373     1.608    
    SLICE_X73Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.278%)  route 0.209ns (59.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.586     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X73Y39         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDPE (Prop_fdpe_C_Q)         0.141     1.732 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.209     1.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X73Y40         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.854     1.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X73Y40         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.373     1.608    
    SLICE_X73Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.425    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.889ns  (logic 0.124ns (4.292%)  route 2.765ns (95.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.765     2.765    ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.124     2.889 r  ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.889    ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y47         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.496     2.675    ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y47         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.045ns (3.716%)  route 1.166ns (96.284%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.166     1.166    ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.211 r  ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.211    ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y47         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.830     1.196    ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y47         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           223 Endpoints
Min Delay           223 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.593ns  (logic 0.606ns (7.981%)  route 6.987ns (92.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.668     2.962    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.460     5.878    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y57         LUT1 (Prop_lut1_I0_O)        0.150     6.028 f  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=247, routed)         4.527    10.555    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y61         FDPE                                         f  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.477     2.656    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y61         FDPE                                         r  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.593ns  (logic 0.606ns (7.981%)  route 6.987ns (92.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.668     2.962    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.460     5.878    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y57         LUT1 (Prop_lut1_I0_O)        0.150     6.028 f  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=247, routed)         4.527    10.555    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y61         FDPE                                         f  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.477     2.656    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y61         FDPE                                         r  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 0.456ns (7.395%)  route 5.710ns (92.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.668     2.962    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          5.710     9.128    ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X39Y93         FDRE                                         r  ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.479     2.658    ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X39Y93         FDRE                                         r  ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.887ns  (logic 0.606ns (12.400%)  route 4.281ns (87.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.668     2.962    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.460     5.878    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y57         LUT1 (Prop_lut1_I0_O)        0.150     6.028 f  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=247, routed)         1.821     7.849    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y48         FDPE                                         f  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.496     2.675    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y48         FDPE                                         r  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.887ns  (logic 0.606ns (12.400%)  route 4.281ns (87.600%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.668     2.962    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          2.460     5.878    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X34Y57         LUT1 (Prop_lut1_I0_O)        0.150     6.028 f  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=247, routed)         1.821     7.849    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y48         FDPE                                         f  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.496     2.675    ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y48         FDPE                                         r  ODIN_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 0.456ns (9.344%)  route 4.424ns (90.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.668     2.962    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     3.418 r  ODIN_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=30, routed)          4.424     7.842    ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X43Y78         FDRE                                         r  ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.467     2.646    ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X43Y78         FDRE                                         r  ODIN_design_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.807ns  (logic 2.423ns (50.403%)  route 2.384ns (49.597%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.670     2.964    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X38Y49         SRLC32E                                      r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.614     4.578 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.802     5.380    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.037 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.959     6.997    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X43Y49         LUT2 (Prop_lut2_I1_O)        0.152     7.149 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.623     7.771    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X43Y50         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.480     2.659    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X43Y50         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.618ns  (logic 2.521ns (54.594%)  route 2.097ns (45.406%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.720     3.014    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X66Y19         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y19         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.631 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.624     5.255    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X66Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     6.009 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.084     7.093    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.150     7.243 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.388     7.632    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X64Y20         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.546     2.725    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X64Y20         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 2.389ns (52.633%)  route 2.150ns (47.367%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.725     3.019    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X66Y15         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y15         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     4.647 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.662     5.309    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[0]
    SLICE_X66Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.946 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.488     7.434    u_ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.558 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     7.558    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X65Y20         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.546     2.725    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X65Y20         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.219ns  (logic 2.500ns (59.254%)  route 1.719ns (40.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.714     3.008    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X66Y23         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     4.640 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.617     5.257    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X66Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     6.001 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.102     7.103    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.227 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     7.227    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X65Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.545     2.724    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X65Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.581     0.917    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X70Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y17         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.066     1.124    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X71Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.846     1.212    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X71Y17         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.871%)  route 0.134ns (51.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.555     0.891    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X49Y56         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.134     1.153    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in[5]
    SLICE_X48Y57         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.823     1.189    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X48Y57         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C

Slack:                    inf
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.557     0.893    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X43Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.134     1.154    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X43Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.825     1.191    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X43Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.557     0.893    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X43Y52         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.134     1.154    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X43Y52         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.825     1.191    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X43Y52         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.557     0.893    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/RCLK_I
    SLICE_X44Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.135     1.156    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1
    SLICE_X44Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.825     1.191    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/TCLK_I
    SLICE_X44Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.557     0.893    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/TCLK_I
    SLICE_X43Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.122     1.156    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X43Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.825     1.191    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/RCLK_I
    SLICE_X43Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.577     0.913    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X68Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y21         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.104     1.157    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[8]
    SLICE_X70Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.842     1.208    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X70Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C

Slack:                    inf
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X48Y48         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/Q
                         net (fo=1, routed)           0.119     1.158    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[7]
    SLICE_X49Y48         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.830     1.196    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X49Y48         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C

Slack:                    inf
  Source:                 ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.111%)  route 0.138ns (51.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.556     0.892    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X48Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.138     1.158    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X48Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.825     1.191    ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X48Y51         FDRE                                         r  ODIN_design_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.457%)  route 0.104ns (42.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.577     0.913    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X69Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.104     1.158    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[2]
    SLICE_X70Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.842     1.208    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X70Y21         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_fpga_0

Max Delay            79 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.960ns  (logic 1.343ns (68.519%)  route 0.617ns (31.481%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.733     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     5.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.617     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X67Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 1.317ns (67.933%)  route 0.622ns (32.067%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.732     3.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.304 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.622     5.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 1.309ns (67.654%)  route 0.626ns (32.346%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.733     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.626     5.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X67Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 1.344ns (69.512%)  route 0.589ns (30.488%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.733     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.332 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.589     5.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X67Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 1.344ns (69.512%)  route 0.589ns (30.488%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    3.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.732     3.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y46         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     5.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.589     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 1.314ns (68.126%)  route 0.615ns (31.874%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.733     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.615     5.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X67Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.818ns  (logic 1.314ns (72.259%)  route 0.504ns (27.741%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.733     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     5.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.504     5.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.807ns  (logic 1.317ns (72.895%)  route 0.490ns (27.105%))
  Logic Levels:           0  
  Clock Path Skew:        -1.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.733     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     5.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/O
                         net (fo=1, routed)           0.490     5.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X67Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558     2.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 1.309ns (73.449%)  route 0.473ns (26.551%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.733     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X66Y48         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     5.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.473     5.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.670ns  (logic 1.336ns (79.978%)  route 0.334ns (20.022%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    3.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.154     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     2.255 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.733     3.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X66Y47         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     5.324 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.334     5.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557     2.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X67Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.128     1.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.059     1.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.857     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.128ns (50.050%)  route 0.128ns (49.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.128     1.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.128     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[14]
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.857     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.305%)  route 0.119ns (45.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.119     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.857     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y45         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.119     1.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X81Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.857     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X81Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.880%)  route 0.134ns (51.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X73Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y44         FDRE (Prop_fdre_C_Q)         0.128     1.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.134     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[14]
    SLICE_X71Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.854     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X71Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.880%)  route 0.134ns (51.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X73Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.128     1.721 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.134     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[8]
    SLICE_X71Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.854     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X71Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.588     1.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X73Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.141     1.734 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.121     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X72Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.855     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X72Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y44         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.123     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.857     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X81Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.464%)  route 0.123ns (46.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.589     1.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y46         FDRE (Prop_fdre_C_Q)         0.141     1.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.123     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X81Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.857     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X81Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.628%)  route 0.135ns (51.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.979     0.979    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.005 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.590     1.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X88Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y43         FDRE (Prop_fdre_C_Q)         0.128     1.723 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.135     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]_0[0]
    SLICE_X88Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.858     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X88Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            95 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 0.456ns (16.100%)  route 2.376ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.376     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.562     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 0.456ns (16.100%)  route 2.376ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.376     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.562     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 0.456ns (16.100%)  route 2.376ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.376     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.562     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.832ns  (logic 0.456ns (16.100%)  route 2.376ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.376     5.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.562     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 0.456ns (16.332%)  route 2.336ns (83.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.336     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X88Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X88Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 0.456ns (16.332%)  route 2.336ns (83.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.336     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X88Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X88Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.792ns  (logic 0.456ns (16.332%)  route 2.336ns (83.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.336     5.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X88Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X88Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.927%)  route 2.238ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.238     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.562     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.927%)  route 2.238ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.238     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.562     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.694ns  (logic 0.456ns (16.927%)  route 2.238ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.736     3.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X78Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.456     3.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=182, routed)         2.238     5.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.562     3.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X80Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.589     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X88Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y41         FDRE (Prop_fdre_C_Q)         0.128     1.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X88Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X88Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X84Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y44         FDRE (Prop_fdre_C_Q)         0.128     1.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X84Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.858     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X84Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X84Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y46         FDRE (Prop_fdre_C_Q)         0.128     1.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.119     1.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X84Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.859     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X84Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X88Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y44         FDRE (Prop_fdre_C_Q)         0.128     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X88Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.858     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X88Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.589     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X86Y41         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y41         FDRE (Prop_fdre_C_Q)         0.148     1.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X86Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.857     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X86Y42         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X86Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y44         FDRE (Prop_fdre_C_Q)         0.148     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X86Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.858     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X86Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.612     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X90Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y46         FDRE (Prop_fdre_C_Q)         0.148     1.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.113     1.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X90Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.882     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X90Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.072%)  route 0.159ns (52.927%))
  Logic Levels:           0  
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.586     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X74Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.159     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X72Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.853     1.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X72Y39         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.589     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X85Y45         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y45         FDRE (Prop_fdre_C_Q)         0.128     1.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.174     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X85Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.858     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X85Y46         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           0  
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.590     0.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X87Y43         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.128     1.054 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.174     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.858     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X87Y44         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           716 Endpoints
Min Delay           716 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg[144]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 1.034ns (15.365%)  route 5.695ns (84.635%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           0.723     2.583    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.119     2.702 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN[223]_i_3/O
                         net (fo=9, routed)           1.410     4.112    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN[223]_i_3_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.332     4.444 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN[159]_i_1/O
                         net (fo=16, routed)          2.285     6.729    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg0
    SLICE_X35Y25         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg[144]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg[157]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 1.034ns (15.591%)  route 5.598ns (84.409%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           0.723     2.583    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.119     2.702 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN[223]_i_3/O
                         net (fo=9, routed)           1.410     4.112    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN[223]_i_3_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.332     4.444 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN[159]_i_1/O
                         net (fo=16, routed)          2.188     6.632    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg0
    SLICE_X42Y24         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg[157]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[243]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 0.831ns (13.305%)  route 5.415ns (86.695%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           1.129     2.989    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3/O
                         net (fo=7, routed)           0.948     4.061    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.185 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_1/O
                         net (fo=16, routed)          2.061     6.246    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg0
    SLICE_X39Y29         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[243]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[247]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 0.831ns (13.305%)  route 5.415ns (86.695%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           1.129     2.989    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3/O
                         net (fo=7, routed)           0.948     4.061    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.185 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_1/O
                         net (fo=16, routed)          2.061     6.246    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg0
    SLICE_X39Y29         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[247]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[248]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 0.831ns (13.305%)  route 5.415ns (86.695%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           1.129     2.989    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3/O
                         net (fo=7, routed)           0.948     4.061    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.185 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_1/O
                         net (fo=16, routed)          2.061     6.246    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg0
    SLICE_X39Y29         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[248]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[249]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 0.831ns (13.305%)  route 5.415ns (86.695%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           1.129     2.989    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3/O
                         net (fo=7, routed)           0.948     4.061    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.185 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_1/O
                         net (fo=16, routed)          2.061     6.246    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg0
    SLICE_X39Y29         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[249]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[252]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 0.831ns (13.305%)  route 5.415ns (86.695%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           1.129     2.989    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3/O
                         net (fo=7, routed)           0.948     4.061    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.185 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_1/O
                         net (fo=16, routed)          2.061     6.246    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg0
    SLICE_X39Y29         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[252]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[254]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 0.831ns (13.305%)  route 5.415ns (86.695%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           1.129     2.989    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT6 (Prop_lut6_I3_O)        0.124     3.113 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3/O
                         net (fo=7, routed)           0.948     4.061    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.185 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN[255]_i_1/O
                         net (fo=16, routed)          2.061     6.246    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg0
    SLICE_X39Y29         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[15].SPI_SYN_SIGN_reg[254]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg[155]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.243ns  (logic 1.034ns (16.563%)  route 5.209ns (83.437%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           0.723     2.583    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.119     2.702 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN[223]_i_3/O
                         net (fo=9, routed)           1.410     4.112    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN[223]_i_3_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.332     4.444 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN[159]_i_1/O
                         net (fo=16, routed)          1.799     6.243    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg0
    SLICE_X39Y25         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg[155]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg[154]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.229ns  (logic 1.034ns (16.599%)  route 5.195ns (83.401%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/C
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.459     0.459 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[15]/Q
                         net (fo=3, routed)           1.277     1.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr[15]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.860 f  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5/O
                         net (fo=4, routed)           0.723     2.583    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_i_5_n_0
    SLICE_X51Y28         LUT5 (Prop_lut5_I1_O)        0.119     2.702 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN[223]_i_3/O
                         net (fo=9, routed)           1.410     4.112    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[13].SPI_SYN_SIGN[223]_i_3_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.332     4.444 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN[159]_i_1/O
                         net (fo=16, routed)          1.785     6.229    ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg0
    SLICE_X34Y28         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[9].SPI_SYN_SIGN_reg[154]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.651%)  route 0.137ns (49.349%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[0]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[0]/Q
                         net (fo=23, routed)          0.137     0.278    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[1]
    SLICE_X47Y32         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.437%)  route 0.144ns (50.563%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[0]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[0]/Q
                         net (fo=23, routed)          0.144     0.285    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[1]
    SLICE_X46Y31         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.253%)  route 0.145ns (50.747%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[10]/C
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[10]/Q
                         net (fo=21, routed)          0.145     0.286    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[11]
    SLICE_X48Y25         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.285%)  route 0.161ns (55.715%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[7]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[7]/Q
                         net (fo=21, routed)          0.161     0.289    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[8]
    SLICE_X47Y30         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.994%)  route 0.163ns (56.006%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[14]/C
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[14]/Q
                         net (fo=21, routed)          0.163     0.291    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[15]
    SLICE_X46Y30         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.128ns (43.627%)  route 0.165ns (56.373%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[4]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[4]/Q
                         net (fo=23, routed)          0.165     0.293    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[5]
    SLICE_X47Y32         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[6].SPI_SYN_SIGN_reg[110]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.019%)  route 0.153ns (51.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[13]/C
    SLICE_X47Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[13]/Q
                         net (fo=21, routed)          0.153     0.294    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[14]
    SLICE_X43Y26         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/genblk1[6].SPI_SYN_SIGN_reg[110]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.536%)  route 0.166ns (56.464%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[5]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[5]/Q
                         net (fo=23, routed)          0.166     0.294    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[6]
    SLICE_X47Y32         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.828%)  route 0.171ns (57.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[4]/C
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_in_reg[4]/Q
                         net (fo=23, routed)          0.171     0.299    ODIN_design_i/ODIN_0/inst/spi_slave_0/p_1_in[5]
    SLICE_X47Y31         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_SDSP_ON_SYN_STIM_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_SDSP_ON_SYN_STIM_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_SDSP_ON_SYN_STIM_reg/C
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_SDSP_ON_SYN_STIM_reg/Q
                         net (fo=9, routed)           0.123     0.264    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_SDSP_ON_SYN_STIM
    SLICE_X45Y31         LUT4 (Prop_lut4_I3_O)        0.045     0.309 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_SDSP_ON_SYN_STIM_i_1/O
                         net (fo=1, routed)           0.000     0.309    ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_SDSP_ON_SYN_STIM_i_1_n_0
    SLICE_X45Y31         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_SDSP_ON_SYN_STIM_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.726ns  (logic 2.826ns (42.016%)  route 3.900ns (57.984%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.777     3.071    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CLK
    RAMB36_X1Y4          RAMB36E1                                     r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     5.525 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/DOPADOP[1]
                         net (fo=4, routed)           1.958     7.483    ODIN_design_i/ODIN_0/inst/spi_slave_0/NEUR_STATE[33]
    SLICE_X20Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.607 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[13]_i_7/O
                         net (fo=1, routed)           1.296     8.904    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[13]_i_7_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I4_O)        0.124     9.028 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[13]_i_3/O
                         net (fo=1, routed)           0.646     9.673    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[13]_i_3_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.797 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[13]_i_1/O
                         net (fo=1, routed)           0.000     9.797    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[13]_i_1_n_0
    SLICE_X20Y32         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/synaptic_core_0/synarray_0/SRAM_reg_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.731ns  (logic 2.826ns (41.982%)  route 3.905ns (58.018%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.697     2.991    ODIN_design_i/ODIN_0/inst/synaptic_core_0/synarray_0/CLK
    RAMB36_X2Y5          RAMB36E1                                     r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/synarray_0/SRAM_reg_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.445 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/synarray_0/SRAM_reg_7/DOADO[0]
                         net (fo=7, routed)           2.389     7.835    ODIN_design_i/ODIN_0/inst/spi_slave_0/SYNARRAY_RDATA[28]
    SLICE_X18Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.959 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[16]_i_4/O
                         net (fo=1, routed)           0.815     8.774    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[16]_i_4_n_0
    SLICE_X18Y30         LUT4 (Prop_lut4_I0_O)        0.124     8.898 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[16]_i_2/O
                         net (fo=1, routed)           0.701     9.599    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[16]_i_2_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.723 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[16]_i_1/O
                         net (fo=1, routed)           0.000     9.723    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[16]_i_1_n_0
    SLICE_X19Y30         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 2.826ns (42.653%)  route 3.800ns (57.347%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.777     3.071    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CLK
    RAMB36_X1Y4          RAMB36E1                                     r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      2.454     5.525 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/DOADO[23]
                         net (fo=7, routed)           2.211     7.736    ODIN_design_i/ODIN_0/inst/spi_slave_0/NEUR_STATE[23]
    SLICE_X23Y28         LUT6 (Prop_lut6_I4_O)        0.124     7.860 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[19]_i_8/O
                         net (fo=1, routed)           0.669     8.530    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[19]_i_8_n_0
    SLICE_X22Y28         LUT6 (Prop_lut6_I0_O)        0.124     8.654 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[19]_i_3/O
                         net (fo=1, routed)           0.919     9.573    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[19]_i_3_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.697 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[19]_i_1/O
                         net (fo=1, routed)           0.000     9.697    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[19]_i_1_n_0
    SLICE_X23Y32         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.589ns  (logic 2.826ns (42.891%)  route 3.763ns (57.109%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.777     3.071    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CLK
    RAMB36_X1Y4          RAMB36E1                                     r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     5.525 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/DOADO[26]
                         net (fo=4, routed)           1.619     7.145    ODIN_design_i/ODIN_0/inst/spi_slave_0/NEUR_STATE[26]
    SLICE_X21Y26         LUT6 (Prop_lut6_I4_O)        0.124     7.269 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[14]_i_6/O
                         net (fo=1, routed)           0.979     8.248    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[14]_i_6_n_0
    SLICE_X21Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.372 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[14]_i_3/O
                         net (fo=1, routed)           1.164     9.536    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[14]_i_3_n_0
    SLICE_X21Y32         LUT6 (Prop_lut6_I1_O)        0.124     9.660 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[14]_i_1/O
                         net (fo=1, routed)           0.000     9.660    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[14]_i_1_n_0
    SLICE_X21Y32         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 2.826ns (43.711%)  route 3.639ns (56.288%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.781     3.075    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CLK
    RAMB36_X1Y4          RAMB36E1                                     r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      2.454     5.529 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/DOPBDOP[2]
                         net (fo=17, routed)          2.030     7.559    ODIN_design_i/ODIN_0/inst/spi_slave_0/NEUR_STATE[70]
    SLICE_X22Y25         LUT6 (Prop_lut6_I0_O)        0.124     7.683 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[18]_i_7/O
                         net (fo=1, routed)           0.670     8.353    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[18]_i_7_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.477 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[18]_i_3/O
                         net (fo=1, routed)           0.939     9.417    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[18]_i_3_n_0
    SLICE_X20Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.541 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000     9.541    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[18]_i_1_n_0
    SLICE_X20Y31         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 2.826ns (43.895%)  route 3.612ns (56.105%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.781     3.075    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CLK
    RAMB36_X1Y4          RAMB36E1                                     r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.529 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/DOBDO[1]
                         net (fo=9, routed)           1.913     7.443    ODIN_design_i/ODIN_0/inst/spi_slave_0/NEUR_STATE[37]
    SLICE_X18Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.567 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[17]_i_7/O
                         net (fo=1, routed)           0.706     8.273    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[17]_i_7_n_0
    SLICE_X19Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.397 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[17]_i_3/O
                         net (fo=1, routed)           0.993     9.390    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[17]_i_3_n_0
    SLICE_X19Y30         LUT6 (Prop_lut6_I1_O)        0.124     9.514 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[17]_i_1/O
                         net (fo=1, routed)           0.000     9.514    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[17]_i_1_n_0
    SLICE_X19Y30         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 2.826ns (43.945%)  route 3.605ns (56.055%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.777     3.071    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CLK
    RAMB36_X1Y4          RAMB36E1                                     r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[3])
                                                      2.454     5.525 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/DOPADOP[3]
                         net (fo=10, routed)          1.623     7.148    ODIN_design_i/ODIN_0/inst/spi_slave_0/NEUR_STATE[35]
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.272 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[15]_i_7/O
                         net (fo=1, routed)           0.848     8.120    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[15]_i_7_n_0
    SLICE_X19Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.244 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[15]_i_3/O
                         net (fo=1, routed)           1.135     9.378    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[15]_i_3_n_0
    SLICE_X19Y31         LUT6 (Prop_lut6_I1_O)        0.124     9.502 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[15]_i_1/O
                         net (fo=1, routed)           0.000     9.502    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[15]_i_1_n_0
    SLICE_X19Y31         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 2.826ns (46.335%)  route 3.273ns (53.665%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.781     3.075    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/CLK
    RAMB36_X1Y4          RAMB36E1                                     r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.529 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SRAM_reg_0/DOBDO[4]
                         net (fo=13, routed)          1.398     6.928    ODIN_design_i/ODIN_0/inst/spi_slave_0/NEUR_STATE[40]
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.052 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[12]_i_7/O
                         net (fo=1, routed)           1.013     8.065    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[12]_i_7_n_0
    SLICE_X20Y25         LUT6 (Prop_lut6_I5_O)        0.124     8.189 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[12]_i_3/O
                         net (fo=1, routed)           0.862     9.051    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[12]_i_3_n_0
    SLICE_X20Y32         LUT6 (Prop_lut6_I4_O)        0.124     9.175 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[12]_i_1/O
                         net (fo=1, routed)           0.000     9.175    ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out[12]_i_1_n_0
    SLICE_X20Y32         FDCE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_shift_reg_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/SPI_Master_0/inst/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_MONITOR_NEUR_ADDR_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.575ns  (logic 0.456ns (8.179%)  route 5.119ns (91.821%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.646     2.940    ODIN_design_i/SPI_Master_0/inst/i_Clk
    SLICE_X44Y64         FDCE                                         r  ODIN_design_i/SPI_Master_0/inst/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  ODIN_design_i/SPI_Master_0/inst/o_SPI_MOSI_reg/Q
                         net (fo=30, routed)          5.119     8.515    ODIN_design_i/ODIN_0/inst/spi_slave_0/MOSI
    SLICE_X31Y33         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_MONITOR_NEUR_ADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/SPI_Master_0/inst/o_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_MONITOR_SYN_ADDR_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.378ns  (logic 0.456ns (8.478%)  route 4.922ns (91.522%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.646     2.940    ODIN_design_i/SPI_Master_0/inst/i_Clk
    SLICE_X44Y64         FDCE                                         r  ODIN_design_i/SPI_Master_0/inst/o_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  ODIN_design_i/SPI_Master_0/inst/o_SPI_MOSI_reg/Q
                         net (fo=30, routed)          4.922     8.318    ODIN_design_i/ODIN_0/inst/spi_slave_0/MOSI
    SLICE_X32Y31         FDRE                                         r  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_MONITOR_SYN_ADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.141ns (30.414%)  route 0.323ns (69.586%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.323     1.361    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X46Y31         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.141ns (30.414%)  route 0.323ns (69.586%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.323     1.361    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X47Y31         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.141ns (30.414%)  route 0.323ns (69.586%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.323     1.361    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X47Y31         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.141ns (30.414%)  route 0.323ns (69.586%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.323     1.361    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X47Y31         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.141ns (30.414%)  route 0.323ns (69.586%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.323     1.361    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X47Y31         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.141ns (24.936%)  route 0.424ns (75.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.424     1.463    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X46Y32         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.141ns (24.936%)  route 0.424ns (75.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.424     1.463    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X46Y32         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.141ns (24.936%)  route 0.424ns (75.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.424     1.463    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X46Y32         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.141ns (24.936%)  route 0.424ns (75.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.424     1.463    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X46Y32         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.141ns (24.936%)  route 0.424ns (75.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.562     0.898    ODIN_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y44         FDRE                                         r  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  ODIN_design_i/rst_ps7_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=71, routed)          0.424     1.463    ODIN_design_i/ODIN_0/inst/spi_slave_0/RST_async
    SLICE_X46Y32         FDCE                                         f  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay          7628 Endpoints
Min Delay          7628 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.207ns  (logic 6.313ns (25.044%)  route 18.894ns (74.956%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.333    24.393    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.517 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25/O
                         net (fo=9, routed)           0.690    25.207    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25_n_0
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556     2.735    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][6]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.207ns  (logic 6.313ns (25.044%)  route 18.894ns (74.956%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.333    24.393    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.517 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25/O
                         net (fo=9, routed)           0.690    25.207    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25_n_0
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556     2.735    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][7]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.207ns  (logic 6.313ns (25.044%)  route 18.894ns (74.956%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.333    24.393    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.517 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25/O
                         net (fo=9, routed)           0.690    25.207    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem[1][8]_i_1__25_n_0
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.556     2.735    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X66Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[1].mem_reg[1][8]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.205ns  (logic 6.313ns (25.047%)  route 18.892ns (74.953%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    24.390    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.514 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.691    25.205    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557     2.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][6]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.205ns  (logic 6.313ns (25.047%)  route 18.892ns (74.953%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    24.390    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.514 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.691    25.205    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.557     2.736    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y7          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][8]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.162ns  (logic 6.313ns (25.090%)  route 18.849ns (74.910%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    24.390    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.514 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.648    25.162    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y5          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558     2.737    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y5          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][3]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.162ns  (logic 6.313ns (25.090%)  route 18.849ns (74.910%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    24.390    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.514 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.648    25.162    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y5          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.558     2.737    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y5          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][7]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.109ns  (logic 6.313ns (25.143%)  route 18.796ns (74.857%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    24.390    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.514 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.594    25.109    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.559     2.738    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][0]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.109ns  (logic 6.313ns (25.143%)  route 18.796ns (74.857%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    24.390    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.514 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.594    25.109    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.559     2.738    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][1]/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.109ns  (logic 6.313ns (25.143%)  route 18.796ns (74.857%))
  Logic Levels:           32  (CARRY4=2 FDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=5 LUT6=14 MUXF7=3 MUXF8=2)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/C
    SLICE_X48Y29         FDCE (Prop_fdce_C_Q)         0.459     0.459 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_SPI_ADDR_reg[12]/Q
                         net (fo=24, routed)          1.356     1.815    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SPI_ADDR[12]
    SLICE_X37Y28         LUT5 (Prop_lut5_I0_O)        0.152     1.967 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.581     2.548    ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0_i_2_n_0
    SLICE_X41Y28         LUT5 (Prop_lut5_I3_O)        0.326     2.874 r  ODIN_design_i/ODIN_0/inst/controller_0/CTRL_SYNARRAY_ADDR[12]_INST_0/O
                         net (fo=73, routed)          0.987     3.861    ODIN_design_i/ODIN_0/inst/synaptic_core_0/CTRL_SYNARRAY_ADDR[12]
    SLICE_X37Y29         LUT6 (Prop_lut6_I4_O)        0.124     3.985 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110/O
                         net (fo=1, routed)           0.000     3.985    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_110_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     4.202 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50/O
                         net (fo=1, routed)           0.000     4.202    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_50_n_0
    SLICE_X37Y29         MUXF8 (Prop_muxf8_I1_O)      0.094     4.296 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20/O
                         net (fo=1, routed)           1.099     5.394    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_20_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I1_O)        0.316     5.710 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6/O
                         net (fo=1, routed)           0.000     5.710    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_6_n_0
    SLICE_X34Y26         MUXF7 (Prop_muxf7_I1_O)      0.214     5.924 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.924    ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0_i_2_n_0
    SLICE_X34Y26         MUXF8 (Prop_muxf8_I1_O)      0.088     6.012 r  ODIN_design_i/ODIN_0/inst/synaptic_core_0/SYN_SIGN_INST_0/O
                         net (fo=2, routed)           0.675     6.687    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/SYN_SIGN
    SLICE_X31Y25         LUT6 (Prop_lut6_I5_O)        0.319     7.006 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_10/O
                         net (fo=9, routed)           0.809     7.815    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[2]_INST_0_i_4
    SLICE_X26Y22         LUT2 (Prop_lut2_I0_O)        0.124     7.939 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_i_1/O
                         net (fo=14, routed)          0.839     8.778    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/event_inh
    SLICE_X26Y24         LUT4 (Prop_lut4_I2_O)        0.124     8.902 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/state_inacc_next0_carry_i_8/O
                         net (fo=1, routed)           0.000     8.902    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/S[1]
    SLICE_X26Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.435 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry/CO[3]
                         net (fo=1, routed)           0.009     9.444    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry_n_0
    SLICE_X26Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.767 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.486    10.253    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/state_inacc_next0_carry__0_n_6
    SLICE_X24Y25         LUT5 (Prop_lut5_I2_O)        0.306    10.559 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_114/O
                         net (fo=2, routed)           0.910    11.469    ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/SRAM_reg_1_i_192_1
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.124    11.593 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/izh_neuron_0/input_accumulator_0/NEUR_STATE_MONITOR[9]_INST_0_i_11/O
                         net (fo=3, routed)           0.599    12.192    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_0
    SLICE_X20Y27         LUT6 (Prop_lut6_I4_O)        0.124    12.316 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28/O
                         net (fo=5, routed)           0.529    12.844    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[3]_INST_0_i_28_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.968 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    12.968    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_17_n_0
    SLICE_X12Y28         MUXF7 (Prop_muxf7_I0_O)      0.209    13.177 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.452    13.630    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_11_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I3_O)        0.297    13.927 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5/O
                         net (fo=8, routed)           0.619    14.545    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[1]_INST_0_i_5_n_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.669 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20/O
                         net (fo=3, routed)           0.624    15.294    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_20_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I5_O)        0.124    15.418 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9/O
                         net (fo=4, routed)           0.504    15.922    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[11]_INST_0_i_9_n_0
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124    16.046 f  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3/O
                         net (fo=16, routed)          0.578    16.624    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_STATE_MONITOR[9]_INST_0_i_3_n_0
    SLICE_X23Y28         LUT2 (Prop_lut2_I1_O)        0.124    16.748 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.571    17.320    ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0_i_1_n_0
    SLICE_X28Y26         LUT6 (Prop_lut6_I3_O)        0.124    17.444 r  ODIN_design_i/ODIN_0/inst/neuron_core_0/neurarray_0/NEUR_EVENT_OUT[6]_INST_0/O
                         net (fo=11, routed)          0.510    17.953    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/NEUR_EVENT_OUT[6]
    SLICE_X29Y24         LUT3 (Prop_lut3_I2_O)        0.124    18.077 f  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[8].fifo_burst/empty_i_4__55/O
                         net (fo=62, routed)          0.808    18.885    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_10__22
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.009 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[55].fifo_burst/empty_i_16__2/O
                         net (fo=9, routed)           1.136    20.145    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_7__36_1
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.148    20.293 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[25].fifo_burst/empty_i_11__12/O
                         net (fo=4, routed)           0.689    20.982    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_5__27
    SLICE_X41Y18         LUT3 (Prop_lut3_I0_O)        0.328    21.310 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_11__9/O
                         net (fo=2, routed)           0.413    21.722    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/priority_reg[2]_rep__2_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    21.846 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[27].fifo_burst/empty_i_6__55/O
                         net (fo=4, routed)           1.090    22.936    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/fill_cnt_reg[4]_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I2_O)        0.124    23.060 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/empty_i_3__25/O
                         net (fo=14, routed)          1.330    24.390    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/write_ptr[4]_i_1__25_n_0
    SLICE_X69Y3          LUT6 (Prop_lut6_I5_O)        0.124    24.514 r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25/O
                         net (fo=9, routed)           0.594    25.109    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem[2][8]_i_1__25_n_0
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       1.559     2.738    ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/CLK
    SLICE_X68Y2          FDRE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/genblk1[26].fifo_burst/genblk1[2].mem_reg[2][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.133ns (46.262%)  route 0.154ns (53.738%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[13]/C
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[13]/Q
                         net (fo=22, routed)          0.154     0.287    u_ila_0/inst/ila_core_inst/TRIGGER_I[59]
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.815     1.181    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][59]_srl8/CLK

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.146ns (46.723%)  route 0.166ns (53.277%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[12]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[12]/Q
                         net (fo=3, routed)           0.166     0.312    u_ila_0/inst/ila_core_inst/TRIGGER_I[32]
    SLICE_X50Y25         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.809     1.175    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y25         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.146ns (45.194%)  route 0.177ns (54.806%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[10]/C
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[10]/Q
                         net (fo=22, routed)          0.177     0.323    u_ila_0/inst/ila_core_inst/TRIGGER_I[56]
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.815     1.181    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][56]_srl8/CLK

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.848%)  route 0.180ns (55.152%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[14]/C
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[14]/Q
                         net (fo=22, routed)          0.180     0.326    u_ila_0/inst/ila_core_inst/TRIGGER_I[60]
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.815     1.181    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][60]_srl8/CLK

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.952%)  route 0.186ns (56.048%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[13]/C
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[13]/Q
                         net (fo=3, routed)           0.186     0.332    u_ila_0/inst/ila_core_inst/TRIGGER_I[33]
    SLICE_X50Y25         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.809     1.175    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y25         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ODIN_design_i/ODIN_0/inst/scheduler_0/SPI_OPEN_LOOP_sync_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.182%)  route 0.193ns (57.818%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_reg/C
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/SPI_OPEN_LOOP_reg/Q
                         net (fo=2, routed)           0.193     0.334    ODIN_design_i/ODIN_0/inst/scheduler_0/SPI_OPEN_LOOP
    SLICE_X38Y25         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/SPI_OPEN_LOOP_sync_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.813     1.179    ODIN_design_i/ODIN_0/inst/scheduler_0/CLK
    SLICE_X38Y25         FDCE                                         r  ODIN_design_i/ODIN_0/inst/scheduler_0/SPI_OPEN_LOOP_sync_int_reg/C

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.133ns (38.943%)  route 0.209ns (61.057%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[15]/C
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[15]/Q
                         net (fo=22, routed)          0.209     0.342    u_ila_0/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.815     1.181    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.563%)  route 0.197ns (57.437%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[10]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[10]/Q
                         net (fo=3, routed)           0.197     0.343    u_ila_0/inst/ila_core_inst/TRIGGER_I[30]
    SLICE_X50Y24         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.809     1.175    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y24         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][30]_srl8/CLK

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.146ns (41.245%)  route 0.208ns (58.755%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[11]/C
    SLICE_X48Y26         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/spi_addr_reg[11]/Q
                         net (fo=3, routed)           0.208     0.354    u_ila_0/inst/ila_core_inst/TRIGGER_I[31]
    SLICE_X50Y24         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.809     1.175    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y24         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK

Slack:                    inf
  Source:                 ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.133ns (35.822%)  route 0.238ns (64.178%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.496ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.990ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDCE                         0.000     0.000 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[11]/C
    SLICE_X48Y30         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  ODIN_design_i/ODIN_0/inst/spi_slave_0/CTRL_PROG_DATA_reg[11]/Q
                         net (fo=22, routed)          0.238     0.371    u_ila_0/inst/ila_core_inst/TRIGGER_I[57]
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ODIN_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ODIN_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ODIN_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10992, routed)       0.815     1.181    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y30         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][57]_srl8/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.372ns (8.258%)  route 4.133ns (91.742%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     4.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.372ns (8.258%)  route 4.133ns (91.742%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     4.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.372ns (8.258%)  route 4.133ns (91.742%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     4.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.372ns (8.258%)  route 4.133ns (91.742%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     4.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.372ns (8.258%)  route 4.133ns (91.742%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     4.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.372ns (8.258%)  route 4.133ns (91.742%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.269 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.444     3.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y49         LUT5 (Prop_lut5_I4_O)        0.124     3.837 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.668     4.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X85Y48         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.981ns  (logic 0.248ns (6.230%)  route 3.733ns (93.770%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.750     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X82Y57         LUT5 (Prop_lut5_I1_O)        0.124     1.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.983     3.857    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X82Y63         LUT4 (Prop_lut4_I2_O)        0.124     3.981 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[3]_i_1/O
                         net (fo=1, routed)           0.000     3.981    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[3]
    SLICE_X82Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.541     3.504    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X82Y63         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 0.276ns (6.956%)  route 3.692ns (93.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I0_O)        0.152     3.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.671     3.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 0.276ns (6.956%)  route 3.692ns (93.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I0_O)        0.152     3.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.671     3.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.968ns  (logic 0.276ns (6.956%)  route 3.692ns (93.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          1.918     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X83Y53         LUT5 (Prop_lut5_I4_O)        0.124     2.042 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.103     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y49         LUT4 (Prop_lut4_I0_O)        0.152     3.297 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.671     3.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.872     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     1.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         1.563     3.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X83Y47         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.000ns (0.000%)  route 0.332ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.332     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.000ns (0.000%)  route 0.332ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.332     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.000ns (0.000%)  route 0.332ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.332     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.000ns (0.000%)  route 0.332ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.332     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.000ns (0.000%)  route 0.336ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.336     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y65         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y65         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.000ns (0.000%)  route 0.336ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.336     0.336    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.846     1.973    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y65         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.390     0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.845     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.390     0.390    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X80Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.845     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.045ns (11.202%)  route 0.357ns (88.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.357     0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X80Y66         LUT4 (Prop_lut4_I3_O)        0.045     0.402 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.000     0.402    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X80Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.845     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X80Y66         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.000ns (0.000%)  route 0.406ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.406     0.406    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X81Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.098     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=486, routed)         0.847     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X81Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C





