<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\ipcore\Integer_Division\data\integer_division_wrap.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\ipcore\Integer_Division\data\integer_division.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  7 18:33:07 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Square_linear_div</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.152s, Peak memory usage = 78.055MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 78.055MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 78.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 78.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 78.055MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 78.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 78.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 78.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 78.055MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 78.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 78.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 78.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.122s, Peak memory usage = 102.004MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.195s, Peak memory usage = 102.004MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 102.004MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.481s, Elapsed time = 0h 0m 0.544s, Peak memory usage = 102.004MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>42</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>42</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>26</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>163</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>163</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>15</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>249</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>249</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>17</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>307(58 LUT, 249 ALU) / 138240</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>163 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139140</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>163 / 139140</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 340</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>58.539(MHz)</td>
<td>22</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.431</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/quotient_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign_o_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign[12]_1_s1/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[12].non_restoring_division_latency_inst/sign[12]_1_s1/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][0]_s/CIN</td>
</tr>
<tr>
<td>2.249</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][0]_s/COUT</td>
</tr>
<tr>
<td>2.249</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][1]_s/CIN</td>
</tr>
<tr>
<td>2.299</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][1]_s/COUT</td>
</tr>
<tr>
<td>2.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][2]_s/CIN</td>
</tr>
<tr>
<td>2.349</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][2]_s/COUT</td>
</tr>
<tr>
<td>2.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][3]_s/CIN</td>
</tr>
<tr>
<td>2.399</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][3]_s/COUT</td>
</tr>
<tr>
<td>2.399</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][4]_s/CIN</td>
</tr>
<tr>
<td>2.449</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][4]_s/COUT</td>
</tr>
<tr>
<td>2.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][5]_s/CIN</td>
</tr>
<tr>
<td>2.499</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][5]_s/COUT</td>
</tr>
<tr>
<td>2.499</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][6]_s/CIN</td>
</tr>
<tr>
<td>2.549</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][6]_s/COUT</td>
</tr>
<tr>
<td>2.549</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][7]_s/CIN</td>
</tr>
<tr>
<td>2.599</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][7]_s/COUT</td>
</tr>
<tr>
<td>2.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][8]_s/CIN</td>
</tr>
<tr>
<td>2.649</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][8]_s/COUT</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][9]_s/CIN</td>
</tr>
<tr>
<td>2.699</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][9]_s/COUT</td>
</tr>
<tr>
<td>2.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][10]_s/CIN</td>
</tr>
<tr>
<td>2.749</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][10]_s/COUT</td>
</tr>
<tr>
<td>2.749</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][11]_s/CIN</td>
</tr>
<tr>
<td>2.799</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][11]_s/COUT</td>
</tr>
<tr>
<td>2.799</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][12]_s/CIN</td>
</tr>
<tr>
<td>2.849</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][12]_s/COUT</td>
</tr>
<tr>
<td>2.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][13]_s/CIN</td>
</tr>
<tr>
<td>2.899</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][13]_s/COUT</td>
</tr>
<tr>
<td>2.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][14]_s/CIN</td>
</tr>
<tr>
<td>2.949</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][14]_s/COUT</td>
</tr>
<tr>
<td>2.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][15]_s/CIN</td>
</tr>
<tr>
<td>2.999</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/reg_sub_add[13][15]_s/COUT</td>
</tr>
<tr>
<td>2.999</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_s/CIN</td>
</tr>
<tr>
<td>3.242</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_s/SUM</td>
</tr>
<tr>
<td>3.655</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_3_s1/I0</td>
</tr>
<tr>
<td>4.234</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[13].non_restoring_division_inst/sign[13]_3_s1/F</td>
</tr>
<tr>
<td>4.646</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][0]_s/CIN</td>
</tr>
<tr>
<td>4.890</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[14].non_restoring_division_inst/reg_sub_add[14][0]_s/SUM</td>
</tr>
<tr>
<td>5.302</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n20_s/I0</td>
</tr>
<tr>
<td>5.897</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n20_s/COUT</td>
</tr>
<tr>
<td>5.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n19_s/CIN</td>
</tr>
<tr>
<td>5.947</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n19_s/COUT</td>
</tr>
<tr>
<td>5.947</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n18_s/CIN</td>
</tr>
<tr>
<td>5.997</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n18_s/COUT</td>
</tr>
<tr>
<td>5.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n17_s/CIN</td>
</tr>
<tr>
<td>6.047</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n17_s/COUT</td>
</tr>
<tr>
<td>6.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n16_s/CIN</td>
</tr>
<tr>
<td>6.097</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n16_s/COUT</td>
</tr>
<tr>
<td>6.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n15_s/CIN</td>
</tr>
<tr>
<td>6.148</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n15_s/COUT</td>
</tr>
<tr>
<td>6.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n14_s/CIN</td>
</tr>
<tr>
<td>6.198</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[15].non_restoring_division_inst/n14_s/COUT</td>
</tr>
<tr>
<td>6.610</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s21/I1</td>
</tr>
<tr>
<td>7.178</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s21/F</td>
</tr>
<tr>
<td>7.590</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s20/I0</td>
</tr>
<tr>
<td>8.169</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s20/F</td>
</tr>
<tr>
<td>8.581</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s18/I0</td>
</tr>
<tr>
<td>9.160</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s18/F</td>
</tr>
<tr>
<td>9.573</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s16/I0</td>
</tr>
<tr>
<td>10.151</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s16/F</td>
</tr>
<tr>
<td>10.564</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s14/I0</td>
</tr>
<tr>
<td>11.142</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s14/F</td>
</tr>
<tr>
<td>11.555</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s12/I0</td>
</tr>
<tr>
<td>12.134</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s12/F</td>
</tr>
<tr>
<td>12.546</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s10/I0</td>
</tr>
<tr>
<td>13.125</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s10/F</td>
</tr>
<tr>
<td>13.538</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s8/I0</td>
</tr>
<tr>
<td>14.116</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s8/F</td>
</tr>
<tr>
<td>14.529</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s6/I0</td>
</tr>
<tr>
<td>15.108</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s6/F</td>
</tr>
<tr>
<td>15.520</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s4/I0</td>
</tr>
<tr>
<td>16.099</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s4/F</td>
</tr>
<tr>
<td>16.511</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s2/I2</td>
</tr>
<tr>
<td>17.019</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/n876_s2/F</td>
</tr>
<tr>
<td>17.431</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/quotient_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/quotient_0_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/quotient_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 9.624, 56.547%; route: 7.012, 41.205%; tC2Q: 0.382, 2.248%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n48_s7/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n48_s7/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n47_s6/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n47_s6/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s/I3</td>
</tr>
<tr>
<td>3.724</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s/COUT</td>
</tr>
<tr>
<td>3.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s/CIN</td>
</tr>
<tr>
<td>3.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s/COUT</td>
</tr>
<tr>
<td>3.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s/CIN</td>
</tr>
<tr>
<td>3.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s/COUT</td>
</tr>
<tr>
<td>3.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s/CIN</td>
</tr>
<tr>
<td>3.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s/COUT</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>4.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>4.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s0/CIN</td>
</tr>
<tr>
<td>4.468</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s0/SUM</td>
</tr>
<tr>
<td>4.880</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_a[3]_2_s0/I0</td>
</tr>
<tr>
<td>5.459</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_a[3]_2_s0/F</td>
</tr>
<tr>
<td>5.871</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/CIN</td>
</tr>
<tr>
<td>5.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>5.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>5.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>5.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>6.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>6.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>6.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>6.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>6.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>6.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>6.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>6.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>6.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>6.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s/CIN</td>
</tr>
<tr>
<td>6.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s/COUT</td>
</tr>
<tr>
<td>6.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s/CIN</td>
</tr>
<tr>
<td>6.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s/COUT</td>
</tr>
<tr>
<td>6.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s/CIN</td>
</tr>
<tr>
<td>6.421</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s/CIN</td>
</tr>
<tr>
<td>6.471</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s/COUT</td>
</tr>
<tr>
<td>6.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s/CIN</td>
</tr>
<tr>
<td>6.521</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s/COUT</td>
</tr>
<tr>
<td>6.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s/CIN</td>
</tr>
<tr>
<td>6.571</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s/COUT</td>
</tr>
<tr>
<td>6.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s/CIN</td>
</tr>
<tr>
<td>6.621</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s/COUT</td>
</tr>
<tr>
<td>6.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>6.915</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>7.328</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_a[3]_1_s0/I0</td>
</tr>
<tr>
<td>7.906</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_a[3]_1_s0/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/CIN</td>
</tr>
<tr>
<td>8.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>8.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>8.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>8.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>8.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>8.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>8.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>8.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>8.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>8.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>8.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s/CIN</td>
</tr>
<tr>
<td>8.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s/COUT</td>
</tr>
<tr>
<td>8.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s/CIN</td>
</tr>
<tr>
<td>8.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s/COUT</td>
</tr>
<tr>
<td>8.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s/CIN</td>
</tr>
<tr>
<td>8.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s/COUT</td>
</tr>
<tr>
<td>8.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s/CIN</td>
</tr>
<tr>
<td>8.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s/COUT</td>
</tr>
<tr>
<td>8.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s/CIN</td>
</tr>
<tr>
<td>9.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s/COUT</td>
</tr>
<tr>
<td>9.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s/CIN</td>
</tr>
<tr>
<td>9.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s/COUT</td>
</tr>
<tr>
<td>9.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>9.363</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>9.775</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_a[3]_0_s0/I0</td>
</tr>
<tr>
<td>10.354</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_a[3]_0_s0/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s/CIN</td>
</tr>
<tr>
<td>10.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s/COUT</td>
</tr>
<tr>
<td>10.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s/CIN</td>
</tr>
<tr>
<td>10.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s/COUT</td>
</tr>
<tr>
<td>10.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s/CIN</td>
</tr>
<tr>
<td>10.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s/COUT</td>
</tr>
<tr>
<td>10.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s/CIN</td>
</tr>
<tr>
<td>11.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s/COUT</td>
</tr>
<tr>
<td>11.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s/CIN</td>
</tr>
<tr>
<td>11.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s/COUT</td>
</tr>
<tr>
<td>11.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s/CIN</td>
</tr>
<tr>
<td>11.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s/COUT</td>
</tr>
<tr>
<td>11.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s/CIN</td>
</tr>
<tr>
<td>11.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s/COUT</td>
</tr>
<tr>
<td>11.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s/CIN</td>
</tr>
<tr>
<td>11.810</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s/SUM</td>
</tr>
<tr>
<td>12.223</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n76_s2/I0</td>
</tr>
<tr>
<td>12.801</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/n76_s2/F</td>
</tr>
<tr>
<td>13.214</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_a_o_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.881, 61.566%; route: 4.537, 35.446%; tC2Q: 0.382, 2.988%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.874</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n48_s7/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n48_s7/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n47_s6/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n47_s6/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s/I3</td>
</tr>
<tr>
<td>3.724</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s/COUT</td>
</tr>
<tr>
<td>3.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s/CIN</td>
</tr>
<tr>
<td>3.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s/COUT</td>
</tr>
<tr>
<td>3.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s/CIN</td>
</tr>
<tr>
<td>3.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s/COUT</td>
</tr>
<tr>
<td>3.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s/CIN</td>
</tr>
<tr>
<td>3.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s/COUT</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>4.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>4.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s0/CIN</td>
</tr>
<tr>
<td>4.468</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s0/SUM</td>
</tr>
<tr>
<td>4.880</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_a[3]_2_s0/I0</td>
</tr>
<tr>
<td>5.459</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_a[3]_2_s0/F</td>
</tr>
<tr>
<td>5.871</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/CIN</td>
</tr>
<tr>
<td>5.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>5.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>5.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>5.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>6.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>6.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>6.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>6.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>6.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>6.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>6.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>6.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>6.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>6.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s/CIN</td>
</tr>
<tr>
<td>6.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s/COUT</td>
</tr>
<tr>
<td>6.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s/CIN</td>
</tr>
<tr>
<td>6.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s/COUT</td>
</tr>
<tr>
<td>6.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s/CIN</td>
</tr>
<tr>
<td>6.421</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s/CIN</td>
</tr>
<tr>
<td>6.471</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s/COUT</td>
</tr>
<tr>
<td>6.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s/CIN</td>
</tr>
<tr>
<td>6.521</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s/COUT</td>
</tr>
<tr>
<td>6.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s/CIN</td>
</tr>
<tr>
<td>6.571</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s/COUT</td>
</tr>
<tr>
<td>6.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s/CIN</td>
</tr>
<tr>
<td>6.621</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s/COUT</td>
</tr>
<tr>
<td>6.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>6.915</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>7.328</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_a[3]_1_s0/I0</td>
</tr>
<tr>
<td>7.906</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_a[3]_1_s0/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/CIN</td>
</tr>
<tr>
<td>8.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>8.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>8.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>8.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>8.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>8.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>8.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>8.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>8.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>8.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>8.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s/CIN</td>
</tr>
<tr>
<td>8.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s/COUT</td>
</tr>
<tr>
<td>8.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s/CIN</td>
</tr>
<tr>
<td>8.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s/COUT</td>
</tr>
<tr>
<td>8.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s/CIN</td>
</tr>
<tr>
<td>8.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s/COUT</td>
</tr>
<tr>
<td>8.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s/CIN</td>
</tr>
<tr>
<td>8.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s/COUT</td>
</tr>
<tr>
<td>8.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s/CIN</td>
</tr>
<tr>
<td>9.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s/COUT</td>
</tr>
<tr>
<td>9.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s/CIN</td>
</tr>
<tr>
<td>9.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s/COUT</td>
</tr>
<tr>
<td>9.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>9.363</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>9.775</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_a[3]_0_s0/I0</td>
</tr>
<tr>
<td>10.354</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_a[3]_0_s0/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s/CIN</td>
</tr>
<tr>
<td>10.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s/COUT</td>
</tr>
<tr>
<td>10.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s/CIN</td>
</tr>
<tr>
<td>10.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s/COUT</td>
</tr>
<tr>
<td>10.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s/CIN</td>
</tr>
<tr>
<td>10.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s/COUT</td>
</tr>
<tr>
<td>10.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s/CIN</td>
</tr>
<tr>
<td>11.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s/COUT</td>
</tr>
<tr>
<td>11.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s/CIN</td>
</tr>
<tr>
<td>11.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s/COUT</td>
</tr>
<tr>
<td>11.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s/CIN</td>
</tr>
<tr>
<td>11.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s/COUT</td>
</tr>
<tr>
<td>11.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s/CIN</td>
</tr>
<tr>
<td>11.566</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s/COUT</td>
</tr>
<tr>
<td>11.566</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s/CIN</td>
</tr>
<tr>
<td>11.810</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[16]_1_s/SUM</td>
</tr>
<tr>
<td>12.223</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sign_o_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.303, 61.833%; route: 4.125, 34.928%; tC2Q: 0.382, 3.239%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n48_s7/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n48_s7/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n47_s6/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n47_s6/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s/I3</td>
</tr>
<tr>
<td>3.724</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s/COUT</td>
</tr>
<tr>
<td>3.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s/CIN</td>
</tr>
<tr>
<td>3.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s/COUT</td>
</tr>
<tr>
<td>3.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s/CIN</td>
</tr>
<tr>
<td>3.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s/COUT</td>
</tr>
<tr>
<td>3.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s/CIN</td>
</tr>
<tr>
<td>3.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s/COUT</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>4.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>4.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s0/CIN</td>
</tr>
<tr>
<td>4.468</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s0/SUM</td>
</tr>
<tr>
<td>4.880</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_a[3]_2_s0/I0</td>
</tr>
<tr>
<td>5.459</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_a[3]_2_s0/F</td>
</tr>
<tr>
<td>5.871</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/CIN</td>
</tr>
<tr>
<td>5.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>5.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>5.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>5.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>6.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>6.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>6.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>6.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>6.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>6.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>6.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>6.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>6.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>6.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s/CIN</td>
</tr>
<tr>
<td>6.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s/COUT</td>
</tr>
<tr>
<td>6.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s/CIN</td>
</tr>
<tr>
<td>6.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s/COUT</td>
</tr>
<tr>
<td>6.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s/CIN</td>
</tr>
<tr>
<td>6.421</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s/CIN</td>
</tr>
<tr>
<td>6.471</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s/COUT</td>
</tr>
<tr>
<td>6.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s/CIN</td>
</tr>
<tr>
<td>6.521</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s/COUT</td>
</tr>
<tr>
<td>6.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s/CIN</td>
</tr>
<tr>
<td>6.571</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s/COUT</td>
</tr>
<tr>
<td>6.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s/CIN</td>
</tr>
<tr>
<td>6.621</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s/COUT</td>
</tr>
<tr>
<td>6.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>6.915</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>7.328</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_a[3]_1_s0/I0</td>
</tr>
<tr>
<td>7.906</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_a[3]_1_s0/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/CIN</td>
</tr>
<tr>
<td>8.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>8.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>8.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>8.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>8.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>8.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>8.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>8.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>8.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>8.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>8.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s/CIN</td>
</tr>
<tr>
<td>8.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s/COUT</td>
</tr>
<tr>
<td>8.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s/CIN</td>
</tr>
<tr>
<td>8.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s/COUT</td>
</tr>
<tr>
<td>8.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s/CIN</td>
</tr>
<tr>
<td>8.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s/COUT</td>
</tr>
<tr>
<td>8.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s/CIN</td>
</tr>
<tr>
<td>8.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s/COUT</td>
</tr>
<tr>
<td>8.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s/CIN</td>
</tr>
<tr>
<td>9.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s/COUT</td>
</tr>
<tr>
<td>9.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s/CIN</td>
</tr>
<tr>
<td>9.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s/COUT</td>
</tr>
<tr>
<td>9.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>9.363</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>9.775</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_a[3]_0_s0/I0</td>
</tr>
<tr>
<td>10.354</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_a[3]_0_s0/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s/CIN</td>
</tr>
<tr>
<td>10.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s/COUT</td>
</tr>
<tr>
<td>10.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s/CIN</td>
</tr>
<tr>
<td>10.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s/COUT</td>
</tr>
<tr>
<td>10.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s/CIN</td>
</tr>
<tr>
<td>10.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s/COUT</td>
</tr>
<tr>
<td>10.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s/CIN</td>
</tr>
<tr>
<td>11.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s/COUT</td>
</tr>
<tr>
<td>11.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s/CIN</td>
</tr>
<tr>
<td>11.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s/COUT</td>
</tr>
<tr>
<td>11.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s/CIN</td>
</tr>
<tr>
<td>11.516</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s/COUT</td>
</tr>
<tr>
<td>11.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s/CIN</td>
</tr>
<tr>
<td>11.760</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[15]_1_s/SUM</td>
</tr>
<tr>
<td>12.173</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_15_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.253, 61.670%; route: 4.125, 35.077%; tC2Q: 0.382, 3.253%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0/CLK</td>
</tr>
<tr>
<td>0.795</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>integer_division_inst/integer_division_no_rem_inst/reg_divisor_6_s0/Q</td>
</tr>
<tr>
<td>1.207</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n48_s7/I0</td>
</tr>
<tr>
<td>1.786</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n48_s7/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n47_s6/I1</td>
</tr>
<tr>
<td>2.766</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n47_s6/F</td>
</tr>
<tr>
<td>3.179</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s/I3</td>
</tr>
<tr>
<td>3.724</td>
<td>0.545</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][0]_s/COUT</td>
</tr>
<tr>
<td>3.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s/CIN</td>
</tr>
<tr>
<td>3.774</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][1]_s/COUT</td>
</tr>
<tr>
<td>3.774</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][2]_s/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s/CIN</td>
</tr>
<tr>
<td>3.874</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][3]_s/COUT</td>
</tr>
<tr>
<td>3.874</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s/CIN</td>
</tr>
<tr>
<td>3.924</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][4]_s/COUT</td>
</tr>
<tr>
<td>3.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>4.024</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>4.024</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>4.074</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>4.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s/CIN</td>
</tr>
<tr>
<td>4.124</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][8]_s/COUT</td>
</tr>
<tr>
<td>4.124</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s/CIN</td>
</tr>
<tr>
<td>4.174</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][9]_s/COUT</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s/CIN</td>
</tr>
<tr>
<td>4.224</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][10]_s/COUT</td>
</tr>
<tr>
<td>4.224</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s0/CIN</td>
</tr>
<tr>
<td>4.468</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s0/SUM</td>
</tr>
<tr>
<td>4.880</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_a[3]_2_s0/I0</td>
</tr>
<tr>
<td>5.459</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_a[3]_2_s0/F</td>
</tr>
<tr>
<td>5.871</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/CIN</td>
</tr>
<tr>
<td>5.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>5.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>5.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>5.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>6.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>6.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>6.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>6.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>6.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>6.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>6.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>6.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>6.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>6.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>6.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>6.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s/CIN</td>
</tr>
<tr>
<td>6.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][8]_s/COUT</td>
</tr>
<tr>
<td>6.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s/CIN</td>
</tr>
<tr>
<td>6.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][9]_s/COUT</td>
</tr>
<tr>
<td>6.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s/CIN</td>
</tr>
<tr>
<td>6.421</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][10]_s/COUT</td>
</tr>
<tr>
<td>6.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s/CIN</td>
</tr>
<tr>
<td>6.471</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][11]_s/COUT</td>
</tr>
<tr>
<td>6.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s/CIN</td>
</tr>
<tr>
<td>6.521</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][12]_s/COUT</td>
</tr>
<tr>
<td>6.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s/CIN</td>
</tr>
<tr>
<td>6.571</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][13]_s/COUT</td>
</tr>
<tr>
<td>6.571</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s/CIN</td>
</tr>
<tr>
<td>6.621</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][14]_s/COUT</td>
</tr>
<tr>
<td>6.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s/CIN</td>
</tr>
<tr>
<td>6.671</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][15]_s/COUT</td>
</tr>
<tr>
<td>6.671</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>6.915</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>7.328</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_a[3]_1_s0/I0</td>
</tr>
<tr>
<td>7.906</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_a[3]_1_s0/F</td>
</tr>
<tr>
<td>8.319</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/CIN</td>
</tr>
<tr>
<td>8.369</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>8.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>8.419</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>8.419</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>8.469</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>8.469</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>8.519</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>8.569</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>8.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>8.619</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>8.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>8.669</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>8.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>8.719</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>8.719</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s/CIN</td>
</tr>
<tr>
<td>8.769</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][8]_s/COUT</td>
</tr>
<tr>
<td>8.769</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s/CIN</td>
</tr>
<tr>
<td>8.819</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][9]_s/COUT</td>
</tr>
<tr>
<td>8.819</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s/CIN</td>
</tr>
<tr>
<td>8.869</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][10]_s/COUT</td>
</tr>
<tr>
<td>8.869</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s/CIN</td>
</tr>
<tr>
<td>8.919</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][11]_s/COUT</td>
</tr>
<tr>
<td>8.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s/CIN</td>
</tr>
<tr>
<td>8.969</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][12]_s/COUT</td>
</tr>
<tr>
<td>8.969</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s/CIN</td>
</tr>
<tr>
<td>9.019</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][13]_s/COUT</td>
</tr>
<tr>
<td>9.019</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s/CIN</td>
</tr>
<tr>
<td>9.069</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][14]_s/COUT</td>
</tr>
<tr>
<td>9.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s/CIN</td>
</tr>
<tr>
<td>9.119</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][15]_s/COUT</td>
</tr>
<tr>
<td>9.119</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>9.363</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>9.775</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_a[3]_0_s0/I0</td>
</tr>
<tr>
<td>10.354</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_a[3]_0_s0/F</td>
</tr>
<tr>
<td>10.766</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s/CIN</td>
</tr>
<tr>
<td>10.816</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[0]_1_s/COUT</td>
</tr>
<tr>
<td>10.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s/CIN</td>
</tr>
<tr>
<td>10.866</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[1]_1_s/COUT</td>
</tr>
<tr>
<td>10.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s/CIN</td>
</tr>
<tr>
<td>10.916</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[2]_1_s/COUT</td>
</tr>
<tr>
<td>10.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s/CIN</td>
</tr>
<tr>
<td>10.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[3]_1_s/COUT</td>
</tr>
<tr>
<td>10.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s/CIN</td>
</tr>
<tr>
<td>11.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[4]_1_s/COUT</td>
</tr>
<tr>
<td>11.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s/CIN</td>
</tr>
<tr>
<td>11.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[5]_1_s/COUT</td>
</tr>
<tr>
<td>11.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s/CIN</td>
</tr>
<tr>
<td>11.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[6]_1_s/COUT</td>
</tr>
<tr>
<td>11.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s/CIN</td>
</tr>
<tr>
<td>11.166</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[7]_1_s/COUT</td>
</tr>
<tr>
<td>11.166</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s/CIN</td>
</tr>
<tr>
<td>11.216</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[8]_1_s/COUT</td>
</tr>
<tr>
<td>11.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s/CIN</td>
</tr>
<tr>
<td>11.266</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[9]_1_s/COUT</td>
</tr>
<tr>
<td>11.266</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s/CIN</td>
</tr>
<tr>
<td>11.316</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[10]_1_s/COUT</td>
</tr>
<tr>
<td>11.316</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s/CIN</td>
</tr>
<tr>
<td>11.366</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[11]_1_s/COUT</td>
</tr>
<tr>
<td>11.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s/CIN</td>
</tr>
<tr>
<td>11.416</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[12]_1_s/COUT</td>
</tr>
<tr>
<td>11.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s/CIN</td>
</tr>
<tr>
<td>11.466</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[13]_1_s/COUT</td>
</tr>
<tr>
<td>11.466</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s/CIN</td>
</tr>
<tr>
<td>11.710</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/sub_add[14]_1_s/SUM</td>
</tr>
<tr>
<td>12.123</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.413</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0/CLK</td>
</tr>
<tr>
<td>10.349</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_no_rem_inst/gen_non_restoring[4].non_restoring_division_latency_inst/reg_sub_add_o_14_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.203, 61.508%; route: 4.125, 35.226%; tC2Q: 0.382, 3.266%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.413, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
