{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609666138573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609666138574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 10:28:58 2021 " "Processing started: Sun Jan 03 10:28:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609666138574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666138574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_index_frequency " "Command: quartus_map --read_settings_files=on --write_settings_files=off max_frequency -c max_index_frequency" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666138574 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666140257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609666140331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609666140331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_32-rtl " "Found design unit 1: TWDLROM_5_32-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148368 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_32 " "Found entity 1: TWDLROM_5_32" {  } { { "vhdl/max_frequency_index/TWDLROM_5_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_30-rtl " "Found design unit 1: TWDLROM_5_30-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148372 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_30 " "Found entity 1: TWDLROM_5_30" {  } { { "vhdl/max_frequency_index/TWDLROM_5_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_28-rtl " "Found design unit 1: TWDLROM_5_28-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_28.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148377 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_28 " "Found entity 1: TWDLROM_5_28" {  } { { "vhdl/max_frequency_index/TWDLROM_5_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_26-rtl " "Found design unit 1: TWDLROM_5_26-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148380 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_26 " "Found entity 1: TWDLROM_5_26" {  } { { "vhdl/max_frequency_index/TWDLROM_5_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_24-rtl " "Found design unit 1: TWDLROM_5_24-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_24.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148384 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_24 " "Found entity 1: TWDLROM_5_24" {  } { { "vhdl/max_frequency_index/TWDLROM_5_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_22-rtl " "Found design unit 1: TWDLROM_5_22-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148388 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_22 " "Found entity 1: TWDLROM_5_22" {  } { { "vhdl/max_frequency_index/TWDLROM_5_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_20-rtl " "Found design unit 1: TWDLROM_5_20-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_20.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148394 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_20 " "Found entity 1: TWDLROM_5_20" {  } { { "vhdl/max_frequency_index/TWDLROM_5_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_18-rtl " "Found design unit 1: TWDLROM_5_18-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148398 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_18 " "Found entity 1: TWDLROM_5_18" {  } { { "vhdl/max_frequency_index/TWDLROM_5_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_16-rtl " "Found design unit 1: TWDLROM_5_16-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_16.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148401 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_16 " "Found entity 1: TWDLROM_5_16" {  } { { "vhdl/max_frequency_index/TWDLROM_5_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_14-rtl " "Found design unit 1: TWDLROM_5_14-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148405 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_14 " "Found entity 1: TWDLROM_5_14" {  } { { "vhdl/max_frequency_index/TWDLROM_5_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_12-rtl " "Found design unit 1: TWDLROM_5_12-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_12.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148408 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_12 " "Found entity 1: TWDLROM_5_12" {  } { { "vhdl/max_frequency_index/TWDLROM_5_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_10-rtl " "Found design unit 1: TWDLROM_5_10-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148413 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_10 " "Found entity 1: TWDLROM_5_10" {  } { { "vhdl/max_frequency_index/TWDLROM_5_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_8-rtl " "Found design unit 1: TWDLROM_5_8-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_8.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148417 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_8 " "Found entity 1: TWDLROM_5_8" {  } { { "vhdl/max_frequency_index/TWDLROM_5_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_6-rtl " "Found design unit 1: TWDLROM_5_6-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148421 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_6 " "Found entity 1: TWDLROM_5_6" {  } { { "vhdl/max_frequency_index/TWDLROM_5_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_4-rtl " "Found design unit 1: TWDLROM_5_4-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148424 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_4 " "Found entity 1: TWDLROM_5_4" {  } { { "vhdl/max_frequency_index/TWDLROM_5_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_5_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_5_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_5_2-rtl " "Found design unit 1: TWDLROM_5_2-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_5_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148428 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_5_2 " "Found entity 1: TWDLROM_5_2" {  } { { "vhdl/max_frequency_index/TWDLROM_5_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_5_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_32-rtl " "Found design unit 1: TWDLROM_3_32-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148432 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_32 " "Found entity 1: TWDLROM_3_32" {  } { { "vhdl/max_frequency_index/TWDLROM_3_32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_31-rtl " "Found design unit 1: TWDLROM_3_31-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_31.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148436 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_31 " "Found entity 1: TWDLROM_3_31" {  } { { "vhdl/max_frequency_index/TWDLROM_3_31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_31.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_30-rtl " "Found design unit 1: TWDLROM_3_30-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148439 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_30 " "Found entity 1: TWDLROM_3_30" {  } { { "vhdl/max_frequency_index/TWDLROM_3_30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_30.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_29-rtl " "Found design unit 1: TWDLROM_3_29-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_29.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148443 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_29 " "Found entity 1: TWDLROM_3_29" {  } { { "vhdl/max_frequency_index/TWDLROM_3_29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_29.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_28-rtl " "Found design unit 1: TWDLROM_3_28-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_28.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148446 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_28 " "Found entity 1: TWDLROM_3_28" {  } { { "vhdl/max_frequency_index/TWDLROM_3_28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_28.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_27-rtl " "Found design unit 1: TWDLROM_3_27-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_27.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148451 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_27 " "Found entity 1: TWDLROM_3_27" {  } { { "vhdl/max_frequency_index/TWDLROM_3_27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_27.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_26-rtl " "Found design unit 1: TWDLROM_3_26-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148454 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_26 " "Found entity 1: TWDLROM_3_26" {  } { { "vhdl/max_frequency_index/TWDLROM_3_26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_26.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_24-rtl " "Found design unit 1: TWDLROM_3_24-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_24.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148457 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_24 " "Found entity 1: TWDLROM_3_24" {  } { { "vhdl/max_frequency_index/TWDLROM_3_24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_24.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_23-rtl " "Found design unit 1: TWDLROM_3_23-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_23.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148462 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_23 " "Found entity 1: TWDLROM_3_23" {  } { { "vhdl/max_frequency_index/TWDLROM_3_23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_23.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_22-rtl " "Found design unit 1: TWDLROM_3_22-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148466 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_22 " "Found entity 1: TWDLROM_3_22" {  } { { "vhdl/max_frequency_index/TWDLROM_3_22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_22.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_21-rtl " "Found design unit 1: TWDLROM_3_21-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_21.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148470 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_21 " "Found entity 1: TWDLROM_3_21" {  } { { "vhdl/max_frequency_index/TWDLROM_3_21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_21.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_20-rtl " "Found design unit 1: TWDLROM_3_20-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_20.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148474 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_20 " "Found entity 1: TWDLROM_3_20" {  } { { "vhdl/max_frequency_index/TWDLROM_3_20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_20.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_19-rtl " "Found design unit 1: TWDLROM_3_19-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_19.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148478 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_19 " "Found entity 1: TWDLROM_3_19" {  } { { "vhdl/max_frequency_index/TWDLROM_3_19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_19.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_18-rtl " "Found design unit 1: TWDLROM_3_18-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148481 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_18 " "Found entity 1: TWDLROM_3_18" {  } { { "vhdl/max_frequency_index/TWDLROM_3_18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_18.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_16-rtl " "Found design unit 1: TWDLROM_3_16-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_16.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148485 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_16 " "Found entity 1: TWDLROM_3_16" {  } { { "vhdl/max_frequency_index/TWDLROM_3_16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_16.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_15-rtl " "Found design unit 1: TWDLROM_3_15-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_15.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148488 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_15 " "Found entity 1: TWDLROM_3_15" {  } { { "vhdl/max_frequency_index/TWDLROM_3_15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_15.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_14-rtl " "Found design unit 1: TWDLROM_3_14-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148491 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_14 " "Found entity 1: TWDLROM_3_14" {  } { { "vhdl/max_frequency_index/TWDLROM_3_14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_14.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_13-rtl " "Found design unit 1: TWDLROM_3_13-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_13.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148495 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_13 " "Found entity 1: TWDLROM_3_13" {  } { { "vhdl/max_frequency_index/TWDLROM_3_13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_13.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_12-rtl " "Found design unit 1: TWDLROM_3_12-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_12.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148502 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_12 " "Found entity 1: TWDLROM_3_12" {  } { { "vhdl/max_frequency_index/TWDLROM_3_12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_12.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_11-rtl " "Found design unit 1: TWDLROM_3_11-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_11.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148505 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_11 " "Found entity 1: TWDLROM_3_11" {  } { { "vhdl/max_frequency_index/TWDLROM_3_11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_11.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_10-rtl " "Found design unit 1: TWDLROM_3_10-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148508 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_10 " "Found entity 1: TWDLROM_3_10" {  } { { "vhdl/max_frequency_index/TWDLROM_3_10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_10.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_8-rtl " "Found design unit 1: TWDLROM_3_8-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_8.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148512 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_8 " "Found entity 1: TWDLROM_3_8" {  } { { "vhdl/max_frequency_index/TWDLROM_3_8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_7-rtl " "Found design unit 1: TWDLROM_3_7-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_7.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148515 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_7 " "Found entity 1: TWDLROM_3_7" {  } { { "vhdl/max_frequency_index/TWDLROM_3_7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_7.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_6-rtl " "Found design unit 1: TWDLROM_3_6-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148519 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_6 " "Found entity 1: TWDLROM_3_6" {  } { { "vhdl/max_frequency_index/TWDLROM_3_6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_6.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_5-rtl " "Found design unit 1: TWDLROM_3_5-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148522 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_5 " "Found entity 1: TWDLROM_3_5" {  } { { "vhdl/max_frequency_index/TWDLROM_3_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_5.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_4-rtl " "Found design unit 1: TWDLROM_3_4-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_4.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148526 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_4 " "Found entity 1: TWDLROM_3_4" {  } { { "vhdl/max_frequency_index/TWDLROM_3_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_3-rtl " "Found design unit 1: TWDLROM_3_3-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_3.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148531 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_3 " "Found entity 1: TWDLROM_3_3" {  } { { "vhdl/max_frequency_index/TWDLROM_3_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_3.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlrom_3_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlrom_3_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLROM_3_2-rtl " "Found design unit 1: TWDLROM_3_2-rtl" {  } { { "vhdl/max_frequency_index/TWDLROM_3_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148534 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLROM_3_2 " "Found entity 1: TWDLROM_3_2" {  } { { "vhdl/max_frequency_index/TWDLROM_3_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLROM_3_2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block14-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block14-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148537 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block14 " "Found entity 1: TWDLMULT_SDNF1_3_block14" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block13-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block13-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148541 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block13 " "Found entity 1: TWDLMULT_SDNF1_3_block13" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block12-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block12-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148546 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block12 " "Found entity 1: TWDLMULT_SDNF1_3_block12" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block11-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block11-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148550 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block11 " "Found entity 1: TWDLMULT_SDNF1_3_block11" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block10-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block10-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148554 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block10 " "Found entity 1: TWDLMULT_SDNF1_3_block10" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block9-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block9-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148557 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block9 " "Found entity 1: TWDLMULT_SDNF1_3_block9" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block8-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block8-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148561 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block8 " "Found entity 1: TWDLMULT_SDNF1_3_block8" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block7-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block7-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148565 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block7 " "Found entity 1: TWDLMULT_SDNF1_3_block7" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block6-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block6-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148573 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block6 " "Found entity 1: TWDLMULT_SDNF1_3_block6" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block5-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block5-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148579 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block5 " "Found entity 1: TWDLMULT_SDNF1_3_block5" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block4-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block4-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148588 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block4 " "Found entity 1: TWDLMULT_SDNF1_3_block4" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block3-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148592 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block3 " "Found entity 1: TWDLMULT_SDNF1_3_block3" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block2-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block2-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148596 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block2 " "Found entity 1: TWDLMULT_SDNF1_3_block2" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block1-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block1-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148599 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block1 " "Found entity 1: TWDLMULT_SDNF1_3_block1" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3_block-rtl " "Found design unit 1: TWDLMULT_SDNF1_3_block-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148602 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3_block " "Found entity 1: TWDLMULT_SDNF1_3_block" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/twdlmult_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/twdlmult_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TWDLMULT_SDNF1_3-rtl " "Found design unit 1: TWDLMULT_SDNF1_3-rtl" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148605 ""} { "Info" "ISGN_ENTITY_NAME" "1 TWDLMULT_SDNF1_3 " "Found entity 1: TWDLMULT_SDNF1_3" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/serial2parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/serial2parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel-rtl " "Found design unit 1: serial2parallel-rtl" {  } { { "vhdl/max_frequency_index/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148609 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial2parallel " "Found entity 1: serial2parallel" {  } { { "vhdl/max_frequency_index/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148612 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block14 " "Found entity 1: RADIX22FFT_SDNF2_4_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148617 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block13 " "Found entity 1: RADIX22FFT_SDNF2_4_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148620 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block12 " "Found entity 1: RADIX22FFT_SDNF2_4_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148624 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block11 " "Found entity 1: RADIX22FFT_SDNF2_4_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148627 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block10 " "Found entity 1: RADIX22FFT_SDNF2_4_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148630 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block9 " "Found entity 1: RADIX22FFT_SDNF2_4_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148633 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block8 " "Found entity 1: RADIX22FFT_SDNF2_4_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148636 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block7 " "Found entity 1: RADIX22FFT_SDNF2_4_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148639 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block6 " "Found entity 1: RADIX22FFT_SDNF2_4_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148642 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block5 " "Found entity 1: RADIX22FFT_SDNF2_4_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148645 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block4 " "Found entity 1: RADIX22FFT_SDNF2_4_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148650 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block3 " "Found entity 1: RADIX22FFT_SDNF2_4_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148655 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block2 " "Found entity 1: RADIX22FFT_SDNF2_4_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148658 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block1 " "Found entity 1: RADIX22FFT_SDNF2_4_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148661 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4_block " "Found entity 1: RADIX22FFT_SDNF2_4_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148665 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_4 " "Found entity 1: RADIX22FFT_SDNF2_4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148668 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block14 " "Found entity 1: RADIX22FFT_SDNF2_2_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148671 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block13 " "Found entity 1: RADIX22FFT_SDNF2_2_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148674 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block12 " "Found entity 1: RADIX22FFT_SDNF2_2_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148678 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block11 " "Found entity 1: RADIX22FFT_SDNF2_2_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148681 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block10 " "Found entity 1: RADIX22FFT_SDNF2_2_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148685 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block9 " "Found entity 1: RADIX22FFT_SDNF2_2_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148689 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block8 " "Found entity 1: RADIX22FFT_SDNF2_2_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148693 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block7 " "Found entity 1: RADIX22FFT_SDNF2_2_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148697 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block6 " "Found entity 1: RADIX22FFT_SDNF2_2_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148701 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block5 " "Found entity 1: RADIX22FFT_SDNF2_2_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148705 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block4 " "Found entity 1: RADIX22FFT_SDNF2_2_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148709 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block3 " "Found entity 1: RADIX22FFT_SDNF2_2_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148712 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block2 " "Found entity 1: RADIX22FFT_SDNF2_2_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148716 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block1 " "Found entity 1: RADIX22FFT_SDNF2_2_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2_block-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148719 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2_block " "Found entity 1: RADIX22FFT_SDNF2_2_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf2_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf2_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF2_2-rtl " "Found design unit 1: RADIX22FFT_SDNF2_2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148723 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF2_2 " "Found entity 1: RADIX22FFT_SDNF2_2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF2_2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148727 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block14 " "Found entity 1: RADIX22FFT_SDNF1_5_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148731 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block13 " "Found entity 1: RADIX22FFT_SDNF1_5_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148736 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block12 " "Found entity 1: RADIX22FFT_SDNF1_5_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148740 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block11 " "Found entity 1: RADIX22FFT_SDNF1_5_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148743 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block10 " "Found entity 1: RADIX22FFT_SDNF1_5_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148747 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block9 " "Found entity 1: RADIX22FFT_SDNF1_5_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148750 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block8 " "Found entity 1: RADIX22FFT_SDNF1_5_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148754 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block7 " "Found entity 1: RADIX22FFT_SDNF1_5_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148758 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block6 " "Found entity 1: RADIX22FFT_SDNF1_5_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148762 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block5 " "Found entity 1: RADIX22FFT_SDNF1_5_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148768 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block4 " "Found entity 1: RADIX22FFT_SDNF1_5_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148772 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block3 " "Found entity 1: RADIX22FFT_SDNF1_5_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148775 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block2 " "Found entity 1: RADIX22FFT_SDNF1_5_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148779 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block1 " "Found entity 1: RADIX22FFT_SDNF1_5_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148783 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5_block " "Found entity 1: RADIX22FFT_SDNF1_5_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148786 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_5 " "Found entity 1: RADIX22FFT_SDNF1_5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148790 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block14 " "Found entity 1: RADIX22FFT_SDNF1_3_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148793 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block13 " "Found entity 1: RADIX22FFT_SDNF1_3_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148797 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block12 " "Found entity 1: RADIX22FFT_SDNF1_3_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148800 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block11 " "Found entity 1: RADIX22FFT_SDNF1_3_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148804 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block10 " "Found entity 1: RADIX22FFT_SDNF1_3_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148808 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block9 " "Found entity 1: RADIX22FFT_SDNF1_3_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148814 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block8 " "Found entity 1: RADIX22FFT_SDNF1_3_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148817 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block7 " "Found entity 1: RADIX22FFT_SDNF1_3_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148820 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block6 " "Found entity 1: RADIX22FFT_SDNF1_3_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148824 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block5 " "Found entity 1: RADIX22FFT_SDNF1_3_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148827 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block4 " "Found entity 1: RADIX22FFT_SDNF1_3_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148830 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block3 " "Found entity 1: RADIX22FFT_SDNF1_3_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148833 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block2 " "Found entity 1: RADIX22FFT_SDNF1_3_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148838 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block1 " "Found entity 1: RADIX22FFT_SDNF1_3_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148841 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3_block " "Found entity 1: RADIX22FFT_SDNF1_3_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148844 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_3 " "Found entity 1: RADIX22FFT_SDNF1_3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block14-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block14-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148847 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block14 " "Found entity 1: RADIX22FFT_SDNF1_1_block14" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block13-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block13-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148850 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block13 " "Found entity 1: RADIX22FFT_SDNF1_1_block13" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block12-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block12-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148853 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block12 " "Found entity 1: RADIX22FFT_SDNF1_1_block12" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block11-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block11-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148856 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block11 " "Found entity 1: RADIX22FFT_SDNF1_1_block11" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block10-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block10-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148860 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block10 " "Found entity 1: RADIX22FFT_SDNF1_1_block10" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block9-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block9-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148863 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block9 " "Found entity 1: RADIX22FFT_SDNF1_1_block9" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block8-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block8-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148868 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block8 " "Found entity 1: RADIX22FFT_SDNF1_1_block8" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block7-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block7-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148872 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block7 " "Found entity 1: RADIX22FFT_SDNF1_1_block7" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block6-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block6-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148877 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block6 " "Found entity 1: RADIX22FFT_SDNF1_1_block6" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block5-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block5-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148882 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block5 " "Found entity 1: RADIX22FFT_SDNF1_1_block5" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block4-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block4-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148886 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block4 " "Found entity 1: RADIX22FFT_SDNF1_1_block4" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block3-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block3-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148893 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block3 " "Found entity 1: RADIX22FFT_SDNF1_1_block3" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block2-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block2-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148898 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block2 " "Found entity 1: RADIX22FFT_SDNF1_1_block2" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148901 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block1 " "Found entity 1: RADIX22FFT_SDNF1_1_block1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1_block-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1_block-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148904 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1_block " "Found entity 1: RADIX22FFT_SDNF1_1_block" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/radix22fft_sdnf1_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/radix22fft_sdnf1_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RADIX22FFT_SDNF1_1-rtl " "Found design unit 1: RADIX22FFT_SDNF1_1-rtl" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148908 ""} { "Info" "ISGN_ENTITY_NAME" "1 RADIX22FFT_SDNF1_1 " "Found entity 1: RADIX22FFT_SDNF1_1" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/quadrant_mapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/quadrant_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Quadrant_Mapper-rtl " "Found design unit 1: Quadrant_Mapper-rtl" {  } { { "vhdl/max_frequency_index/Quadrant_Mapper.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Quadrant_Mapper.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Quadrant_Mapper " "Found entity 1: Quadrant_Mapper" {  } { { "vhdl/max_frequency_index/Quadrant_Mapper.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Quadrant_Mapper.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/maximum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/maximum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Maximum-rtl " "Found design unit 1: Maximum-rtl" {  } { { "vhdl/max_frequency_index/Maximum.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Maximum.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148914 ""} { "Info" "ISGN_ENTITY_NAME" "1 Maximum " "Found entity 1: Maximum" {  } { { "vhdl/max_frequency_index/Maximum.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Maximum.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/max_index_frequency_tc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/max_index_frequency_tc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency_tc-rtl " "Found design unit 1: max_index_frequency_tc-rtl" {  } { { "vhdl/max_frequency_index/max_index_frequency_tc.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_tc.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148918 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_index_frequency_tc " "Found entity 1: max_index_frequency_tc" {  } { { "vhdl/max_frequency_index/max_index_frequency_tc.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_tc.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/max_index_frequency_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl/max_frequency_index/max_index_frequency_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency_pkg " "Found design unit 1: max_index_frequency_pkg" {  } { { "vhdl/max_frequency_index/max_index_frequency_pkg.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/max_index_frequency.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/max_index_frequency.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_index_frequency-rtl " "Found design unit 1: max_index_frequency-rtl" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148925 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_index_frequency " "Found entity 1: max_index_frequency" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/index_finder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/index_finder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_finder-rtl " "Found design unit 1: index_finder-rtl" {  } { { "vhdl/max_frequency_index/index_finder.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148928 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_finder " "Found entity 1: index_finder" {  } { { "vhdl/max_frequency_index/index_finder.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/frequency_max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/frequency_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_max-rtl " "Found design unit 1: frequency_max-rtl" {  } { { "vhdl/max_frequency_index/frequency_max.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148932 ""} { "Info" "ISGN_ENTITY_NAME" "1 frequency_max " "Found entity 1: frequency_max" {  } { { "vhdl/max_frequency_index/frequency_max.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/for_each.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/for_each.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 for_each-rtl " "Found design unit 1: for_each-rtl" {  } { { "vhdl/max_frequency_index/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148938 ""} { "Info" "ISGN_ENTITY_NAME" "1 for_each " "Found entity 1: for_each" {  } { { "vhdl/max_frequency_index/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/fft_streamer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/fft_streamer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_streamer-rtl " "Found design unit 1: FFT_streamer-rtl" {  } { { "vhdl/max_frequency_index/FFT_streamer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148942 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_streamer " "Found entity 1: FFT_streamer" {  } { { "vhdl/max_frequency_index/FFT_streamer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/fft_hdl_optimized.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/fft_hdl_optimized.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFT_HDL_Optimized-rtl " "Found design unit 1: FFT_HDL_Optimized-rtl" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148951 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFT_HDL_Optimized " "Found entity 1: FFT_HDL_Optimized" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block9-rtl " "Found design unit 1: CordicKernelMag_block9-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block9.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148955 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block9 " "Found entity 1: CordicKernelMag_block9" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block8-rtl " "Found design unit 1: CordicKernelMag_block8-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block8.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148958 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block8 " "Found entity 1: CordicKernelMag_block8" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block7-rtl " "Found design unit 1: CordicKernelMag_block7-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block7.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148962 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block7 " "Found entity 1: CordicKernelMag_block7" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block6-rtl " "Found design unit 1: CordicKernelMag_block6-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block6.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148967 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block6 " "Found entity 1: CordicKernelMag_block6" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block5-rtl " "Found design unit 1: CordicKernelMag_block5-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block5.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148971 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block5 " "Found entity 1: CordicKernelMag_block5" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block4-rtl " "Found design unit 1: CordicKernelMag_block4-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block4.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148974 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block4 " "Found entity 1: CordicKernelMag_block4" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block3-rtl " "Found design unit 1: CordicKernelMag_block3-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block3.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148977 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block3 " "Found entity 1: CordicKernelMag_block3" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block2-rtl " "Found design unit 1: CordicKernelMag_block2-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block2.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148980 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block2 " "Found entity 1: CordicKernelMag_block2" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block1-rtl " "Found design unit 1: CordicKernelMag_block1-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148983 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block1 " "Found entity 1: CordicKernelMag_block1" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag_block-rtl " "Found design unit 1: CordicKernelMag_block-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148986 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag_block " "Found entity 1: CordicKernelMag_block" {  } { { "vhdl/max_frequency_index/CordicKernelMag_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/cordickernelmag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/cordickernelmag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CordicKernelMag-rtl " "Found design unit 1: CordicKernelMag-rtl" {  } { { "vhdl/max_frequency_index/CordicKernelMag.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148988 ""} { "Info" "ISGN_ENTITY_NAME" "1 CordicKernelMag " "Found entity 1: CordicKernelMag" {  } { { "vhdl/max_frequency_index/CordicKernelMag.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/CordicKernelMag.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block42-rtl " "Found design unit 1: Complex3Multiply_block42-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block42.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block42.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148992 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block42 " "Found entity 1: Complex3Multiply_block42" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block42.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block42.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block41-rtl " "Found design unit 1: Complex3Multiply_block41-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block41.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block41.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148996 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block41 " "Found entity 1: Complex3Multiply_block41" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block41.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block41.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666148996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666148996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block40.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block40.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block40-rtl " "Found design unit 1: Complex3Multiply_block40-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block40.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block40.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149001 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block40 " "Found entity 1: Complex3Multiply_block40" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block40.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block40.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block39.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block39.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block39-rtl " "Found design unit 1: Complex3Multiply_block39-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block39.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block39.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block39 " "Found entity 1: Complex3Multiply_block39" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block39.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block39.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block38-rtl " "Found design unit 1: Complex3Multiply_block38-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block38.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block38.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149008 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block38 " "Found entity 1: Complex3Multiply_block38" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block38.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block38.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block37-rtl " "Found design unit 1: Complex3Multiply_block37-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block37.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block37.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149011 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block37 " "Found entity 1: Complex3Multiply_block37" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block37.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block37.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block36.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block36.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block36-rtl " "Found design unit 1: Complex3Multiply_block36-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block36.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block36.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149015 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block36 " "Found entity 1: Complex3Multiply_block36" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block36.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block36.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block35.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block35.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block35-rtl " "Found design unit 1: Complex3Multiply_block35-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block35.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block35.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block35 " "Found entity 1: Complex3Multiply_block35" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block35.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block35.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block34.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block34.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block34-rtl " "Found design unit 1: Complex3Multiply_block34-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block34.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block34.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149028 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block34 " "Found entity 1: Complex3Multiply_block34" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block34.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block34.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block33.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block33.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block33-rtl " "Found design unit 1: Complex3Multiply_block33-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block33.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block33.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block33 " "Found entity 1: Complex3Multiply_block33" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block33.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block33.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block32-rtl " "Found design unit 1: Complex3Multiply_block32-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block32.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block32 " "Found entity 1: Complex3Multiply_block32" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block32.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block32.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block31-rtl " "Found design unit 1: Complex3Multiply_block31-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block31.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block31 " "Found entity 1: Complex3Multiply_block31" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block31.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block31.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block30-rtl " "Found design unit 1: Complex3Multiply_block30-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block30.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149043 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block30 " "Found entity 1: Complex3Multiply_block30" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block30.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block30.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block29.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block29.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block29-rtl " "Found design unit 1: Complex3Multiply_block29-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block29.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149046 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block29 " "Found entity 1: Complex3Multiply_block29" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block29.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block29.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block28-rtl " "Found design unit 1: Complex3Multiply_block28-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block28.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block28 " "Found entity 1: Complex3Multiply_block28" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block28.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block28.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block27-rtl " "Found design unit 1: Complex3Multiply_block27-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block27.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149053 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block27 " "Found entity 1: Complex3Multiply_block27" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block27.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block27.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block26-rtl " "Found design unit 1: Complex3Multiply_block26-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block26.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149056 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block26 " "Found entity 1: Complex3Multiply_block26" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block26.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block26.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block25-rtl " "Found design unit 1: Complex3Multiply_block25-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block25.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block25.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149060 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block25 " "Found entity 1: Complex3Multiply_block25" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block25.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block25.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block24-rtl " "Found design unit 1: Complex3Multiply_block24-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block24.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149063 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block24 " "Found entity 1: Complex3Multiply_block24" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block24.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block24.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block23-rtl " "Found design unit 1: Complex3Multiply_block23-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block23.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block23 " "Found entity 1: Complex3Multiply_block23" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block23.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block23.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block22-rtl " "Found design unit 1: Complex3Multiply_block22-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block22.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149073 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block22 " "Found entity 1: Complex3Multiply_block22" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block22.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block22.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block21-rtl " "Found design unit 1: Complex3Multiply_block21-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block21.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149077 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block21 " "Found entity 1: Complex3Multiply_block21" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block21.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block21.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block20-rtl " "Found design unit 1: Complex3Multiply_block20-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block20.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149080 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block20 " "Found entity 1: Complex3Multiply_block20" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block20.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block20.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block19.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block19.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block19-rtl " "Found design unit 1: Complex3Multiply_block19-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block19.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149083 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block19 " "Found entity 1: Complex3Multiply_block19" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block19.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block19.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block18-rtl " "Found design unit 1: Complex3Multiply_block18-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block18.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149087 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block18 " "Found entity 1: Complex3Multiply_block18" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block18.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block18.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block17.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block17.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block17-rtl " "Found design unit 1: Complex3Multiply_block17-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block17.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block17.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149090 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block17 " "Found entity 1: Complex3Multiply_block17" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block17.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block17.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block16-rtl " "Found design unit 1: Complex3Multiply_block16-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block16.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block16 " "Found entity 1: Complex3Multiply_block16" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block16.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block16.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block15-rtl " "Found design unit 1: Complex3Multiply_block15-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block15.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149099 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block15 " "Found entity 1: Complex3Multiply_block15" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block15.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block15.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block14-rtl " "Found design unit 1: Complex3Multiply_block14-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block14.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block14 " "Found entity 1: Complex3Multiply_block14" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block14.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block13.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block13.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block13-rtl " "Found design unit 1: Complex3Multiply_block13-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block13.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block13 " "Found entity 1: Complex3Multiply_block13" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block13.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block12-rtl " "Found design unit 1: Complex3Multiply_block12-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block12.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149112 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block12 " "Found entity 1: Complex3Multiply_block12" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block12.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block11-rtl " "Found design unit 1: Complex3Multiply_block11-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block11.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149118 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block11 " "Found entity 1: Complex3Multiply_block11" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block11.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block10-rtl " "Found design unit 1: Complex3Multiply_block10-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block10.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block10 " "Found entity 1: Complex3Multiply_block10" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block10.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block9-rtl " "Found design unit 1: Complex3Multiply_block9-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block9.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block9 " "Found entity 1: Complex3Multiply_block9" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block9.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block8-rtl " "Found design unit 1: Complex3Multiply_block8-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149129 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block8 " "Found entity 1: Complex3Multiply_block8" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block7-rtl " "Found design unit 1: Complex3Multiply_block7-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block7.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block7 " "Found entity 1: Complex3Multiply_block7" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block7.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block6-rtl " "Found design unit 1: Complex3Multiply_block6-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block6.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block6 " "Found entity 1: Complex3Multiply_block6" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block6.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block5-rtl " "Found design unit 1: Complex3Multiply_block5-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block5.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149142 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block5 " "Found entity 1: Complex3Multiply_block5" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block5.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block4-rtl " "Found design unit 1: Complex3Multiply_block4-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block4.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149145 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block4 " "Found entity 1: Complex3Multiply_block4" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block4.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block3-rtl " "Found design unit 1: Complex3Multiply_block3-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block3.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149151 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block3 " "Found entity 1: Complex3Multiply_block3" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block2-rtl " "Found design unit 1: Complex3Multiply_block2-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149155 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block2 " "Found entity 1: Complex3Multiply_block2" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block2.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block1-rtl " "Found design unit 1: Complex3Multiply_block1-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149158 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block1 " "Found entity 1: Complex3Multiply_block1" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block1.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply_block-rtl " "Found design unit 1: Complex3Multiply_block-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149163 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply_block " "Found entity 1: Complex3Multiply_block" {  } { { "vhdl/max_frequency_index/Complex3Multiply_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply_block.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_index/complex3multiply.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_index/complex3multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complex3Multiply-rtl " "Found design unit 1: Complex3Multiply-rtl" {  } { { "vhdl/max_frequency_index/Complex3Multiply.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149168 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complex3Multiply " "Found entity 1: Complex3Multiply" {  } { { "vhdl/max_frequency_index/Complex3Multiply.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/Complex3Multiply.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/complex_memory_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/complex_memory_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complex_memory_synchronizer-arch " "Found design unit 1: complex_memory_synchronizer-arch" {  } { { "vhdl/complex_memory_synchronizer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/complex_memory_synchronizer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149171 ""} { "Info" "ISGN_ENTITY_NAME" "1 complex_memory_synchronizer " "Found entity 1: complex_memory_synchronizer" {  } { { "vhdl/complex_memory_synchronizer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/complex_memory_synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/max_frequency_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/max_frequency_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_frequency_top-arch " "Found design unit 1: max_frequency_top-arch" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149176 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_frequency_top " "Found entity 1: max_frequency_top" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/index_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/index_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 index_synchronizer-arch " "Found design unit 1: index_synchronizer-arch" {  } { { "vhdl/index_synchronizer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/index_synchronizer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149179 ""} { "Info" "ISGN_ENTITY_NAME" "1 index_synchronizer " "Found entity 1: index_synchronizer" {  } { { "vhdl/index_synchronizer.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/index_synchronizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666149179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666149179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "max_frequency_top " "Elaborating entity \"max_frequency_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609666149640 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_data_re_signal max_frequency_top.vhd(22) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(22): object \"fft_data_re_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149645 "|max_frequency_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fft_data_im_signal max_frequency_top.vhd(23) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(23): object \"fft_data_im_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149645 "|max_frequency_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_out_signal max_frequency_top.vhd(24) " "Verilog HDL or VHDL warning at max_frequency_top.vhd(24): object \"ce_out_signal\" assigned a value but never read" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149645 "|max_frequency_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_index_frequency max_index_frequency:u_Max_Frequency " "Elaborating entity \"max_index_frequency\" for hierarchy \"max_index_frequency:u_Max_Frequency\"" {  } { { "vhdl/max_frequency_top.vhd" "u_Max_Frequency" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_index_frequency_tc max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc A:rtl " "Elaborating entity \"max_index_frequency_tc\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|max_index_frequency_tc:u_max_index_frequency_tc\"" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "u_max_index_frequency_tc" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "serial2parallel max_index_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel A:rtl " "Elaborating entity \"serial2parallel\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|serial2parallel:u_serial2parallel\"" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "u_serial2parallel" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deserializer_outBypassEn serial2parallel.vhd(54) " "Verilog HDL or VHDL warning at serial2parallel.vhd(54): object \"Deserializer_outBypassEn\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/serial2parallel.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/serial2parallel.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149674 "|max_frequency_top|max_index_frequency:u_Max_Frequency|serial2parallel:u_serial2parallel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_streamer max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer A:rtl " "Elaborating entity \"FFT_streamer\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\"" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "u_FFT_streamer" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFT_HDL_Optimized max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized A:rtl " "Elaborating entity \"FFT_HDL_Optimized\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\"" {  } { { "vhdl/max_frequency_index/FFT_streamer.vhd" "u_FFT_HDL_Optimized" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_streamer.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld FFT_HDL_Optimized.vhd(2786) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2786): object \"dout_17_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2786 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld FFT_HDL_Optimized.vhd(2797) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2797): object \"dout_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2797 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld FFT_HDL_Optimized.vhd(2802) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2802): object \"dout_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2802 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_1 FFT_HDL_Optimized.vhd(2807) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2807): object \"dout_2_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2807 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld FFT_HDL_Optimized.vhd(2823) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2823): object \"dout_9_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2823 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld FFT_HDL_Optimized.vhd(2828) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2828): object \"dout_25_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_2 FFT_HDL_Optimized.vhd(2833) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2833): object \"dout_2_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2833 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld FFT_HDL_Optimized.vhd(2839) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2839): object \"dout_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld FFT_HDL_Optimized.vhd(2844) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2844): object \"dout_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_3 FFT_HDL_Optimized.vhd(2849) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2849): object \"dout_2_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2849 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_5_vld FFT_HDL_Optimized.vhd(2852) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2852): object \"twdl_3_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149695 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_5_vld FFT_HDL_Optimized.vhd(2860) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2860): object \"twdlXdin_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld FFT_HDL_Optimized.vhd(2871) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2871): object \"dout_5_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2871 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld FFT_HDL_Optimized.vhd(2876) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2876): object \"dout_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_4 FFT_HDL_Optimized.vhd(2881) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2881): object \"dout_2_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2881 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld FFT_HDL_Optimized.vhd(2887) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2887): object \"dout_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2887 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld FFT_HDL_Optimized.vhd(2892) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2892): object \"dout_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_5 FFT_HDL_Optimized.vhd(2897) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2897): object \"dout_2_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2897 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_3_vld FFT_HDL_Optimized.vhd(2900) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2900): object \"twdl_3_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_3_vld FFT_HDL_Optimized.vhd(2908) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2908): object \"twdlXdin_3_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld FFT_HDL_Optimized.vhd(2914) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2914): object \"dout_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2914 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld FFT_HDL_Optimized.vhd(2919) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2919): object \"dout_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2919 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_6 FFT_HDL_Optimized.vhd(2924) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2924): object \"dout_2_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2924 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld FFT_HDL_Optimized.vhd(2930) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2930): object \"dout_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2930 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld FFT_HDL_Optimized.vhd(2935) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2935): object \"dout_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2935 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_7 FFT_HDL_Optimized.vhd(2940) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2940): object \"dout_2_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2940 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_7_vld FFT_HDL_Optimized.vhd(2943) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2943): object \"twdl_3_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2943 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_7_vld FFT_HDL_Optimized.vhd(2951) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2951): object \"twdlXdin_7_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2951 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_5_vld_1 FFT_HDL_Optimized.vhd(2956) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2956): object \"dout_5_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2956 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_3_vld_1 FFT_HDL_Optimized.vhd(2967) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2967): object \"dout_3_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2967 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_7_vld_1 FFT_HDL_Optimized.vhd(2972) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2972): object \"dout_7_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2972 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_1 FFT_HDL_Optimized.vhd(2977) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2977): object \"dout_4_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2977 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_9 FFT_HDL_Optimized.vhd(2990) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2990): object \"dout_2_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2990 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_10 FFT_HDL_Optimized.vhd(2996) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(2996): object \"dout_2_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 2996 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_17_vld FFT_HDL_Optimized.vhd(3006) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3006): object \"twdlXdin_17_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3006 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_11 FFT_HDL_Optimized.vhd(3012) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3012): object \"dout_2_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3012 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_12 FFT_HDL_Optimized.vhd(3018) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3018): object \"dout_2_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3018 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_21_vld FFT_HDL_Optimized.vhd(3021) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3021): object \"twdl_3_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3021 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_21_vld FFT_HDL_Optimized.vhd(3029) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3029): object \"twdlXdin_21_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3029 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_17_vld_1 FFT_HDL_Optimized.vhd(3034) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3034): object \"dout_17_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3034 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149696 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_13 FFT_HDL_Optimized.vhd(3040) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3040): object \"dout_2_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3040 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_14 FFT_HDL_Optimized.vhd(3046) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3046): object \"dout_2_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3046 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_19_vld FFT_HDL_Optimized.vhd(3049) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3049): object \"twdl_3_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3049 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_19_vld FFT_HDL_Optimized.vhd(3057) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3057): object \"twdlXdin_19_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3057 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_15 FFT_HDL_Optimized.vhd(3063) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3063): object \"dout_2_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_2_vld_16 FFT_HDL_Optimized.vhd(3069) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3069): object \"dout_2_vld_16\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3069 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_23_vld FFT_HDL_Optimized.vhd(3072) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3072): object \"twdl_3_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3072 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_23_vld FFT_HDL_Optimized.vhd(3080) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3080): object \"twdlXdin_23_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3080 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_21_vld_1 FFT_HDL_Optimized.vhd(3085) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3085): object \"dout_21_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3085 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_2 FFT_HDL_Optimized.vhd(3090) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3090): object \"dout_4_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3090 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_19_vld_1 FFT_HDL_Optimized.vhd(3096) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3096): object \"dout_19_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3096 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_23_vld_1 FFT_HDL_Optimized.vhd(3101) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3101): object \"dout_23_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_3 FFT_HDL_Optimized.vhd(3106) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3106): object \"dout_4_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_1 FFT_HDL_Optimized.vhd(3111) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3111): object \"twdl_5_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_18_vld FFT_HDL_Optimized.vhd(3112) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3112): object \"dout_18_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_9_vld FFT_HDL_Optimized.vhd(3123) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3123): object \"twdlXdin_9_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_13_vld FFT_HDL_Optimized.vhd(3126) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3126): object \"twdl_3_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_13_vld FFT_HDL_Optimized.vhd(3134) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3134): object \"twdlXdin_13_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_9_vld_1 FFT_HDL_Optimized.vhd(3139) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3139): object \"dout_9_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_11_vld FFT_HDL_Optimized.vhd(3142) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3142): object \"twdl_3_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3142 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_11_vld FFT_HDL_Optimized.vhd(3150) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3150): object \"twdlXdin_11_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_15_vld FFT_HDL_Optimized.vhd(3153) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3153): object \"twdl_3_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_15_vld FFT_HDL_Optimized.vhd(3161) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3161): object \"twdlXdin_15_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_13_vld_1 FFT_HDL_Optimized.vhd(3166) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3166): object \"dout_13_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_4 FFT_HDL_Optimized.vhd(3171) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3171): object \"dout_4_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_11_vld_1 FFT_HDL_Optimized.vhd(3177) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3177): object \"dout_11_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_15_vld_1 FFT_HDL_Optimized.vhd(3182) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3182): object \"dout_15_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_5 FFT_HDL_Optimized.vhd(3187) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3187): object \"dout_4_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_2 FFT_HDL_Optimized.vhd(3192) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3192): object \"twdl_5_vld_2\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149697 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_10_vld FFT_HDL_Optimized.vhd(3193) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3193): object \"dout_10_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_25_vld FFT_HDL_Optimized.vhd(3204) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3204): object \"twdlXdin_25_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_29_vld FFT_HDL_Optimized.vhd(3207) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3207): object \"twdl_3_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_29_vld FFT_HDL_Optimized.vhd(3215) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3215): object \"twdlXdin_29_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_25_vld_1 FFT_HDL_Optimized.vhd(3220) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3220): object \"dout_25_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_27_vld FFT_HDL_Optimized.vhd(3223) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3223): object \"twdl_3_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_27_vld FFT_HDL_Optimized.vhd(3231) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3231): object \"twdlXdin_27_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_3_31_vld FFT_HDL_Optimized.vhd(3234) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3234): object \"twdl_3_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3234 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin_31_vld FFT_HDL_Optimized.vhd(3242) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3242): object \"twdlXdin_31_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3242 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_29_vld_1 FFT_HDL_Optimized.vhd(3247) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3247): object \"dout_29_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_6 FFT_HDL_Optimized.vhd(3252) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3252): object \"dout_4_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_27_vld_1 FFT_HDL_Optimized.vhd(3258) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3258): object \"dout_27_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_31_vld_1 FFT_HDL_Optimized.vhd(3263) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3263): object \"dout_31_vld_1\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_7 FFT_HDL_Optimized.vhd(3268) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3268): object \"dout_4_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_3 FFT_HDL_Optimized.vhd(3273) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3273): object \"twdl_5_vld_3\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_26_vld FFT_HDL_Optimized.vhd(3274) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3274): object \"dout_26_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_8 FFT_HDL_Optimized.vhd(3280) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3280): object \"dout_4_vld_8\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_9 FFT_HDL_Optimized.vhd(3286) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3286): object \"dout_4_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_4 FFT_HDL_Optimized.vhd(3291) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3291): object \"twdl_5_vld_4\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_6_vld FFT_HDL_Optimized.vhd(3292) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3292): object \"dout_6_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_10 FFT_HDL_Optimized.vhd(3298) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3298): object \"dout_4_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_11 FFT_HDL_Optimized.vhd(3304) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3304): object \"dout_4_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_5 FFT_HDL_Optimized.vhd(3309) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3309): object \"twdl_5_vld_5\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_22_vld FFT_HDL_Optimized.vhd(3310) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3310): object \"dout_22_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_12 FFT_HDL_Optimized.vhd(3316) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3316): object \"dout_4_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_13 FFT_HDL_Optimized.vhd(3322) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3322): object \"dout_4_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_6 FFT_HDL_Optimized.vhd(3327) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3327): object \"twdl_5_vld_6\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3327 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_14_vld FFT_HDL_Optimized.vhd(3328) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3328): object \"dout_14_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3328 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_14 FFT_HDL_Optimized.vhd(3334) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3334): object \"dout_4_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3334 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_15 FFT_HDL_Optimized.vhd(3340) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3340): object \"dout_4_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149698 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_7 FFT_HDL_Optimized.vhd(3345) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3345): object \"twdl_5_vld_7\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_30_vld FFT_HDL_Optimized.vhd(3346) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3346): object \"dout_30_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_8 FFT_HDL_Optimized.vhd(3351) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3351): object \"twdl_5_vld_8\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3351 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_4_vld_16 FFT_HDL_Optimized.vhd(3352) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3352): object \"dout_4_vld_16\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_9 FFT_HDL_Optimized.vhd(3357) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3357): object \"twdl_5_vld_9\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_20_vld FFT_HDL_Optimized.vhd(3358) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3358): object \"dout_20_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_10 FFT_HDL_Optimized.vhd(3363) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3363): object \"twdl_5_vld_10\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_12_vld FFT_HDL_Optimized.vhd(3364) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3364): object \"dout_12_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_11 FFT_HDL_Optimized.vhd(3369) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3369): object \"twdl_5_vld_11\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_28_vld FFT_HDL_Optimized.vhd(3370) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3370): object \"dout_28_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_12 FFT_HDL_Optimized.vhd(3375) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3375): object \"twdl_5_vld_12\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_8_vld FFT_HDL_Optimized.vhd(3376) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3376): object \"dout_8_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3376 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_13 FFT_HDL_Optimized.vhd(3381) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3381): object \"twdl_5_vld_13\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_24_vld FFT_HDL_Optimized.vhd(3382) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3382): object \"dout_24_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3382 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_14 FFT_HDL_Optimized.vhd(3387) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3387): object \"twdl_5_vld_14\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_16_vld FFT_HDL_Optimized.vhd(3388) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3388): object \"dout_16_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdl_5_vld_15 FFT_HDL_Optimized.vhd(3393) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3393): object \"twdl_5_vld_15\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3393 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dout_32_vld FFT_HDL_Optimized.vhd(3394) " "Verilog HDL or VHDL warning at FFT_HDL_Optimized.vhd(3394): object \"dout_32_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3394 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149699 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1:u_SDNF1_1_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3399 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block7:u_SDNF1_1_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3415 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2:u_SDNF2_2_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3431 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block:u_SDNF1_1_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3448 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block8:u_SDNF1_1_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3464 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block:u_SDNF2_2_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3480 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2 A:rtl " "Elaborating entity \"TWDLROM_3_2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_2:u_twdlROM_3_2\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3497 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3507 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3:u_TWDLMULT_SDNF1_3_1\|Complex3Multiply:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block3:u_SDNF1_1_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3528 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block11:u_SDNF1_1_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3544 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block3:u_SDNF2_2_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3560 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block4:u_SDNF1_1_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3577 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block12:u_SDNF1_1_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3593 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block4:u_SDNF2_2_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3609 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5 A:rtl " "Elaborating entity \"TWDLROM_3_5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_5:u_twdlROM_3_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3626 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6 A:rtl " "Elaborating entity \"TWDLROM_3_6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_6:u_twdlROM_3_6\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3636 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3646 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block1.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block1.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149761 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block2:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block1:u_TWDLMULT_SDNF1_3_5\|Complex3Multiply_block3:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block1.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3:u_SDNF1_3_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3667 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block1:u_SDNF1_1_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3683 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block9:u_SDNF1_1_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3699 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block1:u_SDNF2_2_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3715 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block2:u_SDNF1_1_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3732 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block10:u_SDNF1_1_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3748 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block2:u_SDNF2_2_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3764 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3 A:rtl " "Elaborating entity \"TWDLROM_3_3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_3:u_twdlROM_3_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3781 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4 A:rtl " "Elaborating entity \"TWDLROM_3_4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_4:u_twdlROM_3_4\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3791 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3801 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149807 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149809 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block:u_TWDLMULT_SDNF1_3_3\|Complex3Multiply_block1:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block5:u_SDNF1_1_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3822 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block13:u_SDNF1_1_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3838 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block5:u_SDNF2_2_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3854 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block6:u_SDNF1_1_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3871 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_1_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_1_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_1_block14:u_SDNF1_1_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_1_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3887 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block6:u_SDNF2_2_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3903 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7 A:rtl " "Elaborating entity \"TWDLROM_3_7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_7:u_twdlROM_3_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3920 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8 A:rtl " "Elaborating entity \"TWDLROM_3_8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_8:u_twdlROM_3_8\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3930 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3940 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149847 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block2.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block2.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149849 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block4:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block5:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block2:u_TWDLMULT_SDNF1_3_7\|Complex3Multiply_block5:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block2.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block1:u_SDNF1_3_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3961 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4:u_SDNF2_4_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3977 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block:u_SDNF1_3_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 3994 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block2:u_SDNF1_3_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4010 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block:u_SDNF2_4_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4026 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2 A:rtl " "Elaborating entity \"TWDLROM_5_2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_2:u_twdlROM_5_2\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4043 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4053 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149881 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5:u_SDNF1_5_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block27 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex3Multiply_block27:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block27\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5:u_SDNF1_5_1\|Complex3Multiply_block27:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block7:u_SDNF2_2_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4074 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block8:u_SDNF2_2_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4091 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_18 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18 A:rtl " "Elaborating entity \"TWDLROM_3_18\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_18:u_twdlROM_3_18\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_18" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4118 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex3Multiply_block13:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block7:u_TWDLMULT_SDNF1_3_17\|Complex3Multiply_block13:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block7.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block11:u_SDNF2_2_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4139 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block12:u_SDNF2_2_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4156 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_21 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21 A:rtl " "Elaborating entity \"TWDLROM_3_21\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_21:u_twdlROM_3_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_22 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22 A:rtl " "Elaborating entity \"TWDLROM_3_22\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_22:u_twdlROM_3_22\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_22" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4183 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4193 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block9.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block9.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149920 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block16 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block16:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block16\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block16:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block17 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block17:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block17\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block9:u_TWDLMULT_SDNF1_3_21\|Complex3Multiply_block17:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block9.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block7:u_SDNF1_3_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4214 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block9:u_SDNF2_2_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4230 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block10:u_SDNF2_2_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4247 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_19 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19 A:rtl " "Elaborating entity \"TWDLROM_3_19\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_19:u_twdlROM_3_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4264 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_20 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20 A:rtl " "Elaborating entity \"TWDLROM_3_20\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_20:u_twdlROM_3_20\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_20" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4274 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block8.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block8.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149954 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block14:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block14:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block15 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block15:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block15\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block8:u_TWDLMULT_SDNF1_3_19\|Complex3Multiply_block15:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block8.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block13:u_SDNF2_2_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4305 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_2_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_2_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_2_block14:u_SDNF2_2_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_2_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4322 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_23 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23 A:rtl " "Elaborating entity \"TWDLROM_3_23\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_23:u_twdlROM_3_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4339 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_24 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24 A:rtl " "Elaborating entity \"TWDLROM_3_24\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_24:u_twdlROM_3_24\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_24" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4349 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4359 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149980 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block10.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block10.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666149984 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block18 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block18:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block18\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block18:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block19 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block19\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block10:u_TWDLMULT_SDNF1_3_23\|Complex3Multiply_block19:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block10.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block9:u_SDNF1_3_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4380 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666149995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block7:u_SDNF2_4_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4396 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block8:u_SDNF1_3_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4413 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block10:u_SDNF1_3_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4429 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block8:u_SDNF2_4_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4445 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_18 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18 A:rtl " "Elaborating entity \"TWDLROM_5_18\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_18:u_twdlROM_5_18\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_18" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4462 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_17" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4472 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block7.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block7.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150019 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block35 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex3Multiply_block35:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block35\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block7:u_SDNF1_5_17\|Complex3Multiply_block35:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block7.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10 A:rtl " "Elaborating entity \"TWDLROM_3_10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_10:u_twdlROM_3_10\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4493 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4503 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex3Multiply_block6:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block3:u_TWDLMULT_SDNF1_3_9\|Complex3Multiply_block6:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block3.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13 A:rtl " "Elaborating entity \"TWDLROM_3_13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_13:u_twdlROM_3_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4524 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14 A:rtl " "Elaborating entity \"TWDLROM_3_14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_14:u_twdlROM_3_14\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_14" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4534 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4544 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150047 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block5.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block5.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150049 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block9:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block10:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block5:u_TWDLMULT_SDNF1_3_13\|Complex3Multiply_block10:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block3:u_SDNF1_3_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4565 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11 A:rtl " "Elaborating entity \"TWDLROM_3_11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_11:u_twdlROM_3_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4581 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12 A:rtl " "Elaborating entity \"TWDLROM_3_12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_12:u_twdlROM_3_12\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_12" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4591 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4601 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150072 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block4.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block4.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150074 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block7 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block7:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block7:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block8:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block4:u_TWDLMULT_SDNF1_3_11\|Complex3Multiply_block8:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block4.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_15 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15 A:rtl " "Elaborating entity \"TWDLROM_3_15\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_15:u_twdlROM_3_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4622 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_16 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16 A:rtl " "Elaborating entity \"TWDLROM_3_16\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_16:u_twdlROM_3_16\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_16" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4632 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4642 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block6.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block6.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150094 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block11:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block11:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block6:u_TWDLMULT_SDNF1_3_15\|Complex3Multiply_block12:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block6.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block5:u_SDNF1_3_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4663 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block3:u_SDNF2_4_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4679 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block4:u_SDNF1_3_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4696 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block6:u_SDNF1_3_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4712 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block4:u_SDNF2_4_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4728 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10 A:rtl " "Elaborating entity \"TWDLROM_5_10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_10:u_twdlROM_5_10\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4745 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block3 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4755 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150127 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block3.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block3.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150131 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block31 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex3Multiply_block31:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block31\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block3:u_SDNF1_5_9\|Complex3Multiply_block31:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block3.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_26 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26 A:rtl " "Elaborating entity \"TWDLROM_3_26\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_26:u_twdlROM_3_26\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_26" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4776 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4786 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block20 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex3Multiply_block20:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block20\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block11:u_TWDLMULT_SDNF1_3_25\|Complex3Multiply_block20:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block11.vhd" 103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_29 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29 A:rtl " "Elaborating entity \"TWDLROM_3_29\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_29:u_twdlROM_3_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4807 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_30 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30 A:rtl " "Elaborating entity \"TWDLROM_3_30\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_30:u_twdlROM_3_30\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_30" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4817 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4827 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block13.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block13.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150157 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block23 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block23:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block23\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block23:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block24 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block24:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block24\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block13:u_TWDLMULT_SDNF1_3_29\|Complex3Multiply_block24:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block13.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block11:u_SDNF1_3_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4848 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_27 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27 A:rtl " "Elaborating entity \"TWDLROM_3_27\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_27:u_twdlROM_3_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4864 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_28 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28 A:rtl " "Elaborating entity \"TWDLROM_3_28\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_28:u_twdlROM_3_28\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_28" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4874 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4884 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block12.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block12.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150182 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block21 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block21\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block21:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block22 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block22:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block22\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block12:u_TWDLMULT_SDNF1_3_27\|Complex3Multiply_block22:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block12.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_31 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31 A:rtl " "Elaborating entity \"TWDLROM_3_31\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_31:u_twdlROM_3_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4905 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_3_32 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32 A:rtl " "Elaborating entity \"TWDLROM_3_32\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_3_32:u_twdlROM_3_32\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_3_32" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4915 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLMULT_SDNF1_3_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31 A:rtl " "Elaborating entity \"TWDLMULT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_TWDLMULT_SDNF1_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4925 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "twdlXdin1_vld TWDLMULT_SDNF1_3_block14.vhd(99) " "Verilog HDL or VHDL warning at TWDLMULT_SDNF1_3_block14.vhd(99): object \"twdlXdin1_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150207 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block25 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block25:u_MUL3_1 A:rtl " "Elaborating entity \"Complex3Multiply_block25\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block25:u_MUL3_1\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL3_1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block26 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block26:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block26\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLMULT_SDNF1_3_block14:u_TWDLMULT_SDNF1_3_31\|Complex3Multiply_block26:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/TWDLMULT_SDNF1_3_block14.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block13:u_SDNF1_3_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4946 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block11:u_SDNF2_4_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4962 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block12:u_SDNF1_3_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4979 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_3_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_3_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_3_block14:u_SDNF1_3_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_3_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 4995 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block12:u_SDNF2_4_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5011 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_26 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26 A:rtl " "Elaborating entity \"TWDLROM_5_26\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_26:u_twdlROM_5_26\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_26" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5028 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block11 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block11\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_25" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5038 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block11.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block11.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150244 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block39 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex3Multiply_block39:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block39\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block11:u_SDNF1_5_25\|Complex3Multiply_block39:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block11.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block1:u_SDNF2_4_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5059 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block2:u_SDNF2_4_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5076 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6 A:rtl " "Elaborating entity \"TWDLROM_5_6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_6:u_twdlROM_5_6\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5093 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block1 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5103 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block1.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block1.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150262 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block29 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex3Multiply_block29:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block29\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block1:u_SDNF1_5_5\|Complex3Multiply_block29:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block1.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block9:u_SDNF2_4_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block10:u_SDNF2_4_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_22 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22 A:rtl " "Elaborating entity \"TWDLROM_5_22\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_22:u_twdlROM_5_22\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_22" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5158 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block9 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_21" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5168 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150277 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block9.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block9.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150280 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block37 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex3Multiply_block37:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block37\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block9:u_SDNF1_5_21\|Complex3Multiply_block37:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block9.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block5:u_SDNF2_4_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5189 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block6:u_SDNF2_4_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5206 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14 A:rtl " "Elaborating entity \"TWDLROM_5_14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_14:u_twdlROM_5_14\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_14" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5223 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block5 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_13" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5233 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150295 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block5.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block5.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150298 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block33 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex3Multiply_block33:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block33\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block5:u_SDNF1_5_13\|Complex3Multiply_block33:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block5.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block13:u_SDNF2_4_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5254 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF2_4_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF2_4_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF2_4_block14:u_SDNF2_4_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF2_4_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5271 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_30 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30 A:rtl " "Elaborating entity \"TWDLROM_5_30\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_30:u_twdlROM_5_30\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_30" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5288 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block13 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block13\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_29" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5298 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block13.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block13.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150325 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block41 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex3Multiply_block41:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block41\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block13:u_SDNF1_5_29\|Complex3Multiply_block41:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block13.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4 A:rtl " "Elaborating entity \"TWDLROM_5_4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_4:u_twdlROM_5_4\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5319 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5329 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150337 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block28 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex3Multiply_block28:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block28\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block:u_SDNF1_5_3\|Complex3Multiply_block28:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block.vhd" 130 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_20 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20 A:rtl " "Elaborating entity \"TWDLROM_5_20\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_20:u_twdlROM_5_20\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_20" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5350 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_19" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5360 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150349 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block8.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block8.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150355 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block36 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex3Multiply_block36:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block36\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block8:u_SDNF1_5_19\|Complex3Multiply_block36:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block8.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12 A:rtl " "Elaborating entity \"TWDLROM_5_12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_12:u_twdlROM_5_12\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_12" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5381 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block4 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_11" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5391 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150365 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block4.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block4.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150368 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block32 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex3Multiply_block32:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block32\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block4:u_SDNF1_5_11\|Complex3Multiply_block32:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block4.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_28 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28 A:rtl " "Elaborating entity \"TWDLROM_5_28\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_28:u_twdlROM_5_28\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_28" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5412 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block12 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block12\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_27" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5422 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block12.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block12.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150379 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block40 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex3Multiply_block40:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block40\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block12:u_SDNF1_5_27\|Complex3Multiply_block40:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block12.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_8 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8 A:rtl " "Elaborating entity \"TWDLROM_5_8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_8:u_twdlROM_5_8\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5443 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block2 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5453 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150388 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block2.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block2.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150391 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block30 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex3Multiply_block30:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block30\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block2:u_SDNF1_5_7\|Complex3Multiply_block30:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block2.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_24 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24 A:rtl " "Elaborating entity \"TWDLROM_5_24\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_24:u_twdlROM_5_24\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_24" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5474 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block10 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block10\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_23" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5484 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block10.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block10.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150402 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block38 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex3Multiply_block38:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block38\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block10:u_SDNF1_5_23\|Complex3Multiply_block38:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block10.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_16 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16 A:rtl " "Elaborating entity \"TWDLROM_5_16\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_16:u_twdlROM_5_16\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_16" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5505 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block6 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_15" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5515 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150411 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block6.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block6.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150414 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block34 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex3Multiply_block34:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block34\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block6:u_SDNF1_5_15\|Complex3Multiply_block34:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block6.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TWDLROM_5_32 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32 A:rtl " "Elaborating entity \"TWDLROM_5_32\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|TWDLROM_5_32:u_twdlROM_5_32\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_twdlROM_5_32" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5536 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RADIX22FFT_SDNF1_5_block14 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31 A:rtl " "Elaborating entity \"RADIX22FFT_SDNF1_5_block14\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\"" {  } { { "vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" "u_SDNF1_5_31" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/FFT_HDL_Optimized.vhd" 5546 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dinXTwdl2_vld RADIX22FFT_SDNF1_5_block14.vhd(101) " "Verilog HDL or VHDL warning at RADIX22FFT_SDNF1_5_block14.vhd(101): object \"dinXTwdl2_vld\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150428 "|max_frequency_top|max_index_frequency:u_Max_Frequency|FFT_streamer:u_FFT_streamer|FFT_HDL_Optimized:u_FFT_HDL_Optimized|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Complex3Multiply_block42 max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex3Multiply_block42:u_MUL3_2 A:rtl " "Elaborating entity \"Complex3Multiply_block42\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|Complex3Multiply_block42:u_MUL3_2\"" {  } { { "vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" "u_MUL3_2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/RADIX22FFT_SDNF1_5_block14.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "frequency_max max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max A:rtl " "Elaborating entity \"frequency_max\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\"" {  } { { "vhdl/max_frequency_index/max_index_frequency.vhd" "u_frequency_max" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/max_index_frequency.vhd" 164 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "index_finder max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder A:rtl " "Elaborating entity \"index_finder\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\"" {  } { { "vhdl/max_frequency_index/frequency_max.vhd" "u_index_finder" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/frequency_max.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "for_each max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1 A:rtl " "Elaborating entity \"for_each\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\"" {  } { { "vhdl/max_frequency_index/index_finder.vhd" "u_for_each_instance1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150444 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yout11 for_each.vhd(269) " "Verilog HDL or VHDL warning at for_each.vhd(269): object \"yout11\" assigned a value but never read" {  } { { "vhdl/max_frequency_index/for_each.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609666150447 "|max_frequency_top|max_index_frequency:u_Max_Frequency|frequency_max:u_frequency_max|index_finder:u_index_finder|for_each:u_for_each_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Quadrant_Mapper max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper A:rtl " "Elaborating entity \"Quadrant_Mapper\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|Quadrant_Mapper:u_QuadrantMapper\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_QuadrantMapper" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 282 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration A:rtl " "Elaborating entity \"CordicKernelMag\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag:u_Iteration\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 291 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1 A:rtl " "Elaborating entity \"CordicKernelMag_block\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block:u_Iteration1\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration1" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 299 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block1 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2 A:rtl " "Elaborating entity \"CordicKernelMag_block1\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block1:u_Iteration2\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration2" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 307 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block2 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3 A:rtl " "Elaborating entity \"CordicKernelMag_block2\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block2:u_Iteration3\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration3" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 315 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block3 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4 A:rtl " "Elaborating entity \"CordicKernelMag_block3\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block3:u_Iteration4\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration4" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 323 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block4 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5 A:rtl " "Elaborating entity \"CordicKernelMag_block4\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block4:u_Iteration5\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration5" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 331 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block5 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6 A:rtl " "Elaborating entity \"CordicKernelMag_block5\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block5:u_Iteration6\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration6" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 339 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block6 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7 A:rtl " "Elaborating entity \"CordicKernelMag_block6\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block6:u_Iteration7\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration7" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 347 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block7 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8 A:rtl " "Elaborating entity \"CordicKernelMag_block7\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block7:u_Iteration8\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration8" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 355 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block8 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9 A:rtl " "Elaborating entity \"CordicKernelMag_block8\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block8:u_Iteration9\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration9" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 363 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CordicKernelMag_block9 max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10 A:rtl " "Elaborating entity \"CordicKernelMag_block9\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance1\|CordicKernelMag_block9:u_Iteration10\"" {  } { { "vhdl/max_frequency_index/for_each.vhd" "u_Iteration10" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/for_each.vhd" 371 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Maximum max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum A:rtl " "Elaborating entity \"Maximum\" using architecture \"A:rtl\" for hierarchy \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|Maximum:u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum\"" {  } { { "vhdl/max_frequency_index/index_finder.vhd" "u_max_frequency_index_max_index_frequency_frequency_max_index_finder_Maximum" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_index/index_finder.vhd" 396 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666150774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609666164040 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|Delay_ValidIn_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|Delay_ValidIn_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din1_re_dly1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din1_re_dly1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 496 " "Parameter WIDTH set to 496" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din2_re_dly1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|din2_re_dly1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1056 " "Parameter WIDTH set to 1056" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609666170879 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609666170879 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609666170879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0 " "Elaborated megafunction instantiation \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666171048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0 " "Instantiated megafunction \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din2_re_dly1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666171048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666171048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1056 " "Parameter \"WIDTH\" = \"1056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666171048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666171048 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609666171048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gjv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gjv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gjv " "Found entity 1: shift_taps_gjv" {  } { { "db/shift_taps_gjv.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/shift_taps_gjv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666171099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666171099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1a1 " "Found entity 1: altsyncram_v1a1" {  } { { "db/altsyncram_v1a1.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/altsyncram_v1a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666171356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666171356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666171449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666171449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0 " "Elaborated megafunction instantiation \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666171547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0 " "Instantiated megafunction \"max_index_frequency:u_Max_Frequency\|FFT_streamer:u_FFT_streamer\|FFT_HDL_Optimized:u_FFT_HDL_Optimized\|RADIX22FFT_SDNF1_5_block14:u_SDNF1_5_31\|altshift_taps:din1_re_dly1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666171547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666171547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 496 " "Parameter \"WIDTH\" = \"496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666171547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666171547 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609666171547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_civ.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_civ.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_civ " "Found entity 1: shift_taps_civ" {  } { { "db/shift_taps_civ.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/shift_taps_civ.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666171628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666171628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rv91 " "Found entity 1: altsyncram_rv91" {  } { { "db/altsyncram_rv91.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/altsyncram_rv91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666171786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666171786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0if.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0if.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0if " "Found entity 1: cntr_0if" {  } { { "db/cntr_0if.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_0if.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666171862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666171862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666171910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666171910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0 " "Elaborated megafunction instantiation \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666172003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0 " "Instantiated megafunction \"max_index_frequency:u_Max_Frequency\|frequency_max:u_frequency_max\|index_finder:u_index_finder\|for_each:u_for_each_instance32\|altshift_taps:Delay_ValidIn_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666172003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666172003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666172003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609666172003 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609666172003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qhv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qhv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qhv " "Found entity 1: shift_taps_qhv" {  } { { "db/shift_taps_qhv.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/shift_taps_qhv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666172049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666172049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu91 " "Found entity 1: altsyncram_nu91" {  } { { "db/altsyncram_nu91.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/altsyncram_nu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666172123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666172123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/db/cntr_djf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609666172203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666172203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[5\] GND " "Pin \"index_max\[5\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609666179606 "|max_frequency_top|index_max[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[6\] GND " "Pin \"index_max\[6\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609666179606 "|max_frequency_top|index_max[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "index_max\[7\] GND " "Pin \"index_max\[7\]\" is stuck at GND" {  } { { "vhdl/max_frequency_top.vhd" "" { Text "D:/Salukat/Development/Software/Quartus/BladeRF/hdl/fpga/ip/salukat/max_frequency/vhdl/max_frequency_top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609666179606 "|max_frequency_top|index_max[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609666179606 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1408 " "1408 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609666189124 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609666193706 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609666193706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36578 " "Implemented 36578 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609666197136 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609666197136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34826 " "Implemented 34826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609666197136 ""} { "Info" "ICUT_CUT_TM_RAMS" "1584 " "Implemented 1584 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609666197136 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "132 " "Implemented 132 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609666197136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609666197136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5554 " "Peak virtual memory: 5554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609666197418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 10:29:57 2021 " "Processing ended: Sun Jan 03 10:29:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609666197418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609666197418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609666197418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609666197418 ""}
