# Compile of timed_counter_tb.vhd failed with 2 errors.
# Compile of timed_counter_tb.vhd was successful with warnings.
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 10:58:46 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave -position insertpoint  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/HUNDRED_NS
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# ** Failure: error in test case 'counter not enabled'
#    Time: 171 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd line 63
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# ** Failure: error in test case 'counter not enabled'
#    Time: 171 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd line 63
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# ** Failure: error in test case 'counter not enabled'
#    Time: 171 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd line 63
quit -sim
# End time: 11:03:18 on Sep 10,2024, Elapsed time: 0:04:32
# Errors: 1, Warnings: 1
# Compile of timed_counter.vhd failed with 1 errors.
# Compile of timed_counter.vhd was successful.
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 11:06:19 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/HUNDRED_NS
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 93
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/HUNDRED_NS
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
quit -sim
# End time: 11:11:24 on Sep 10,2024, Elapsed time: 0:05:05
# Errors: 0, Warnings: 1
# Compile of timed_counter_tb.vhd was successful with warnings.
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 11:11:48 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/HUNDRED_NS
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: disabled
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 105
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: disabled
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 105
quit -sim
# End time: 11:36:29 on Sep 10,2024, Elapsed time: 0:24:41
# Errors: 0, Warnings: 1
# Compile of timed_counter_tb.vhd failed with 1 errors.
# Compile of timed_counter_tb.vhd failed with 1 errors.
# Compile of timed_counter_tb.vhd failed with 1 errors.
# Compile of timed_counter_tb.vhd was successful with warnings.
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 11:43:22 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave -position insertpoint  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb \
sim:/timed_counter_tb/HUNDRED_NS \
sim:/timed_counter_tb/TWO_FORTY_NS
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 1071 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd line 63
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# ** Failure: error in test case 'counter not done'
#    Time: 1071 ns  Iteration: 0  Process: /timed_counter_tb/stimuli_and_checker File: C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd
# Break in Subprogram assert_that at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/common/assert_pkg.vhd line 63
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 11:51:40 on Sep 10,2024, Elapsed time: 0:08:18
# Errors: 1, Warnings: 1
# Compile of timed_counter_tb.vhd was successful with warnings.
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 11:52:07 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb \
sim:/timed_counter_tb/HUNDRED_NS \
sim:/timed_counter_tb/TWO_FORTY_NS
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 158
quit -sim
# End time: 11:57:42 on Sep 10,2024, Elapsed time: 0:05:35
# Errors: 0, Warnings: 1
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 11:58:11 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb \
sim:/timed_counter_tb/HUNDRED_NS \
sim:/timed_counter_tb/TWO_FORTY_NS
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 158
quit -sim
# End time: 11:58:45 on Sep 10,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 1
# Compile of timed_counter_tb.vhd was successful with warnings.
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 11:59:00 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 159
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb \
sim:/timed_counter_tb/HUNDRED_NS \
sim:/timed_counter_tb/TWO_FORTY_NS
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 159
quit -sim
# End time: 12:00:23 on Sep 10,2024, Elapsed time: 0:01:23
# Errors: 0, Warnings: 1
# Compile of timed_counter.vhd was successful.
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 12:00:38 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb \
sim:/timed_counter_tb/HUNDRED_NS \
sim:/timed_counter_tb/TWO_FORTY_NS
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 159
vsim -gui work.timed_counter_tb
# End time: 12:04:00 on Sep 10,2024, Elapsed time: 0:03:22
# Errors: 0, Warnings: 2
# vsim -gui work.timed_counter_tb 
# Start time: 12:04:00 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 159
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb \
sim:/timed_counter_tb/HUNDRED_NS \
sim:/timed_counter_tb/TWO_FORTY_NS
# Load canceled
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 159
quit -sim
# End time: 12:04:47 on Sep 10,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 1
# Compile of timed_counter_tb.vhd was successful with warnings.
vsim -gui work.timed_counter_tb
# vsim -gui work.timed_counter_tb 
# Start time: 12:04:59 on Sep 10,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.print_pkg(body)
# Loading ieee.fixed_float_types
# Loading ieee.math_real(body)
# Loading ieee.fixed_generic_pkg(body)
# Loading ieee.float_generic_pkg(body)
# Loading ieee.fixed_pkg
# Loading ieee.float_pkg
# Loading work.assert_pkg(body)
# Loading work.tb_pkg(body)
# Loading std.env(body)
# Loading work.timed_counter_tb(testbench)
# Loading work.timed_counter(timed_counter_arch)
add wave  \
sim:/timed_counter_tb/clk_tb \
sim:/timed_counter_tb/enable_100ns_tb \
sim:/timed_counter_tb/done_100ns_tb \
sim:/timed_counter_tb/enable_240ns_tb \
sim:/timed_counter_tb/done_240ns_tb \
sim:/timed_counter_tb/HUNDRED_NS \
sim:/timed_counter_tb/TWO_FORTY_NS
run
# testing 100 ns timer: enabled
# testing 100 ns timer: disabled
# testing 100 ns timer: enabled for three periods
# testing 240 ns timer: enabled
# testing 240 ns timer: disabled two periods
# testing 240 ns timer: enabled three periods
# 1
# Break in Process stimuli_and_checker at C:/Users/nickl/Desktop/SoC FPGAs 1/repository/repository/sim/timed counter/timed_counter_tb.vhd line 153
# End time: 12:09:18 on Sep 10,2024, Elapsed time: 0:04:19
# Errors: 0, Warnings: 2
