Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ciro/vhdl/boolean1/boolean1_isim_beh.exe -prj /home/ciro/vhdl/boolean1/boolean1_beh.prj work.boolean1 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ciro/vhdl/boolean1/boolean1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83024 KB
Fuse CPU Usage: 810 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture boolean1_arch of entity boolean1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/ciro/vhdl/boolean1/boolean1_isim_beh.exe
Fuse Memory Usage: 648756 KB
Fuse CPU Usage: 830 ms
GCC CPU Usage: 390 ms
