#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14579fc50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x145770c00 .scope module, "tb_stress_test" "tb_stress_test" 3 6;
 .timescale -9 -12;
P_0x14579aa60 .param/l "ARRAY_SIZE" 0 3 8, +C4<00000000000000000000000000000100>;
P_0x14579aaa0 .param/l "CLK" 0 3 7, +C4<00000000000000000000000000001010>;
P_0x14579aae0 .param/l "OP_HALT" 1 3 59, C4<11111111>;
P_0x14579ab20 .param/l "OP_TENSOR" 1 3 58, C4<00000001>;
P_0x14579ab60 .param/l "SRAM_WIDTH" 0 3 9, +C4<00000000000000000000000100000000>;
v0x600002c5bf00_0 .net "axi_araddr", 39 0, L_0x600003530af0;  1 drivers
v0x600002c5c000_0 .net "axi_arlen", 7 0, L_0x600003530b60;  1 drivers
v0x600002c5c090_0 .var "axi_arready", 0 0;
v0x600002c5c120_0 .net "axi_arvalid", 0 0, L_0x600003530c40;  1 drivers
v0x600002c5c1b0_0 .net "axi_awaddr", 39 0, L_0x600003530850;  1 drivers
v0x600002c5c240_0 .net "axi_awlen", 7 0, L_0x6000035308c0;  1 drivers
v0x600002c5c2d0_0 .var "axi_awready", 0 0;
v0x600002c5c360_0 .net "axi_awvalid", 0 0, L_0x600003530930;  1 drivers
L_0x138052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002c5c3f0_0 .net "axi_bready", 0 0, L_0x138052968;  1 drivers
v0x600002c5c480_0 .var "axi_bresp", 1 0;
v0x600002c5c510_0 .var "axi_bvalid", 0 0;
v0x600002c5c5a0_0 .var "axi_rdata", 255 0;
v0x600002c5c630_0 .var "axi_rlast", 0 0;
v0x600002c5c6c0_0 .net "axi_rready", 0 0, L_0x600003530cb0;  1 drivers
v0x600002c5c750_0 .var "axi_rvalid", 0 0;
v0x600002c5c7e0_0 .net "axi_wdata", 255 0, L_0x6000035309a0;  1 drivers
v0x600002c5c870_0 .net "axi_wlast", 0 0, L_0x600003530a10;  1 drivers
v0x600002c5c900_0 .var "axi_wready", 0 0;
v0x600002c5c990_0 .net "axi_wvalid", 0 0, L_0x600003530a80;  1 drivers
v0x600002c5ca20_0 .var "clk", 0 0;
v0x600002c5cab0_0 .var "global_sync_in", 0 0;
v0x600002c5cb40_0 .var/i "i", 31 0;
v0x600002c5cbd0_0 .var "noc_rx_addr", 19 0;
v0x600002c5cc60_0 .var "noc_rx_data", 255 0;
v0x600002c5ccf0_0 .var "noc_rx_is_instr", 0 0;
v0x600002c5cd80_0 .net "noc_rx_ready", 0 0, L_0x600002f1ee40;  1 drivers
v0x600002c5ce10_0 .var "noc_rx_valid", 0 0;
L_0x1380529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c5cea0_0 .net "noc_tx_addr", 19 0, L_0x1380529f8;  1 drivers
L_0x1380529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c5cf30_0 .net "noc_tx_data", 255 0, L_0x1380529b0;  1 drivers
v0x600002c5cfc0_0 .var "noc_tx_ready", 0 0;
L_0x138052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c5d050_0 .net "noc_tx_valid", 0 0, L_0x138052a40;  1 drivers
v0x600002c5d0e0_0 .var "row0", 255 0;
v0x600002c5d170_0 .var "row1", 255 0;
v0x600002c5d200_0 .var "row2", 255 0;
v0x600002c5d290_0 .var "row3", 255 0;
v0x600002c5d320_0 .var "rst_n", 0 0;
v0x600002c5d3b0_0 .var "sync_grant", 0 0;
v0x600002c5d440_0 .net "sync_request", 0 0, L_0x60000350ca80;  1 drivers
v0x600002c5d4d0_0 .var/i "test_num", 31 0;
v0x600002c5d560_0 .var/i "total_errors", 31 0;
v0x600002c5d5f0_0 .net "tpc_busy", 0 0, L_0x60000350cc40;  1 drivers
v0x600002c5d680_0 .net "tpc_done", 0 0, L_0x60000350caf0;  1 drivers
v0x600002c5d710_0 .net "tpc_error", 0 0, L_0x60000350ca10;  1 drivers
v0x600002c5d7a0_0 .var "tpc_start", 0 0;
v0x600002c5d830_0 .var "tpc_start_pc", 19 0;
S_0x1457707c0 .scope function.vec4.u32, "check_result" "check_result" 3 120, 3 120 0, S_0x145770c00;
 .timescale -9 -12;
v0x600002c32d90_0 .var/s "actual", 31 0;
; Variable check_result is vec4 return value of scope S_0x1457707c0
v0x600002c32eb0_0 .var/s "expected", 31 0;
v0x600002c32f40_0 .var "name", 79 0;
TD_tb_stress_test.check_result ;
    %load/vec4 v0x600002c32d90_0;
    %load/vec4 v0x600002c32eb0_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 127 "$display", "    FAIL %s: got %0d, expected %0d", v0x600002c32f40_0, v0x600002c32d90_0, v0x600002c32eb0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to check_result (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x145770380 .scope module, "dut" "tensor_processing_cluster" 3 42, 4 15 0, S_0x145770c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14600f600 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x14600f640 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x14600f680 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x14600f6c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x14600f700 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x14600f740 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x14600f780 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x14600f7c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x14600f800 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x14600f840 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x14600f880 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x14600f8c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x14600f900 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x14600f940 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x14600f980 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x14600f9c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x14600fa00 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000350d9d0 .functor BUFZ 1, v0x600002c58480_0, C4<0>, C4<0>, C4<0>;
L_0x600003530150 .functor OR 1, L_0x600002f1bca0, L_0x600002f1be80, C4<0>, C4<0>;
L_0x6000035301c0 .functor AND 1, L_0x6000035300e0, L_0x600003530150, C4<1>, C4<1>;
L_0x600003530230 .functor BUFZ 1, v0x600002c594d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000035302a0 .functor BUFZ 1, v0x600002c58fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600003530e70 .functor AND 1, v0x600002c5ce10_0, L_0x600002f1ee40, C4<1>, C4<1>;
L_0x600003530ee0 .functor AND 1, L_0x600003530e70, L_0x600002f1eee0, C4<1>, C4<1>;
v0x600002c56400_0 .net *"_ivl_24", 19 0, L_0x600002f1b5c0;  1 drivers
L_0x138052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c56490_0 .net *"_ivl_27", 3 0, L_0x138052530;  1 drivers
v0x600002c56520_0 .net *"_ivl_28", 19 0, L_0x600002f1b660;  1 drivers
L_0x138052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c565b0_0 .net *"_ivl_31", 14 0, L_0x138052578;  1 drivers
L_0x1380525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c56640_0 .net/2u *"_ivl_34", 2 0, L_0x1380525c0;  1 drivers
v0x600002c566d0_0 .net *"_ivl_38", 19 0, L_0x600002f1b840;  1 drivers
L_0x138052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c56760_0 .net *"_ivl_41", 3 0, L_0x138052608;  1 drivers
v0x600002c567f0_0 .net *"_ivl_42", 19 0, L_0x600002f1b8e0;  1 drivers
L_0x138052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c56880_0 .net *"_ivl_45", 3 0, L_0x138052650;  1 drivers
L_0x138052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c56910_0 .net/2u *"_ivl_48", 2 0, L_0x138052698;  1 drivers
v0x600002c569a0_0 .net *"_ivl_52", 19 0, L_0x600002f1bac0;  1 drivers
L_0x1380526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c56a30_0 .net *"_ivl_55", 3 0, L_0x1380526e0;  1 drivers
v0x600002c56ac0_0 .net *"_ivl_56", 19 0, L_0x600002f1bb60;  1 drivers
L_0x138052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c56b50_0 .net *"_ivl_59", 3 0, L_0x138052728;  1 drivers
L_0x138052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002c56be0_0 .net *"_ivl_63", 127 0, L_0x138052770;  1 drivers
v0x600002c56c70_0 .net *"_ivl_65", 127 0, L_0x600002f1bd40;  1 drivers
L_0x1380527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c56d00_0 .net/2u *"_ivl_68", 2 0, L_0x1380527b8;  1 drivers
v0x600002c56d90_0 .net *"_ivl_70", 0 0, L_0x600002f1bca0;  1 drivers
L_0x138052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002c56e20_0 .net/2u *"_ivl_72", 2 0, L_0x138052800;  1 drivers
v0x600002c56eb0_0 .net *"_ivl_74", 0 0, L_0x600002f1be80;  1 drivers
v0x600002c56f40_0 .net *"_ivl_77", 0 0, L_0x600003530150;  1 drivers
v0x600002c56fd0_0 .net *"_ivl_87", 0 0, L_0x600003530e70;  1 drivers
v0x600002c57060_0 .net *"_ivl_89", 0 0, L_0x600002f1eee0;  1 drivers
v0x600002c570f0_0 .var "act_data_d", 31 0;
v0x600002c57180_0 .var "act_valid_d", 0 0;
v0x600002c57210_0 .var "act_valid_d2", 0 0;
v0x600002c572a0_0 .net "axi_araddr", 39 0, L_0x600003530af0;  alias, 1 drivers
v0x600002c57330_0 .net "axi_arlen", 7 0, L_0x600003530b60;  alias, 1 drivers
v0x600002c573c0_0 .net "axi_arready", 0 0, v0x600002c5c090_0;  1 drivers
v0x600002c57450_0 .net "axi_arvalid", 0 0, L_0x600003530c40;  alias, 1 drivers
v0x600002c574e0_0 .net "axi_awaddr", 39 0, L_0x600003530850;  alias, 1 drivers
v0x600002c57570_0 .net "axi_awlen", 7 0, L_0x6000035308c0;  alias, 1 drivers
v0x600002c57600_0 .net "axi_awready", 0 0, v0x600002c5c2d0_0;  1 drivers
v0x600002c57690_0 .net "axi_awvalid", 0 0, L_0x600003530930;  alias, 1 drivers
v0x600002c57720_0 .net "axi_bready", 0 0, L_0x138052968;  alias, 1 drivers
v0x600002c577b0_0 .net "axi_bresp", 1 0, v0x600002c5c480_0;  1 drivers
v0x600002c57840_0 .net "axi_bvalid", 0 0, v0x600002c5c510_0;  1 drivers
v0x600002c578d0_0 .net "axi_rdata", 255 0, v0x600002c5c5a0_0;  1 drivers
v0x600002c57960_0 .net "axi_rlast", 0 0, v0x600002c5c630_0;  1 drivers
v0x600002c579f0_0 .net "axi_rready", 0 0, L_0x600003530cb0;  alias, 1 drivers
v0x600002c57a80_0 .net "axi_rvalid", 0 0, v0x600002c5c750_0;  1 drivers
v0x600002c57b10_0 .net "axi_wdata", 255 0, L_0x6000035309a0;  alias, 1 drivers
v0x600002c57ba0_0 .net "axi_wlast", 0 0, L_0x600003530a10;  alias, 1 drivers
v0x600002c57c30_0 .net "axi_wready", 0 0, v0x600002c5c900_0;  1 drivers
v0x600002c57cc0_0 .net "axi_wvalid", 0 0, L_0x600003530a80;  alias, 1 drivers
v0x600002c57d50_0 .net "clk", 0 0, v0x600002c5ca20_0;  1 drivers
v0x600002c57de0_0 .net "dma_lcp_done", 0 0, L_0x600003530620;  1 drivers
v0x600002c57e70_0 .net "dma_lcp_ready", 0 0, L_0x600002f1df40;  1 drivers
v0x600002c57f00_0 .net "dma_sram_addr", 19 0, v0x600002c34ea0_0;  1 drivers
v0x600002c58000_0 .net "dma_sram_rdata", 255 0, L_0x600003530e00;  1 drivers
v0x600002c58090_0 .net "dma_sram_re", 0 0, L_0x6000035307e0;  1 drivers
v0x600002c58120_0 .net "dma_sram_ready", 0 0, L_0x600002f1eda0;  1 drivers
v0x600002c581b0_0 .net "dma_sram_wdata", 255 0, L_0x600003530700;  1 drivers
v0x600002c58240_0 .net "dma_sram_we", 0 0, L_0x600003530770;  1 drivers
v0x600002c582d0_0 .net "global_sync_in", 0 0, v0x600002c5cab0_0;  1 drivers
v0x600002c58360 .array "instr_mem", 4095 0, 127 0;
v0x600002c583f0_0 .var "instr_rdata_reg", 127 0;
v0x600002c58480_0 .var "instr_valid_reg", 0 0;
v0x600002c58510_0 .net "lcp_dma_cmd", 127 0, v0x600002c369a0_0;  1 drivers
v0x600002c585a0_0 .net "lcp_dma_valid", 0 0, L_0x60000350cd20;  1 drivers
v0x600002c58630_0 .net "lcp_imem_addr", 19 0, L_0x60000350cf50;  1 drivers
v0x600002c586c0_0 .net "lcp_imem_data", 127 0, v0x600002c583f0_0;  1 drivers
v0x600002c58750_0 .net "lcp_imem_re", 0 0, L_0x60000350cfc0;  1 drivers
v0x600002c587e0_0 .net "lcp_imem_valid", 0 0, L_0x60000350d9d0;  1 drivers
v0x600002c58870_0 .net "lcp_mxu_cmd", 127 0, v0x600002c37690_0;  1 drivers
v0x600002c58900_0 .net "lcp_mxu_valid", 0 0, L_0x60000350cee0;  1 drivers
v0x600002c58990_0 .net "lcp_vpu_cmd", 127 0, v0x600002c382d0_0;  1 drivers
v0x600002c58a20_0 .net "lcp_vpu_valid", 0 0, L_0x60000350ce00;  1 drivers
v0x600002c58ab0_0 .net "mxu_a_addr", 19 0, L_0x600002f1b980;  1 drivers
v0x600002c58b40_0 .net "mxu_a_rdata", 255 0, L_0x600003530d20;  1 drivers
v0x600002c58bd0_0 .net "mxu_a_re", 0 0, L_0x600002f1ba20;  1 drivers
v0x600002c58c60_0 .net "mxu_a_ready", 0 0, L_0x600002f1ec60;  1 drivers
v0x600002c58cf0_0 .net "mxu_cfg_k", 15 0, L_0x600002f15a40;  1 drivers
v0x600002c58d80_0 .net "mxu_cfg_m", 15 0, L_0x600002f15900;  1 drivers
v0x600002c58e10_0 .net "mxu_cfg_n", 15 0, L_0x600002f159a0;  1 drivers
v0x600002c58ea0_0 .var "mxu_col_cnt", 4 0;
v0x600002c58f30_0 .var "mxu_cycle_cnt", 15 0;
v0x600002c58fc0_0 .var "mxu_done_reg", 0 0;
v0x600002c59050_0 .net "mxu_dst_addr", 15 0, L_0x600002f15720;  1 drivers
v0x600002c590e0_0 .net "mxu_lcp_done", 0 0, L_0x6000035302a0;  1 drivers
v0x600002c59170_0 .net "mxu_lcp_ready", 0 0, L_0x600003530230;  1 drivers
v0x600002c59200_0 .net "mxu_o_addr", 19 0, L_0x600002f1bc00;  1 drivers
v0x600002c59290_0 .net "mxu_o_ready", 0 0, L_0x600002f1ed00;  1 drivers
v0x600002c59320_0 .net "mxu_o_wdata", 255 0, L_0x600002f1bde0;  1 drivers
v0x600002c593b0_0 .net "mxu_o_we", 0 0, L_0x6000035301c0;  1 drivers
v0x600002c59440_0 .var "mxu_out_cnt", 15 0;
v0x600002c594d0_0 .var "mxu_ready_reg", 0 0;
v0x600002c59560_0 .net "mxu_src0_addr", 15 0, L_0x600002f157c0;  1 drivers
v0x600002c595f0_0 .net "mxu_src1_addr", 15 0, L_0x600002f15860;  1 drivers
v0x600002c59680_0 .var "mxu_start_array", 0 0;
v0x600002c59710_0 .var "mxu_start_array_d", 0 0;
v0x600002c597a0_0 .var "mxu_state", 2 0;
v0x600002c59830_0 .net "mxu_subop", 7 0, L_0x600002f15680;  1 drivers
v0x600002c598c0_0 .net "mxu_w_addr", 19 0, L_0x600002f1b700;  1 drivers
v0x600002c59950_0 .net "mxu_w_rdata", 255 0, v0x600002c53960_0;  1 drivers
v0x600002c599e0_0 .net "mxu_w_re", 0 0, L_0x600002f1b7a0;  1 drivers
v0x600002c59a70_0 .net "mxu_w_ready", 0 0, L_0x600002f1eb20;  1 drivers
v0x600002c59b00_0 .net "noc_data_write", 0 0, L_0x600003530ee0;  1 drivers
v0x600002c59b90_0 .net "noc_rx_addr", 19 0, v0x600002c5cbd0_0;  1 drivers
v0x600002c59c20_0 .net "noc_rx_data", 255 0, v0x600002c5cc60_0;  1 drivers
v0x600002c59cb0_0 .net "noc_rx_is_instr", 0 0, v0x600002c5ccf0_0;  1 drivers
v0x600002c59d40_0 .net "noc_rx_ready", 0 0, L_0x600002f1ee40;  alias, 1 drivers
v0x600002c59dd0_0 .net "noc_rx_valid", 0 0, v0x600002c5ce10_0;  1 drivers
v0x600002c59e60_0 .net "noc_tx_addr", 19 0, L_0x1380529f8;  alias, 1 drivers
v0x600002c59ef0_0 .net "noc_tx_data", 255 0, L_0x1380529b0;  alias, 1 drivers
v0x600002c59f80_0 .net "noc_tx_ready", 0 0, v0x600002c5cfc0_0;  1 drivers
v0x600002c5a010_0 .net "noc_tx_valid", 0 0, L_0x138052a40;  alias, 1 drivers
v0x600002c5a0a0_0 .net "rst_n", 0 0, v0x600002c5d320_0;  1 drivers
v0x600002c5a130_0 .net "sync_grant", 0 0, v0x600002c5d3b0_0;  1 drivers
v0x600002c5a1c0_0 .net "sync_request", 0 0, L_0x60000350ca80;  alias, 1 drivers
v0x600002c5a250_0 .net "systolic_busy", 0 0, L_0x600003530000;  1 drivers
v0x600002c5a2e0_0 .net "systolic_done", 0 0, L_0x600002f1b0c0;  1 drivers
v0x600002c5a370_0 .net "systolic_result", 127 0, L_0x600002f1ac60;  1 drivers
v0x600002c5a400_0 .net "systolic_result_valid", 0 0, L_0x6000035300e0;  1 drivers
v0x600002c5a490_0 .net "tpc_busy", 0 0, L_0x60000350cc40;  alias, 1 drivers
v0x600002c5a520_0 .net "tpc_done", 0 0, L_0x60000350caf0;  alias, 1 drivers
v0x600002c5a5b0_0 .net "tpc_error", 0 0, L_0x60000350ca10;  alias, 1 drivers
v0x600002c5a640_0 .net "tpc_start", 0 0, v0x600002c5d7a0_0;  1 drivers
v0x600002c5a6d0_0 .net "tpc_start_pc", 19 0, v0x600002c5d830_0;  1 drivers
v0x600002c5a760_0 .net "vpu_lcp_done", 0 0, L_0x6000035303f0;  1 drivers
v0x600002c5a7f0_0 .net "vpu_lcp_ready", 0 0, L_0x600002f1da40;  1 drivers
v0x600002c5a880_0 .net "vpu_sram_addr", 19 0, v0x600002c557a0_0;  1 drivers
v0x600002c5a910_0 .net "vpu_sram_rdata", 255 0, L_0x600003530d90;  1 drivers
v0x600002c5a9a0_0 .net "vpu_sram_re", 0 0, L_0x6000035305b0;  1 drivers
v0x600002c5aa30_0 .net "vpu_sram_ready", 0 0, L_0x600002f1ebc0;  1 drivers
v0x600002c5aac0_0 .net "vpu_sram_wdata", 255 0, L_0x6000035304d0;  1 drivers
v0x600002c5ab50_0 .net "vpu_sram_we", 0 0, L_0x600003530540;  1 drivers
v0x600002c5abe0_0 .var "weight_load_col_d", 1 0;
v0x600002c5ac70_0 .var "weight_load_en_d", 0 0;
L_0x600002f15680 .part v0x600002c37690_0, 112, 8;
L_0x600002f15720 .part v0x600002c37690_0, 96, 16;
L_0x600002f157c0 .part v0x600002c37690_0, 80, 16;
L_0x600002f15860 .part v0x600002c37690_0, 64, 16;
L_0x600002f15900 .part v0x600002c37690_0, 48, 16;
L_0x600002f159a0 .part v0x600002c37690_0, 32, 16;
L_0x600002f15a40 .part v0x600002c37690_0, 16, 16;
L_0x600002f1b520 .part v0x600002c53960_0, 0, 32;
L_0x600002f1b5c0 .concat [ 16 4 0 0], L_0x600002f15860, L_0x138052530;
L_0x600002f1b660 .concat [ 5 15 0 0], v0x600002c58ea0_0, L_0x138052578;
L_0x600002f1b700 .arith/sum 20, L_0x600002f1b5c0, L_0x600002f1b660;
L_0x600002f1b7a0 .cmp/eq 3, v0x600002c597a0_0, L_0x1380525c0;
L_0x600002f1b840 .concat [ 16 4 0 0], L_0x600002f157c0, L_0x138052608;
L_0x600002f1b8e0 .concat [ 16 4 0 0], v0x600002c58f30_0, L_0x138052650;
L_0x600002f1b980 .arith/sum 20, L_0x600002f1b840, L_0x600002f1b8e0;
L_0x600002f1ba20 .cmp/eq 3, v0x600002c597a0_0, L_0x138052698;
L_0x600002f1bac0 .concat [ 16 4 0 0], L_0x600002f15720, L_0x1380526e0;
L_0x600002f1bb60 .concat [ 16 4 0 0], v0x600002c59440_0, L_0x138052728;
L_0x600002f1bc00 .arith/sum 20, L_0x600002f1bac0, L_0x600002f1bb60;
L_0x600002f1bd40 .part L_0x600002f1ac60, 0, 128;
L_0x600002f1bde0 .concat [ 128 128 0 0], L_0x600002f1bd40, L_0x138052770;
L_0x600002f1bca0 .cmp/eq 3, v0x600002c597a0_0, L_0x1380527b8;
L_0x600002f1be80 .cmp/eq 3, v0x600002c597a0_0, L_0x138052800;
L_0x600002f1ee40 .reduce/nor L_0x60000350cc40;
L_0x600002f1eee0 .reduce/nor v0x600002c5ccf0_0;
S_0x145796210 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x145770380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14601c800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14601c840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14601c880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14601c8c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14601c900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14601c940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14601c980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14601c9c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14601ca00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14601ca40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14601ca80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14601cac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14601cb00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14601cb40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14601cb80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14601cbc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14601cc00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14601cc40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14601cc80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14601ccc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14601cd00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600003530620 .functor BUFZ 1, v0x600002c345a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003530700 .functor BUFZ 256, v0x600002c35200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003530770 .functor BUFZ 1, v0x600002c35320_0, C4<0>, C4<0>, C4<0>;
L_0x6000035307e0 .functor BUFZ 1, v0x600002c35050_0, C4<0>, C4<0>, C4<0>;
L_0x600003530850 .functor BUFZ 40, v0x600002c334e0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000035308c0 .functor BUFZ 8, v0x600002c33600_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003530930 .functor BUFZ 1, v0x600002c337b0_0, C4<0>, C4<0>, C4<0>;
L_0x6000035309a0 .functor BUFZ 256, v0x600002c33d50_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003530a10 .functor BUFZ 1, v0x600002c33e70_0, C4<0>, C4<0>, C4<0>;
L_0x600003530a80 .functor BUFZ 1, v0x600002c0c480_0, C4<0>, C4<0>, C4<0>;
L_0x600003530af0 .functor BUFZ 40, v0x600002c330f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003530b60 .functor BUFZ 8, v0x600002c33210_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003530c40 .functor BUFZ 1, v0x600002c333c0_0, C4<0>, C4<0>, C4<0>;
L_0x600003530cb0 .functor BUFZ 1, v0x600002c33ba0_0, C4<0>, C4<0>, C4<0>;
L_0x138052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c32fd0_0 .net/2u *"_ivl_14", 3 0, L_0x138052920;  1 drivers
v0x600002c33060_0 .net "axi_araddr", 39 0, L_0x600003530af0;  alias, 1 drivers
v0x600002c330f0_0 .var "axi_araddr_reg", 39 0;
v0x600002c33180_0 .net "axi_arlen", 7 0, L_0x600003530b60;  alias, 1 drivers
v0x600002c33210_0 .var "axi_arlen_reg", 7 0;
v0x600002c332a0_0 .net "axi_arready", 0 0, v0x600002c5c090_0;  alias, 1 drivers
v0x600002c33330_0 .net "axi_arvalid", 0 0, L_0x600003530c40;  alias, 1 drivers
v0x600002c333c0_0 .var "axi_arvalid_reg", 0 0;
v0x600002c33450_0 .net "axi_awaddr", 39 0, L_0x600003530850;  alias, 1 drivers
v0x600002c334e0_0 .var "axi_awaddr_reg", 39 0;
v0x600002c33570_0 .net "axi_awlen", 7 0, L_0x6000035308c0;  alias, 1 drivers
v0x600002c33600_0 .var "axi_awlen_reg", 7 0;
v0x600002c33690_0 .net "axi_awready", 0 0, v0x600002c5c2d0_0;  alias, 1 drivers
v0x600002c33720_0 .net "axi_awvalid", 0 0, L_0x600003530930;  alias, 1 drivers
v0x600002c337b0_0 .var "axi_awvalid_reg", 0 0;
v0x600002c33840_0 .net "axi_bready", 0 0, L_0x138052968;  alias, 1 drivers
v0x600002c338d0_0 .net "axi_bresp", 1 0, v0x600002c5c480_0;  alias, 1 drivers
v0x600002c33960_0 .net "axi_bvalid", 0 0, v0x600002c5c510_0;  alias, 1 drivers
v0x600002c339f0_0 .net "axi_rdata", 255 0, v0x600002c5c5a0_0;  alias, 1 drivers
v0x600002c33a80_0 .net "axi_rlast", 0 0, v0x600002c5c630_0;  alias, 1 drivers
v0x600002c33b10_0 .net "axi_rready", 0 0, L_0x600003530cb0;  alias, 1 drivers
v0x600002c33ba0_0 .var "axi_rready_reg", 0 0;
v0x600002c33c30_0 .net "axi_rvalid", 0 0, v0x600002c5c750_0;  alias, 1 drivers
v0x600002c33cc0_0 .net "axi_wdata", 255 0, L_0x6000035309a0;  alias, 1 drivers
v0x600002c33d50_0 .var "axi_wdata_reg", 255 0;
v0x600002c33de0_0 .net "axi_wlast", 0 0, L_0x600003530a10;  alias, 1 drivers
v0x600002c33e70_0 .var "axi_wlast_reg", 0 0;
v0x600002c33f00_0 .net "axi_wready", 0 0, v0x600002c5c900_0;  alias, 1 drivers
v0x600002c0c510_0 .net "axi_wvalid", 0 0, L_0x600003530a80;  alias, 1 drivers
v0x600002c0c480_0 .var "axi_wvalid_reg", 0 0;
v0x600002c34000_0 .net "cfg_cols", 11 0, L_0x600002f1dd60;  1 drivers
v0x600002c34090_0 .net "cfg_rows", 11 0, L_0x600002f1dcc0;  1 drivers
v0x600002c34120_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c341b0_0 .net "cmd", 127 0, v0x600002c369a0_0;  alias, 1 drivers
v0x600002c34240_0 .net "cmd_done", 0 0, L_0x600003530620;  alias, 1 drivers
v0x600002c342d0_0 .net "cmd_ready", 0 0, L_0x600002f1df40;  alias, 1 drivers
v0x600002c34360_0 .net "cmd_valid", 0 0, L_0x60000350cd20;  alias, 1 drivers
v0x600002c343f0_0 .var "col_count", 11 0;
v0x600002c34480_0 .var "cols_cfg", 11 0;
v0x600002c34510_0 .var "data_buf", 255 0;
v0x600002c345a0_0 .var "done_reg", 0 0;
v0x600002c34630_0 .net "ext_addr", 39 0, L_0x600002f1db80;  1 drivers
v0x600002c346c0_0 .var "ext_base", 39 0;
v0x600002c34750_0 .var "ext_ptr", 39 0;
v0x600002c347e0_0 .net "ext_stride", 11 0, L_0x600002f1de00;  1 drivers
v0x600002c34870_0 .var "ext_stride_cfg", 11 0;
v0x600002c34900_0 .net "int_addr", 19 0, L_0x600002f1dc20;  1 drivers
v0x600002c34990_0 .var "int_base", 19 0;
v0x600002c34a20_0 .var "int_ptr", 19 0;
v0x600002c34ab0_0 .net "int_stride", 11 0, L_0x600002f1dea0;  1 drivers
v0x600002c34b40_0 .var "int_stride_cfg", 11 0;
v0x600002c34bd0_0 .var "op_type", 7 0;
v0x600002c34c60_0 .var "row_count", 11 0;
v0x600002c34cf0_0 .var "rows_cfg", 11 0;
v0x600002c34d80_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c34e10_0 .net "sram_addr", 19 0, v0x600002c34ea0_0;  alias, 1 drivers
v0x600002c34ea0_0 .var "sram_addr_reg", 19 0;
v0x600002c34f30_0 .net "sram_rdata", 255 0, L_0x600003530e00;  alias, 1 drivers
v0x600002c34fc0_0 .net "sram_re", 0 0, L_0x6000035307e0;  alias, 1 drivers
v0x600002c35050_0 .var "sram_re_reg", 0 0;
v0x600002c350e0_0 .net "sram_ready", 0 0, L_0x600002f1eda0;  alias, 1 drivers
v0x600002c35170_0 .net "sram_wdata", 255 0, L_0x600003530700;  alias, 1 drivers
v0x600002c35200_0 .var "sram_wdata_reg", 255 0;
v0x600002c35290_0 .net "sram_we", 0 0, L_0x600003530770;  alias, 1 drivers
v0x600002c35320_0 .var "sram_we_reg", 0 0;
v0x600002c353b0_0 .var "state", 3 0;
v0x600002c35440_0 .net "subop", 7 0, L_0x600002f1dae0;  1 drivers
E_0x600000b7e340/0 .event negedge, v0x600002c34d80_0;
E_0x600000b7e340/1 .event posedge, v0x600002c34120_0;
E_0x600000b7e340 .event/or E_0x600000b7e340/0, E_0x600000b7e340/1;
L_0x600002f1dae0 .part v0x600002c369a0_0, 112, 8;
L_0x600002f1db80 .part v0x600002c369a0_0, 72, 40;
L_0x600002f1dc20 .part v0x600002c369a0_0, 52, 20;
L_0x600002f1dcc0 .part v0x600002c369a0_0, 40, 12;
L_0x600002f1dd60 .part v0x600002c369a0_0, 28, 12;
L_0x600002f1de00 .part v0x600002c369a0_0, 16, 12;
L_0x600002f1dea0 .part v0x600002c369a0_0, 4, 12;
L_0x600002f1df40 .cmp/eq 4, v0x600002c353b0_0, L_0x138052920;
S_0x145793bc0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x145770380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x146021c00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x146021c40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x146021c80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x146021cc0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x146021d00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x146021d40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x146021d80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x146021dc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x146021e00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x146021e40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x146021e80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x146021ec0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x146021f00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x146021f40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x146021f80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x146021fc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x146022000 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x146022040 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x146022080 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1460220c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x146022100 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x146022140 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x146022180 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1460221c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x146022200 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x146022240 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x146022280 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000350da40 .functor AND 1, L_0x600002f14140, L_0x600002f14320, C4<1>, C4<1>;
L_0x60000350d180 .functor AND 1, L_0x60000350da40, L_0x600002f14000, C4<1>, C4<1>;
L_0x60000350cf50 .functor BUFZ 20, v0x600002c36fd0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000350cfc0 .functor BUFZ 1, v0x600002c37180_0, C4<0>, C4<0>, C4<0>;
L_0x60000350cee0 .functor BUFZ 1, v0x600002c378d0_0, C4<0>, C4<0>, C4<0>;
L_0x60000350ce00 .functor BUFZ 1, v0x600002c38510_0, C4<0>, C4<0>, C4<0>;
L_0x60000350cd20 .functor BUFZ 1, v0x600002c36be0_0, C4<0>, C4<0>, C4<0>;
L_0x60000350cbd0 .functor AND 1, L_0x600002f15400, L_0x600002f154a0, C4<1>, C4<1>;
L_0x60000350cc40 .functor AND 1, L_0x60000350cbd0, L_0x600002f15540, C4<1>, C4<1>;
L_0x60000350caf0 .functor BUFZ 1, v0x600002c36d00_0, C4<0>, C4<0>, C4<0>;
L_0x60000350ca10 .functor BUFZ 1, v0x600002c36e20_0, C4<0>, C4<0>, C4<0>;
L_0x60000350ca80 .functor BUFZ 1, v0x600002c38120_0, C4<0>, C4<0>, C4<0>;
L_0x138050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c35560_0 .net *"_ivl_11", 23 0, L_0x138050010;  1 drivers
L_0x138050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c355f0_0 .net/2u *"_ivl_12", 31 0, L_0x138050058;  1 drivers
v0x600002c35680_0 .net *"_ivl_14", 0 0, L_0x600002f14140;  1 drivers
v0x600002c35710_0 .net *"_ivl_16", 31 0, L_0x600002f141e0;  1 drivers
L_0x1380500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c357a0_0 .net *"_ivl_19", 23 0, L_0x1380500a0;  1 drivers
L_0x1380500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c35830_0 .net/2u *"_ivl_20", 31 0, L_0x1380500e8;  1 drivers
v0x600002c358c0_0 .net *"_ivl_22", 0 0, L_0x600002f14320;  1 drivers
v0x600002c35950_0 .net *"_ivl_25", 0 0, L_0x60000350da40;  1 drivers
v0x600002c359e0_0 .net *"_ivl_26", 31 0, L_0x600002f14500;  1 drivers
L_0x138050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c35a70_0 .net *"_ivl_29", 23 0, L_0x138050130;  1 drivers
L_0x138050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c35b00_0 .net/2u *"_ivl_30", 31 0, L_0x138050178;  1 drivers
v0x600002c35b90_0 .net *"_ivl_32", 0 0, L_0x600002f14000;  1 drivers
v0x600002c35c20_0 .net *"_ivl_36", 31 0, L_0x600002f143c0;  1 drivers
L_0x1380501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c35cb0_0 .net *"_ivl_39", 23 0, L_0x1380501c0;  1 drivers
L_0x138050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c35d40_0 .net/2u *"_ivl_40", 31 0, L_0x138050208;  1 drivers
v0x600002c35dd0_0 .net *"_ivl_44", 31 0, L_0x600002f14be0;  1 drivers
L_0x138050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c35e60_0 .net *"_ivl_47", 23 0, L_0x138050250;  1 drivers
L_0x138050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c35ef0_0 .net/2u *"_ivl_48", 31 0, L_0x138050298;  1 drivers
v0x600002c35f80_0 .net *"_ivl_52", 31 0, L_0x600002f14aa0;  1 drivers
L_0x1380502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c36010_0 .net *"_ivl_55", 23 0, L_0x1380502e0;  1 drivers
L_0x138050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c360a0_0 .net/2u *"_ivl_56", 31 0, L_0x138050328;  1 drivers
L_0x138050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002c36130_0 .net/2u *"_ivl_76", 3 0, L_0x138050370;  1 drivers
v0x600002c361c0_0 .net *"_ivl_78", 0 0, L_0x600002f15400;  1 drivers
v0x600002c36250_0 .net *"_ivl_8", 31 0, L_0x600002f152c0;  1 drivers
L_0x1380503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002c362e0_0 .net/2u *"_ivl_80", 3 0, L_0x1380503b8;  1 drivers
v0x600002c36370_0 .net *"_ivl_82", 0 0, L_0x600002f154a0;  1 drivers
v0x600002c36400_0 .net *"_ivl_85", 0 0, L_0x60000350cbd0;  1 drivers
L_0x138050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002c36490_0 .net/2u *"_ivl_86", 3 0, L_0x138050400;  1 drivers
v0x600002c36520_0 .net *"_ivl_88", 0 0, L_0x600002f15540;  1 drivers
v0x600002c365b0_0 .net "all_done", 0 0, L_0x60000350d180;  1 drivers
v0x600002c36640_0 .net "busy", 0 0, L_0x60000350cc40;  alias, 1 drivers
v0x600002c366d0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c36760_0 .var "decoded_opcode", 7 0;
v0x600002c367f0_0 .var "decoded_subop", 7 0;
v0x600002c36880_0 .net "dma_clear", 0 0, L_0x600002f15360;  1 drivers
v0x600002c36910_0 .net "dma_cmd", 127 0, v0x600002c369a0_0;  alias, 1 drivers
v0x600002c369a0_0 .var "dma_cmd_reg", 127 0;
v0x600002c36a30_0 .net "dma_done", 0 0, L_0x600003530620;  alias, 1 drivers
v0x600002c36ac0_0 .net "dma_ready", 0 0, L_0x600002f1df40;  alias, 1 drivers
v0x600002c36b50_0 .net "dma_valid", 0 0, L_0x60000350cd20;  alias, 1 drivers
v0x600002c36be0_0 .var "dma_valid_reg", 0 0;
v0x600002c36c70_0 .net "done", 0 0, L_0x60000350caf0;  alias, 1 drivers
v0x600002c36d00_0 .var "done_reg", 0 0;
v0x600002c36d90_0 .net "error", 0 0, L_0x60000350ca10;  alias, 1 drivers
v0x600002c36e20_0 .var "error_reg", 0 0;
v0x600002c36eb0_0 .net "global_sync_in", 0 0, v0x600002c5cab0_0;  alias, 1 drivers
v0x600002c36f40_0 .net "imem_addr", 19 0, L_0x60000350cf50;  alias, 1 drivers
v0x600002c36fd0_0 .var "imem_addr_reg", 19 0;
v0x600002c37060_0 .net "imem_data", 127 0, v0x600002c583f0_0;  alias, 1 drivers
v0x600002c370f0_0 .net "imem_re", 0 0, L_0x60000350cfc0;  alias, 1 drivers
v0x600002c37180_0 .var "imem_re_reg", 0 0;
v0x600002c37210_0 .net "imem_valid", 0 0, L_0x60000350d9d0;  alias, 1 drivers
v0x600002c372a0_0 .var "instr_reg", 127 0;
v0x600002c37330_0 .net "loop_count", 15 0, L_0x600002f15180;  1 drivers
v0x600002c373c0 .array "loop_counter", 3 0, 15 0;
v0x600002c37450_0 .var "loop_sp", 1 0;
v0x600002c374e0 .array "loop_start_addr", 3 0, 19 0;
v0x600002c37570_0 .net "mxu_clear", 0 0, L_0x600002f14dc0;  1 drivers
v0x600002c37600_0 .net "mxu_cmd", 127 0, v0x600002c37690_0;  alias, 1 drivers
v0x600002c37690_0 .var "mxu_cmd_reg", 127 0;
v0x600002c37720_0 .net "mxu_done", 0 0, L_0x6000035302a0;  alias, 1 drivers
v0x600002c377b0_0 .net "mxu_ready", 0 0, L_0x600003530230;  alias, 1 drivers
v0x600002c37840_0 .net "mxu_valid", 0 0, L_0x60000350cee0;  alias, 1 drivers
v0x600002c378d0_0 .var "mxu_valid_reg", 0 0;
v0x600002c37960_0 .net "opcode", 7 0, L_0x600002f15040;  1 drivers
v0x600002c379f0_0 .var "pc", 19 0;
v0x600002c37a80_0 .var "pending_dma", 7 0;
v0x600002c37b10_0 .var "pending_mxu", 7 0;
v0x600002c37ba0_0 .var "pending_vpu", 7 0;
v0x600002c37c30_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c37cc0_0 .net "start", 0 0, v0x600002c5d7a0_0;  alias, 1 drivers
v0x600002c37d50_0 .net "start_pc", 19 0, v0x600002c5d830_0;  alias, 1 drivers
v0x600002c37de0_0 .var "state", 3 0;
v0x600002c37e70_0 .net "subop", 7 0, L_0x600002f150e0;  1 drivers
v0x600002c37f00_0 .net "sync_grant", 0 0, v0x600002c5d3b0_0;  alias, 1 drivers
v0x600002c38000_0 .net "sync_mask", 7 0, L_0x600002f15220;  1 drivers
v0x600002c38090_0 .net "sync_request", 0 0, L_0x60000350ca80;  alias, 1 drivers
v0x600002c38120_0 .var "sync_request_reg", 0 0;
v0x600002c381b0_0 .net "vpu_clear", 0 0, L_0x600002f14b40;  1 drivers
v0x600002c38240_0 .net "vpu_cmd", 127 0, v0x600002c382d0_0;  alias, 1 drivers
v0x600002c382d0_0 .var "vpu_cmd_reg", 127 0;
v0x600002c38360_0 .net "vpu_done", 0 0, L_0x6000035303f0;  alias, 1 drivers
v0x600002c383f0_0 .net "vpu_ready", 0 0, L_0x600002f1da40;  alias, 1 drivers
v0x600002c38480_0 .net "vpu_valid", 0 0, L_0x60000350ce00;  alias, 1 drivers
v0x600002c38510_0 .var "vpu_valid_reg", 0 0;
L_0x600002f15040 .part v0x600002c583f0_0, 120, 8;
L_0x600002f150e0 .part v0x600002c583f0_0, 112, 8;
L_0x600002f15180 .part v0x600002c583f0_0, 32, 16;
L_0x600002f15220 .part v0x600002c583f0_0, 104, 8;
L_0x600002f152c0 .concat [ 8 24 0 0], v0x600002c37b10_0, L_0x138050010;
L_0x600002f14140 .cmp/eq 32, L_0x600002f152c0, L_0x138050058;
L_0x600002f141e0 .concat [ 8 24 0 0], v0x600002c37ba0_0, L_0x1380500a0;
L_0x600002f14320 .cmp/eq 32, L_0x600002f141e0, L_0x1380500e8;
L_0x600002f14500 .concat [ 8 24 0 0], v0x600002c37a80_0, L_0x138050130;
L_0x600002f14000 .cmp/eq 32, L_0x600002f14500, L_0x138050178;
L_0x600002f143c0 .concat [ 8 24 0 0], v0x600002c37b10_0, L_0x1380501c0;
L_0x600002f14dc0 .cmp/eq 32, L_0x600002f143c0, L_0x138050208;
L_0x600002f14be0 .concat [ 8 24 0 0], v0x600002c37ba0_0, L_0x138050250;
L_0x600002f14b40 .cmp/eq 32, L_0x600002f14be0, L_0x138050298;
L_0x600002f14aa0 .concat [ 8 24 0 0], v0x600002c37a80_0, L_0x1380502e0;
L_0x600002f15360 .cmp/eq 32, L_0x600002f14aa0, L_0x138050328;
L_0x600002f15400 .cmp/ne 4, v0x600002c37de0_0, L_0x138050370;
L_0x600002f154a0 .cmp/ne 4, v0x600002c37de0_0, L_0x1380503b8;
L_0x600002f15540 .cmp/ne 4, v0x600002c37de0_0, L_0x138050400;
S_0x145791570 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x145793bc0;
 .timescale 0 0;
v0x600002c354d0_0 .var/i "i", 31 0;
S_0x14578ef20 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x145770380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14578c8d0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14578c910 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14578c950 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14578c990 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14578c9d0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14578ca10 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14578ca50 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14578ca90 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003507100 .functor OR 1, L_0x600002f1ad00, L_0x600002f1ada0, C4<0>, C4<0>;
L_0x600003507090 .functor AND 1, L_0x600002f1ae40, v0x600002c59710_0, C4<1>, C4<1>;
L_0x600003507020 .functor AND 1, L_0x600003507090, L_0x600002f1aee0, C4<1>, C4<1>;
L_0x600003506f40 .functor OR 1, L_0x600003507100, L_0x600003507020, C4<0>, C4<0>;
L_0x600003506fb0 .functor BUFZ 1, L_0x600003506f40, C4<0>, C4<0>, C4<0>;
L_0x600003530000 .functor AND 1, L_0x600002f1af80, L_0x600002f1b020, C4<1>, C4<1>;
L_0x600003530070 .functor AND 1, L_0x600002f1b200, L_0x600002f1b2a0, C4<1>, C4<1>;
L_0x6000035300e0 .functor AND 1, L_0x600003530070, L_0x600002f1b480, C4<1>, C4<1>;
v0x600002c2ed90_0 .net *"_ivl_101", 0 0, L_0x600002f1b480;  1 drivers
L_0x138052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c2ee20_0 .net/2u *"_ivl_37", 2 0, L_0x138052188;  1 drivers
v0x600002c2eeb0_0 .net *"_ivl_39", 0 0, L_0x600002f1ad00;  1 drivers
L_0x1380521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002c2ef40_0 .net/2u *"_ivl_41", 2 0, L_0x1380521d0;  1 drivers
v0x600002c2efd0_0 .net *"_ivl_43", 0 0, L_0x600002f1ada0;  1 drivers
v0x600002c2f060_0 .net *"_ivl_46", 0 0, L_0x600003507100;  1 drivers
L_0x138052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c2f0f0_0 .net/2u *"_ivl_47", 2 0, L_0x138052218;  1 drivers
v0x600002c2f180_0 .net *"_ivl_49", 0 0, L_0x600002f1ae40;  1 drivers
v0x600002c2f210_0 .net *"_ivl_52", 0 0, L_0x600003507090;  1 drivers
v0x600002c2f2a0_0 .net *"_ivl_54", 0 0, L_0x600002f1aee0;  1 drivers
v0x600002c2f330_0 .net *"_ivl_56", 0 0, L_0x600003507020;  1 drivers
L_0x138052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c2f3c0_0 .net/2u *"_ivl_61", 2 0, L_0x138052260;  1 drivers
v0x600002c2f450_0 .net *"_ivl_63", 0 0, L_0x600002f1af80;  1 drivers
L_0x1380522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002c2f4e0_0 .net/2u *"_ivl_65", 2 0, L_0x1380522a8;  1 drivers
v0x600002c2f570_0 .net *"_ivl_67", 0 0, L_0x600002f1b020;  1 drivers
L_0x1380522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002c2f600_0 .net/2u *"_ivl_71", 2 0, L_0x1380522f0;  1 drivers
L_0x138052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c2f690_0 .net/2u *"_ivl_75", 2 0, L_0x138052338;  1 drivers
L_0x1380523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002c2f720_0 .net/2u *"_ivl_81", 2 0, L_0x1380523c8;  1 drivers
v0x600002c2f7b0_0 .net *"_ivl_83", 0 0, L_0x600002f1b200;  1 drivers
v0x600002c2f840_0 .net *"_ivl_85", 0 0, L_0x600002f1b2a0;  1 drivers
v0x600002c2f8d0_0 .net *"_ivl_88", 0 0, L_0x600003530070;  1 drivers
v0x600002c2f960_0 .net *"_ivl_89", 31 0, L_0x600002f1b340;  1 drivers
L_0x138052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2f9f0_0 .net *"_ivl_92", 15 0, L_0x138052410;  1 drivers
L_0x138052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002c2fa80_0 .net *"_ivl_93", 31 0, L_0x138052a88;  1 drivers
L_0x138052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002c2fb10_0 .net/2u *"_ivl_97", 31 0, L_0x138052458;  1 drivers
v0x600002c2fba0_0 .net *"_ivl_99", 31 0, L_0x600002f1b3e0;  1 drivers
v0x600002c2fc30_0 .net "act_data", 31 0, v0x600002c570f0_0;  1 drivers
v0x600002c2fcc0 .array "act_h", 19 0;
v0x600002c2fcc0_0 .net v0x600002c2fcc0 0, 7 0, L_0x60000350c8c0; 1 drivers
v0x600002c2fcc0_1 .net v0x600002c2fcc0 1, 7 0, v0x600002c39680_0; 1 drivers
v0x600002c2fcc0_2 .net v0x600002c2fcc0 2, 7 0, v0x600002c3abe0_0; 1 drivers
v0x600002c2fcc0_3 .net v0x600002c2fcc0 3, 7 0, v0x600002c3c1b0_0; 1 drivers
v0x600002c2fcc0_4 .net v0x600002c2fcc0 4, 7 0, v0x600002c3d710_0; 1 drivers
v0x600002c2fcc0_5 .net v0x600002c2fcc0 5, 7 0, L_0x60000350c770; 1 drivers
v0x600002c2fcc0_6 .net v0x600002c2fcc0 6, 7 0, v0x600002c3ec70_0; 1 drivers
v0x600002c2fcc0_7 .net v0x600002c2fcc0 7, 7 0, v0x600002c20240_0; 1 drivers
v0x600002c2fcc0_8 .net v0x600002c2fcc0 8, 7 0, v0x600002c217a0_0; 1 drivers
v0x600002c2fcc0_9 .net v0x600002c2fcc0 9, 7 0, v0x600002c22d00_0; 1 drivers
v0x600002c2fcc0_10 .net v0x600002c2fcc0 10, 7 0, L_0x60000350c7e0; 1 drivers
v0x600002c2fcc0_11 .net v0x600002c2fcc0 11, 7 0, v0x600002c242d0_0; 1 drivers
v0x600002c2fcc0_12 .net v0x600002c2fcc0 12, 7 0, v0x600002c25830_0; 1 drivers
v0x600002c2fcc0_13 .net v0x600002c2fcc0 13, 7 0, v0x600002c26d90_0; 1 drivers
v0x600002c2fcc0_14 .net v0x600002c2fcc0 14, 7 0, v0x600002c28360_0; 1 drivers
v0x600002c2fcc0_15 .net v0x600002c2fcc0 15, 7 0, L_0x60000350c690; 1 drivers
v0x600002c2fcc0_16 .net v0x600002c2fcc0 16, 7 0, v0x600002c298c0_0; 1 drivers
v0x600002c2fcc0_17 .net v0x600002c2fcc0 17, 7 0, v0x600002c2ae20_0; 1 drivers
v0x600002c2fcc0_18 .net v0x600002c2fcc0 18, 7 0, v0x600002c2c3f0_0; 1 drivers
v0x600002c2fcc0_19 .net v0x600002c2fcc0 19, 7 0, v0x600002c2d950_0; 1 drivers
v0x600002c2fd50_0 .net "act_ready", 0 0, L_0x600002f1b160;  1 drivers
v0x600002c2fde0_0 .net "act_valid", 0 0, v0x600002c57210_0;  1 drivers
v0x600002c2fe70_0 .net "busy", 0 0, L_0x600003530000;  alias, 1 drivers
v0x600002c2ff00_0 .net "cfg_k_tiles", 15 0, L_0x600002f15a40;  alias, 1 drivers
L_0x1380524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002c50000_0 .net "clear_acc", 0 0, L_0x1380524a0;  1 drivers
v0x600002c50090_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c50120_0 .var "cycle_count", 15 0;
v0x600002c501b0_0 .var "cycle_count_next", 15 0;
v0x600002c385a0_5 .array/port v0x600002c385a0, 5;
v0x600002c50240 .array "deskew_output", 3 0;
v0x600002c50240_0 .net v0x600002c50240 0, 31 0, v0x600002c385a0_5; 1 drivers
v0x600002c386c0_3 .array/port v0x600002c386c0, 3;
v0x600002c50240_1 .net v0x600002c50240 1, 31 0, v0x600002c386c0_3; 1 drivers
v0x600002c387e0_1 .array/port v0x600002c387e0, 1;
v0x600002c50240_2 .net v0x600002c50240 2, 31 0, v0x600002c387e0_1; 1 drivers
v0x600002c50240_3 .net v0x600002c50240 3, 31 0, L_0x600003506a70; 1 drivers
v0x600002c502d0_0 .net "done", 0 0, L_0x600002f1b0c0;  alias, 1 drivers
L_0x138052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002c50360_0 .net "drain_delay", 15 0, L_0x138052380;  1 drivers
v0x600002c503f0_0 .net "pe_enable", 0 0, L_0x600003506f40;  1 drivers
v0x600002c50480 .array "psum_bottom", 3 0;
v0x600002c50480_0 .net v0x600002c50480 0, 31 0, L_0x60000350b8e0; 1 drivers
v0x600002c50480_1 .net v0x600002c50480 1, 31 0, L_0x60000350b800; 1 drivers
v0x600002c50480_2 .net v0x600002c50480 2, 31 0, L_0x6000035068b0; 1 drivers
v0x600002c50480_3 .net v0x600002c50480 3, 31 0, L_0x600003506990; 1 drivers
L_0x138050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c50510 .array "psum_v", 19 0;
v0x600002c50510_0 .net v0x600002c50510 0, 31 0, L_0x138050568; 1 drivers
L_0x1380505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c50510_1 .net v0x600002c50510 1, 31 0, L_0x1380505b0; 1 drivers
L_0x1380505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c50510_2 .net v0x600002c50510 2, 31 0, L_0x1380505f8; 1 drivers
L_0x138050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c50510_3 .net v0x600002c50510 3, 31 0, L_0x138050640; 1 drivers
v0x600002c50510_4 .net v0x600002c50510 4, 31 0, v0x600002c39b90_0; 1 drivers
v0x600002c50510_5 .net v0x600002c50510 5, 31 0, v0x600002c3b0f0_0; 1 drivers
v0x600002c50510_6 .net v0x600002c50510 6, 31 0, v0x600002c3c6c0_0; 1 drivers
v0x600002c50510_7 .net v0x600002c50510 7, 31 0, v0x600002c3dc20_0; 1 drivers
v0x600002c50510_8 .net v0x600002c50510 8, 31 0, v0x600002c3f180_0; 1 drivers
v0x600002c50510_9 .net v0x600002c50510 9, 31 0, v0x600002c20750_0; 1 drivers
v0x600002c50510_10 .net v0x600002c50510 10, 31 0, v0x600002c21cb0_0; 1 drivers
v0x600002c50510_11 .net v0x600002c50510 11, 31 0, v0x600002c23210_0; 1 drivers
v0x600002c50510_12 .net v0x600002c50510 12, 31 0, v0x600002c247e0_0; 1 drivers
v0x600002c50510_13 .net v0x600002c50510 13, 31 0, v0x600002c25d40_0; 1 drivers
v0x600002c50510_14 .net v0x600002c50510 14, 31 0, v0x600002c272a0_0; 1 drivers
v0x600002c50510_15 .net v0x600002c50510 15, 31 0, v0x600002c28870_0; 1 drivers
v0x600002c50510_16 .net v0x600002c50510 16, 31 0, v0x600002c29dd0_0; 1 drivers
v0x600002c50510_17 .net v0x600002c50510 17, 31 0, v0x600002c2b330_0; 1 drivers
v0x600002c50510_18 .net v0x600002c50510 18, 31 0, v0x600002c2c900_0; 1 drivers
v0x600002c50510_19 .net v0x600002c50510 19, 31 0, v0x600002c2de60_0; 1 drivers
v0x600002c505a0_0 .net "result_data", 127 0, L_0x600002f1ac60;  alias, 1 drivers
L_0x1380524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002c50630_0 .net "result_ready", 0 0, L_0x1380524e8;  1 drivers
v0x600002c506c0_0 .net "result_valid", 0 0, L_0x6000035300e0;  alias, 1 drivers
v0x600002c50750_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c507e0_0 .net "skew_enable", 0 0, L_0x600003506fb0;  1 drivers
v0x600002c50870 .array "skew_input", 3 0;
v0x600002c50870_0 .net v0x600002c50870 0, 7 0, L_0x600002f15b80; 1 drivers
v0x600002c50870_1 .net v0x600002c50870 1, 7 0, L_0x600002f15cc0; 1 drivers
v0x600002c50870_2 .net v0x600002c50870 2, 7 0, L_0x600002f15e00; 1 drivers
v0x600002c50870_3 .net v0x600002c50870 3, 7 0, L_0x600002f15f40; 1 drivers
v0x600002c50900 .array "skew_output", 3 0;
v0x600002c50900_0 .net v0x600002c50900 0, 7 0, v0x600002c38900_0; 1 drivers
v0x600002c50900_1 .net v0x600002c50900 1, 7 0, v0x600002c38bd0_0; 1 drivers
v0x600002c50900_2 .net v0x600002c50900 2, 7 0, v0x600002c38ea0_0; 1 drivers
v0x600002c50900_3 .net v0x600002c50900 3, 7 0, v0x600002c39170_0; 1 drivers
v0x600002c50990_0 .net "start", 0 0, v0x600002c59710_0;  1 drivers
v0x600002c50a20_0 .var "state", 2 0;
v0x600002c50ab0_0 .var "state_next", 2 0;
v0x600002c50b40_0 .net "weight_load_col", 1 0, v0x600002c5abe0_0;  1 drivers
v0x600002c50bd0_0 .net "weight_load_data", 31 0, L_0x600002f1b520;  1 drivers
v0x600002c50c60_0 .net "weight_load_en", 0 0, v0x600002c5ac70_0;  1 drivers
E_0x600000b7ec40/0 .event anyedge, v0x600002c50a20_0, v0x600002c50120_0, v0x600002c50990_0, v0x600002c50c60_0;
E_0x600000b7ec40/1 .event anyedge, v0x600002c2ff00_0, v0x600002c50360_0;
E_0x600000b7ec40 .event/or E_0x600000b7ec40/0, E_0x600000b7ec40/1;
L_0x600002f15ae0 .part v0x600002c570f0_0, 0, 8;
L_0x138050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002f15b80 .functor MUXZ 8, L_0x138050448, L_0x600002f15ae0, v0x600002c57210_0, C4<>;
L_0x600002f15c20 .part v0x600002c570f0_0, 8, 8;
L_0x138050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002f15cc0 .functor MUXZ 8, L_0x138050490, L_0x600002f15c20, v0x600002c57210_0, C4<>;
L_0x600002f15d60 .part v0x600002c570f0_0, 16, 8;
L_0x1380504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002f15e00 .functor MUXZ 8, L_0x1380504d8, L_0x600002f15d60, v0x600002c57210_0, C4<>;
L_0x600002f15ea0 .part v0x600002c570f0_0, 24, 8;
L_0x138050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002f15f40 .functor MUXZ 8, L_0x138050520, L_0x600002f15ea0, v0x600002c57210_0, C4<>;
L_0x600002f16120 .part L_0x600002f1b520, 0, 8;
L_0x600002f16940 .part L_0x600002f1b520, 0, 8;
L_0x600002f17160 .part L_0x600002f1b520, 0, 8;
L_0x600002f17980 .part L_0x600002f1b520, 0, 8;
L_0x600002f108c0 .part L_0x600002f1b520, 8, 8;
L_0x600002f133e0 .part L_0x600002f1b520, 8, 8;
L_0x600002f12d00 .part L_0x600002f1b520, 8, 8;
L_0x600002f11e00 .part L_0x600002f1b520, 8, 8;
L_0x600002f11720 .part L_0x600002f1b520, 16, 8;
L_0x600002f10dc0 .part L_0x600002f1b520, 16, 8;
L_0x600002f10be0 .part L_0x600002f1b520, 16, 8;
L_0x600002f18500 .part L_0x600002f1b520, 16, 8;
L_0x600002f18d20 .part L_0x600002f1b520, 24, 8;
L_0x600002f19540 .part L_0x600002f1b520, 24, 8;
L_0x600002f19d60 .part L_0x600002f1b520, 24, 8;
L_0x600002f1a580 .part L_0x600002f1b520, 24, 8;
L_0x600002f1ac60 .concat8 [ 32 32 32 32], L_0x600003507e90, L_0x600003507a30, L_0x6000035075d0, L_0x600003507170;
L_0x600002f1ad00 .cmp/eq 3, v0x600002c50a20_0, L_0x138052188;
L_0x600002f1ada0 .cmp/eq 3, v0x600002c50a20_0, L_0x1380521d0;
L_0x600002f1ae40 .cmp/eq 3, v0x600002c50a20_0, L_0x138052218;
L_0x600002f1aee0 .reduce/nor v0x600002c5ac70_0;
L_0x600002f1af80 .cmp/ne 3, v0x600002c50a20_0, L_0x138052260;
L_0x600002f1b020 .cmp/ne 3, v0x600002c50a20_0, L_0x1380522a8;
L_0x600002f1b0c0 .cmp/eq 3, v0x600002c50a20_0, L_0x1380522f0;
L_0x600002f1b160 .cmp/eq 3, v0x600002c50a20_0, L_0x138052338;
L_0x600002f1b200 .cmp/eq 3, v0x600002c50a20_0, L_0x1380523c8;
L_0x600002f1b2a0 .cmp/ge 16, v0x600002c50120_0, L_0x138052380;
L_0x600002f1b340 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138052410;
L_0x600002f1b3e0 .arith/sum 32, L_0x138052a88, L_0x138052458;
L_0x600002f1b480 .cmp/gt 32, L_0x600002f1b3e0, L_0x600002f1b340;
S_0x145787c30 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600003031980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000030319c0 .param/l "col" 1 7 248, +C4<00>;
L_0x60000350b8e0 .functor BUFZ 32, v0x600002c29dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1457855e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x145787c30;
 .timescale 0 0;
v0x600002c385a0 .array "delay_stages", 5 0, 31 0;
v0x600002c38630_0 .var/i "i", 31 0;
S_0x145782f90 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600003031a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600003031a40 .param/l "col" 1 7 248, +C4<01>;
L_0x60000350b800 .functor BUFZ 32, v0x600002c2b330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x145780940 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x145782f90;
 .timescale 0 0;
v0x600002c386c0 .array "delay_stages", 3 0, 31 0;
v0x600002c38750_0 .var/i "i", 31 0;
S_0x14577e2f0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600003031a80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600003031ac0 .param/l "col" 1 7 248, +C4<010>;
L_0x6000035068b0 .functor BUFZ 32, v0x600002c2c900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14577bca0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14577e2f0;
 .timescale 0 0;
v0x600002c387e0 .array "delay_stages", 1 0, 31 0;
v0x600002c38870_0 .var/i "i", 31 0;
S_0x145779650 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600003031b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600003031b40 .param/l "col" 1 7 248, +C4<011>;
L_0x600003506990 .functor BUFZ 32, v0x600002c2de60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x145777000 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x145779650;
 .timescale 0 0;
L_0x600003506a70 .functor BUFZ 32, L_0x600003506990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1457749b0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b7eec0 .param/l "row" 1 7 142, +C4<00>;
v0x600002c38990_0 .net *"_ivl_1", 7 0, L_0x600002f15ae0;  1 drivers
v0x600002c38a20_0 .net/2u *"_ivl_2", 7 0, L_0x138050448;  1 drivers
S_0x145772360 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x1457749b0;
 .timescale 0 0;
v0x600002c38900_0 .var "out_reg", 7 0;
S_0x14571faf0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b7ef40 .param/l "row" 1 7 142, +C4<01>;
v0x600002c38c60_0 .net *"_ivl_1", 7 0, L_0x600002f15c20;  1 drivers
v0x600002c38cf0_0 .net/2u *"_ivl_2", 7 0, L_0x138050490;  1 drivers
S_0x14571fc60 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14571faf0;
 .timescale 0 0;
v0x600002c38ab0 .array "delay_stages", 0 0, 7 0;
v0x600002c38b40_0 .var/i "i", 31 0;
v0x600002c38bd0_0 .var "out_reg", 7 0;
S_0x14570ad00 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b7efc0 .param/l "row" 1 7 142, +C4<010>;
v0x600002c38f30_0 .net *"_ivl_1", 7 0, L_0x600002f15d60;  1 drivers
v0x600002c38fc0_0 .net/2u *"_ivl_2", 7 0, L_0x1380504d8;  1 drivers
S_0x14570ae70 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14570ad00;
 .timescale 0 0;
v0x600002c38d80 .array "delay_stages", 1 0, 7 0;
v0x600002c38e10_0 .var/i "i", 31 0;
v0x600002c38ea0_0 .var "out_reg", 7 0;
S_0x145718ea0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b7f040 .param/l "row" 1 7 142, +C4<011>;
v0x600002c39200_0 .net *"_ivl_1", 7 0, L_0x600002f15ea0;  1 drivers
v0x600002c39290_0 .net/2u *"_ivl_2", 7 0, L_0x138050520;  1 drivers
S_0x145719010 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x145718ea0;
 .timescale 0 0;
v0x600002c39050 .array "delay_stages", 2 0, 7 0;
v0x600002c390e0_0 .var/i "i", 31 0;
v0x600002c39170_0 .var "out_reg", 7 0;
S_0x14571b300 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b7ee80 .param/l "row" 1 7 213, +C4<00>;
S_0x14571b470 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14571b300;
 .timescale 0 0;
P_0x600000b7f100 .param/l "col" 1 7 214, +C4<00>;
L_0x60000350c700 .functor AND 1, v0x600002c5ac70_0, L_0x600002f16080, C4<1>, C4<1>;
L_0x60000350c5b0 .functor AND 1, L_0x600002f16260, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350c620 .functor OR 1, L_0x600002f161c0, L_0x60000350c5b0, C4<0>, C4<0>;
L_0x60000350c4d0 .functor AND 1, L_0x1380524a0, L_0x60000350c620, C4<1>, C4<1>;
L_0x60000350c540 .functor AND 1, L_0x60000350c4d0, L_0x600002f163a0, C4<1>, C4<1>;
v0x600002c39e60_0 .net *"_ivl_0", 2 0, L_0x600002f15fe0;  1 drivers
L_0x138050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c39ef0_0 .net/2u *"_ivl_11", 2 0, L_0x138050718;  1 drivers
v0x600002c39f80_0 .net *"_ivl_13", 0 0, L_0x600002f161c0;  1 drivers
L_0x138050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a010_0 .net/2u *"_ivl_15", 2 0, L_0x138050760;  1 drivers
v0x600002c3a0a0_0 .net *"_ivl_17", 0 0, L_0x600002f16260;  1 drivers
v0x600002c3a130_0 .net *"_ivl_20", 0 0, L_0x60000350c5b0;  1 drivers
v0x600002c3a1c0_0 .net *"_ivl_22", 0 0, L_0x60000350c620;  1 drivers
v0x600002c3a250_0 .net *"_ivl_24", 0 0, L_0x60000350c4d0;  1 drivers
v0x600002c3a2e0_0 .net *"_ivl_25", 31 0, L_0x600002f16300;  1 drivers
L_0x1380507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a370_0 .net *"_ivl_28", 15 0, L_0x1380507a8;  1 drivers
L_0x1380507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a400_0 .net/2u *"_ivl_29", 31 0, L_0x1380507f0;  1 drivers
L_0x138050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c3a490_0 .net *"_ivl_3", 0 0, L_0x138050688;  1 drivers
v0x600002c3a520_0 .net *"_ivl_31", 0 0, L_0x600002f163a0;  1 drivers
L_0x1380506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c3a5b0_0 .net/2u *"_ivl_4", 2 0, L_0x1380506d0;  1 drivers
v0x600002c3a640_0 .net *"_ivl_6", 0 0, L_0x600002f16080;  1 drivers
v0x600002c3a6d0_0 .net "do_clear", 0 0, L_0x60000350c540;  1 drivers
v0x600002c3a760_0 .net "load_weight", 0 0, L_0x60000350c700;  1 drivers
v0x600002c3a7f0_0 .net "weight_in", 7 0, L_0x600002f16120;  1 drivers
L_0x600002f15fe0 .concat [ 2 1 0 0], v0x600002c5abe0_0, L_0x138050688;
L_0x600002f16080 .cmp/eq 3, L_0x600002f15fe0, L_0x1380506d0;
L_0x600002f161c0 .cmp/eq 3, v0x600002c50a20_0, L_0x138050718;
L_0x600002f16260 .cmp/eq 3, v0x600002c50a20_0, L_0x138050760;
L_0x600002f16300 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x1380507a8;
L_0x600002f163a0 .cmp/eq 32, L_0x600002f16300, L_0x1380507f0;
S_0x14570f1a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14571b470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003031c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003031c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c39320_0 .net *"_ivl_11", 0 0, L_0x600002f16620;  1 drivers
v0x600002c393b0_0 .net *"_ivl_12", 15 0, L_0x600002f166c0;  1 drivers
v0x600002c39440_0 .net/s *"_ivl_4", 15 0, L_0x600002f16440;  1 drivers
v0x600002c394d0_0 .net/s *"_ivl_6", 15 0, L_0x600002f164e0;  1 drivers
v0x600002c39560_0 .net/s "a_signed", 7 0, v0x600002c39710_0;  1 drivers
v0x600002c395f0_0 .net "act_in", 7 0, L_0x60000350c8c0;  alias, 1 drivers
v0x600002c39680_0 .var "act_out", 7 0;
v0x600002c39710_0 .var "act_reg", 7 0;
v0x600002c397a0_0 .net "clear_acc", 0 0, L_0x60000350c540;  alias, 1 drivers
v0x600002c39830_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c398c0_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c39950_0 .net "load_weight", 0 0, L_0x60000350c700;  alias, 1 drivers
v0x600002c399e0_0 .net/s "product", 15 0, L_0x600002f16580;  1 drivers
v0x600002c39a70_0 .net/s "product_ext", 31 0, L_0x600002f16760;  1 drivers
v0x600002c39b00_0 .net "psum_in", 31 0, L_0x138050568;  alias, 1 drivers
v0x600002c39b90_0 .var "psum_out", 31 0;
v0x600002c39c20_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c39cb0_0 .net/s "w_signed", 7 0, v0x600002c39dd0_0;  1 drivers
v0x600002c39d40_0 .net "weight_in", 7 0, L_0x600002f16120;  alias, 1 drivers
v0x600002c39dd0_0 .var "weight_reg", 7 0;
L_0x600002f16440 .extend/s 16, v0x600002c39710_0;
L_0x600002f164e0 .extend/s 16, v0x600002c39dd0_0;
L_0x600002f16580 .arith/mult 16, L_0x600002f16440, L_0x600002f164e0;
L_0x600002f16620 .part L_0x600002f16580, 15, 1;
LS_0x600002f166c0_0_0 .concat [ 1 1 1 1], L_0x600002f16620, L_0x600002f16620, L_0x600002f16620, L_0x600002f16620;
LS_0x600002f166c0_0_4 .concat [ 1 1 1 1], L_0x600002f16620, L_0x600002f16620, L_0x600002f16620, L_0x600002f16620;
LS_0x600002f166c0_0_8 .concat [ 1 1 1 1], L_0x600002f16620, L_0x600002f16620, L_0x600002f16620, L_0x600002f16620;
LS_0x600002f166c0_0_12 .concat [ 1 1 1 1], L_0x600002f16620, L_0x600002f16620, L_0x600002f16620, L_0x600002f16620;
L_0x600002f166c0 .concat [ 4 4 4 4], LS_0x600002f166c0_0_0, LS_0x600002f166c0_0_4, LS_0x600002f166c0_0_8, LS_0x600002f166c0_0_12;
L_0x600002f16760 .concat [ 16 16 0 0], L_0x600002f16580, L_0x600002f166c0;
S_0x14570f310 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14571b300;
 .timescale 0 0;
P_0x600000b7f280 .param/l "col" 1 7 214, +C4<01>;
L_0x60000350c310 .functor AND 1, v0x600002c5ac70_0, L_0x600002f168a0, C4<1>, C4<1>;
L_0x60000350c380 .functor AND 1, L_0x600002f16a80, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350d730 .functor OR 1, L_0x600002f169e0, L_0x60000350c380, C4<0>, C4<0>;
L_0x60000350d3b0 .functor AND 1, L_0x1380524a0, L_0x60000350d730, C4<1>, C4<1>;
L_0x60000350d340 .functor AND 1, L_0x60000350d3b0, L_0x600002f16bc0, C4<1>, C4<1>;
v0x600002c3b3c0_0 .net *"_ivl_0", 2 0, L_0x600002f16800;  1 drivers
L_0x1380508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c3b450_0 .net/2u *"_ivl_11", 2 0, L_0x1380508c8;  1 drivers
v0x600002c3b4e0_0 .net *"_ivl_13", 0 0, L_0x600002f169e0;  1 drivers
L_0x138050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c3b570_0 .net/2u *"_ivl_15", 2 0, L_0x138050910;  1 drivers
v0x600002c3b600_0 .net *"_ivl_17", 0 0, L_0x600002f16a80;  1 drivers
v0x600002c3b690_0 .net *"_ivl_20", 0 0, L_0x60000350c380;  1 drivers
v0x600002c3b720_0 .net *"_ivl_22", 0 0, L_0x60000350d730;  1 drivers
v0x600002c3b7b0_0 .net *"_ivl_24", 0 0, L_0x60000350d3b0;  1 drivers
v0x600002c3b840_0 .net *"_ivl_25", 31 0, L_0x600002f16b20;  1 drivers
L_0x138050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3b8d0_0 .net *"_ivl_28", 15 0, L_0x138050958;  1 drivers
L_0x1380509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3b960_0 .net/2u *"_ivl_29", 31 0, L_0x1380509a0;  1 drivers
L_0x138050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c3b9f0_0 .net *"_ivl_3", 0 0, L_0x138050838;  1 drivers
v0x600002c3ba80_0 .net *"_ivl_31", 0 0, L_0x600002f16bc0;  1 drivers
L_0x138050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c3bb10_0 .net/2u *"_ivl_4", 2 0, L_0x138050880;  1 drivers
v0x600002c3bba0_0 .net *"_ivl_6", 0 0, L_0x600002f168a0;  1 drivers
v0x600002c3bc30_0 .net "do_clear", 0 0, L_0x60000350d340;  1 drivers
v0x600002c3bcc0_0 .net "load_weight", 0 0, L_0x60000350c310;  1 drivers
v0x600002c3bd50_0 .net "weight_in", 7 0, L_0x600002f16940;  1 drivers
L_0x600002f16800 .concat [ 2 1 0 0], v0x600002c5abe0_0, L_0x138050838;
L_0x600002f168a0 .cmp/eq 3, L_0x600002f16800, L_0x138050880;
L_0x600002f169e0 .cmp/eq 3, v0x600002c50a20_0, L_0x1380508c8;
L_0x600002f16a80 .cmp/eq 3, v0x600002c50a20_0, L_0x138050910;
L_0x600002f16b20 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138050958;
L_0x600002f16bc0 .cmp/eq 32, L_0x600002f16b20, L_0x1380509a0;
S_0x145715360 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14570f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003031c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003031cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c3a880_0 .net *"_ivl_11", 0 0, L_0x600002f16e40;  1 drivers
v0x600002c3a910_0 .net *"_ivl_12", 15 0, L_0x600002f16ee0;  1 drivers
v0x600002c3a9a0_0 .net/s *"_ivl_4", 15 0, L_0x600002f16c60;  1 drivers
v0x600002c3aa30_0 .net/s *"_ivl_6", 15 0, L_0x600002f16d00;  1 drivers
v0x600002c3aac0_0 .net/s "a_signed", 7 0, v0x600002c3ac70_0;  1 drivers
v0x600002c3ab50_0 .net "act_in", 7 0, v0x600002c39680_0;  alias, 1 drivers
v0x600002c3abe0_0 .var "act_out", 7 0;
v0x600002c3ac70_0 .var "act_reg", 7 0;
v0x600002c3ad00_0 .net "clear_acc", 0 0, L_0x60000350d340;  alias, 1 drivers
v0x600002c3ad90_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c3ae20_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c3aeb0_0 .net "load_weight", 0 0, L_0x60000350c310;  alias, 1 drivers
v0x600002c3af40_0 .net/s "product", 15 0, L_0x600002f16da0;  1 drivers
v0x600002c3afd0_0 .net/s "product_ext", 31 0, L_0x600002f16f80;  1 drivers
v0x600002c3b060_0 .net "psum_in", 31 0, L_0x1380505b0;  alias, 1 drivers
v0x600002c3b0f0_0 .var "psum_out", 31 0;
v0x600002c3b180_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c3b210_0 .net/s "w_signed", 7 0, v0x600002c3b330_0;  1 drivers
v0x600002c3b2a0_0 .net "weight_in", 7 0, L_0x600002f16940;  alias, 1 drivers
v0x600002c3b330_0 .var "weight_reg", 7 0;
L_0x600002f16c60 .extend/s 16, v0x600002c3ac70_0;
L_0x600002f16d00 .extend/s 16, v0x600002c3b330_0;
L_0x600002f16da0 .arith/mult 16, L_0x600002f16c60, L_0x600002f16d00;
L_0x600002f16e40 .part L_0x600002f16da0, 15, 1;
LS_0x600002f16ee0_0_0 .concat [ 1 1 1 1], L_0x600002f16e40, L_0x600002f16e40, L_0x600002f16e40, L_0x600002f16e40;
LS_0x600002f16ee0_0_4 .concat [ 1 1 1 1], L_0x600002f16e40, L_0x600002f16e40, L_0x600002f16e40, L_0x600002f16e40;
LS_0x600002f16ee0_0_8 .concat [ 1 1 1 1], L_0x600002f16e40, L_0x600002f16e40, L_0x600002f16e40, L_0x600002f16e40;
LS_0x600002f16ee0_0_12 .concat [ 1 1 1 1], L_0x600002f16e40, L_0x600002f16e40, L_0x600002f16e40, L_0x600002f16e40;
L_0x600002f16ee0 .concat [ 4 4 4 4], LS_0x600002f16ee0_0_0, LS_0x600002f16ee0_0_4, LS_0x600002f16ee0_0_8, LS_0x600002f16ee0_0_12;
L_0x600002f16f80 .concat [ 16 16 0 0], L_0x600002f16da0, L_0x600002f16ee0;
S_0x1457154d0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14571b300;
 .timescale 0 0;
P_0x600000b7f380 .param/l "col" 1 7 214, +C4<010>;
L_0x60000350db20 .functor AND 1, v0x600002c5ac70_0, L_0x600002f170c0, C4<1>, C4<1>;
L_0x60000350db90 .functor AND 1, L_0x600002f172a0, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350dc00 .functor OR 1, L_0x600002f17200, L_0x60000350db90, C4<0>, C4<0>;
L_0x60000350dc70 .functor AND 1, L_0x1380524a0, L_0x60000350dc00, C4<1>, C4<1>;
L_0x60000350dce0 .functor AND 1, L_0x60000350dc70, L_0x600002f173e0, C4<1>, C4<1>;
v0x600002c3c990_0 .net *"_ivl_0", 3 0, L_0x600002f17020;  1 drivers
L_0x138050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c3ca20_0 .net/2u *"_ivl_11", 2 0, L_0x138050a78;  1 drivers
v0x600002c3cab0_0 .net *"_ivl_13", 0 0, L_0x600002f17200;  1 drivers
L_0x138050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c3cb40_0 .net/2u *"_ivl_15", 2 0, L_0x138050ac0;  1 drivers
v0x600002c3cbd0_0 .net *"_ivl_17", 0 0, L_0x600002f172a0;  1 drivers
v0x600002c3cc60_0 .net *"_ivl_20", 0 0, L_0x60000350db90;  1 drivers
v0x600002c3ccf0_0 .net *"_ivl_22", 0 0, L_0x60000350dc00;  1 drivers
v0x600002c3cd80_0 .net *"_ivl_24", 0 0, L_0x60000350dc70;  1 drivers
v0x600002c3ce10_0 .net *"_ivl_25", 31 0, L_0x600002f17340;  1 drivers
L_0x138050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3cea0_0 .net *"_ivl_28", 15 0, L_0x138050b08;  1 drivers
L_0x138050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3cf30_0 .net/2u *"_ivl_29", 31 0, L_0x138050b50;  1 drivers
L_0x1380509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c3cfc0_0 .net *"_ivl_3", 1 0, L_0x1380509e8;  1 drivers
v0x600002c3d050_0 .net *"_ivl_31", 0 0, L_0x600002f173e0;  1 drivers
L_0x138050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002c3d0e0_0 .net/2u *"_ivl_4", 3 0, L_0x138050a30;  1 drivers
v0x600002c3d170_0 .net *"_ivl_6", 0 0, L_0x600002f170c0;  1 drivers
v0x600002c3d200_0 .net "do_clear", 0 0, L_0x60000350dce0;  1 drivers
v0x600002c3d290_0 .net "load_weight", 0 0, L_0x60000350db20;  1 drivers
v0x600002c3d320_0 .net "weight_in", 7 0, L_0x600002f17160;  1 drivers
L_0x600002f17020 .concat [ 2 2 0 0], v0x600002c5abe0_0, L_0x1380509e8;
L_0x600002f170c0 .cmp/eq 4, L_0x600002f17020, L_0x138050a30;
L_0x600002f17200 .cmp/eq 3, v0x600002c50a20_0, L_0x138050a78;
L_0x600002f172a0 .cmp/eq 3, v0x600002c50a20_0, L_0x138050ac0;
L_0x600002f17340 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138050b08;
L_0x600002f173e0 .cmp/eq 32, L_0x600002f17340, L_0x138050b50;
S_0x14579ccd0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1457154d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003031d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003031d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c3bde0_0 .net *"_ivl_11", 0 0, L_0x600002f17660;  1 drivers
v0x600002c3be70_0 .net *"_ivl_12", 15 0, L_0x600002f17700;  1 drivers
v0x600002c3bf00_0 .net/s *"_ivl_4", 15 0, L_0x600002f17480;  1 drivers
v0x600002c3c000_0 .net/s *"_ivl_6", 15 0, L_0x600002f17520;  1 drivers
v0x600002c3c090_0 .net/s "a_signed", 7 0, v0x600002c3c240_0;  1 drivers
v0x600002c3c120_0 .net "act_in", 7 0, v0x600002c3abe0_0;  alias, 1 drivers
v0x600002c3c1b0_0 .var "act_out", 7 0;
v0x600002c3c240_0 .var "act_reg", 7 0;
v0x600002c3c2d0_0 .net "clear_acc", 0 0, L_0x60000350dce0;  alias, 1 drivers
v0x600002c3c360_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c3c3f0_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c3c480_0 .net "load_weight", 0 0, L_0x60000350db20;  alias, 1 drivers
v0x600002c3c510_0 .net/s "product", 15 0, L_0x600002f175c0;  1 drivers
v0x600002c3c5a0_0 .net/s "product_ext", 31 0, L_0x600002f177a0;  1 drivers
v0x600002c3c630_0 .net "psum_in", 31 0, L_0x1380505f8;  alias, 1 drivers
v0x600002c3c6c0_0 .var "psum_out", 31 0;
v0x600002c3c750_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c3c7e0_0 .net/s "w_signed", 7 0, v0x600002c3c900_0;  1 drivers
v0x600002c3c870_0 .net "weight_in", 7 0, L_0x600002f17160;  alias, 1 drivers
v0x600002c3c900_0 .var "weight_reg", 7 0;
L_0x600002f17480 .extend/s 16, v0x600002c3c240_0;
L_0x600002f17520 .extend/s 16, v0x600002c3c900_0;
L_0x600002f175c0 .arith/mult 16, L_0x600002f17480, L_0x600002f17520;
L_0x600002f17660 .part L_0x600002f175c0, 15, 1;
LS_0x600002f17700_0_0 .concat [ 1 1 1 1], L_0x600002f17660, L_0x600002f17660, L_0x600002f17660, L_0x600002f17660;
LS_0x600002f17700_0_4 .concat [ 1 1 1 1], L_0x600002f17660, L_0x600002f17660, L_0x600002f17660, L_0x600002f17660;
LS_0x600002f17700_0_8 .concat [ 1 1 1 1], L_0x600002f17660, L_0x600002f17660, L_0x600002f17660, L_0x600002f17660;
LS_0x600002f17700_0_12 .concat [ 1 1 1 1], L_0x600002f17660, L_0x600002f17660, L_0x600002f17660, L_0x600002f17660;
L_0x600002f17700 .concat [ 4 4 4 4], LS_0x600002f17700_0_0, LS_0x600002f17700_0_4, LS_0x600002f17700_0_8, LS_0x600002f17700_0_12;
L_0x600002f177a0 .concat [ 16 16 0 0], L_0x600002f175c0, L_0x600002f17700;
S_0x14579ce40 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14571b300;
 .timescale 0 0;
P_0x600000b7f240 .param/l "col" 1 7 214, +C4<011>;
L_0x60000350de30 .functor AND 1, v0x600002c5ac70_0, L_0x600002f178e0, C4<1>, C4<1>;
L_0x60000350dea0 .functor AND 1, L_0x600002f17ac0, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350df10 .functor OR 1, L_0x600002f17a20, L_0x60000350dea0, C4<0>, C4<0>;
L_0x60000350df80 .functor AND 1, L_0x1380524a0, L_0x60000350df10, C4<1>, C4<1>;
L_0x60000350dff0 .functor AND 1, L_0x60000350df80, L_0x600002f17c00, C4<1>, C4<1>;
v0x600002c3def0_0 .net *"_ivl_0", 3 0, L_0x600002f17840;  1 drivers
L_0x138050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c3df80_0 .net/2u *"_ivl_11", 2 0, L_0x138050c28;  1 drivers
v0x600002c3e010_0 .net *"_ivl_13", 0 0, L_0x600002f17a20;  1 drivers
L_0x138050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c3e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x138050c70;  1 drivers
v0x600002c3e130_0 .net *"_ivl_17", 0 0, L_0x600002f17ac0;  1 drivers
v0x600002c3e1c0_0 .net *"_ivl_20", 0 0, L_0x60000350dea0;  1 drivers
v0x600002c3e250_0 .net *"_ivl_22", 0 0, L_0x60000350df10;  1 drivers
v0x600002c3e2e0_0 .net *"_ivl_24", 0 0, L_0x60000350df80;  1 drivers
v0x600002c3e370_0 .net *"_ivl_25", 31 0, L_0x600002f17b60;  1 drivers
L_0x138050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3e400_0 .net *"_ivl_28", 15 0, L_0x138050cb8;  1 drivers
L_0x138050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3e490_0 .net/2u *"_ivl_29", 31 0, L_0x138050d00;  1 drivers
L_0x138050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c3e520_0 .net *"_ivl_3", 1 0, L_0x138050b98;  1 drivers
v0x600002c3e5b0_0 .net *"_ivl_31", 0 0, L_0x600002f17c00;  1 drivers
L_0x138050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002c3e640_0 .net/2u *"_ivl_4", 3 0, L_0x138050be0;  1 drivers
v0x600002c3e6d0_0 .net *"_ivl_6", 0 0, L_0x600002f178e0;  1 drivers
v0x600002c3e760_0 .net "do_clear", 0 0, L_0x60000350dff0;  1 drivers
v0x600002c3e7f0_0 .net "load_weight", 0 0, L_0x60000350de30;  1 drivers
v0x600002c3e880_0 .net "weight_in", 7 0, L_0x600002f17980;  1 drivers
L_0x600002f17840 .concat [ 2 2 0 0], v0x600002c5abe0_0, L_0x138050b98;
L_0x600002f178e0 .cmp/eq 4, L_0x600002f17840, L_0x138050be0;
L_0x600002f17a20 .cmp/eq 3, v0x600002c50a20_0, L_0x138050c28;
L_0x600002f17ac0 .cmp/eq 3, v0x600002c50a20_0, L_0x138050c70;
L_0x600002f17b60 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138050cb8;
L_0x600002f17c00 .cmp/eq 32, L_0x600002f17b60, L_0x138050d00;
S_0x145797310 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14579ce40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003031e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003031ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c3d3b0_0 .net *"_ivl_11", 0 0, L_0x600002f17e80;  1 drivers
v0x600002c3d440_0 .net *"_ivl_12", 15 0, L_0x600002f17f20;  1 drivers
v0x600002c3d4d0_0 .net/s *"_ivl_4", 15 0, L_0x600002f17ca0;  1 drivers
v0x600002c3d560_0 .net/s *"_ivl_6", 15 0, L_0x600002f17d40;  1 drivers
v0x600002c3d5f0_0 .net/s "a_signed", 7 0, v0x600002c3d7a0_0;  1 drivers
v0x600002c3d680_0 .net "act_in", 7 0, v0x600002c3c1b0_0;  alias, 1 drivers
v0x600002c3d710_0 .var "act_out", 7 0;
v0x600002c3d7a0_0 .var "act_reg", 7 0;
v0x600002c3d830_0 .net "clear_acc", 0 0, L_0x60000350dff0;  alias, 1 drivers
v0x600002c3d8c0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c3d950_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c3d9e0_0 .net "load_weight", 0 0, L_0x60000350de30;  alias, 1 drivers
v0x600002c3da70_0 .net/s "product", 15 0, L_0x600002f17de0;  1 drivers
v0x600002c3db00_0 .net/s "product_ext", 31 0, L_0x600002f10640;  1 drivers
v0x600002c3db90_0 .net "psum_in", 31 0, L_0x138050640;  alias, 1 drivers
v0x600002c3dc20_0 .var "psum_out", 31 0;
v0x600002c3dcb0_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c3dd40_0 .net/s "w_signed", 7 0, v0x600002c3de60_0;  1 drivers
v0x600002c3ddd0_0 .net "weight_in", 7 0, L_0x600002f17980;  alias, 1 drivers
v0x600002c3de60_0 .var "weight_reg", 7 0;
L_0x600002f17ca0 .extend/s 16, v0x600002c3d7a0_0;
L_0x600002f17d40 .extend/s 16, v0x600002c3de60_0;
L_0x600002f17de0 .arith/mult 16, L_0x600002f17ca0, L_0x600002f17d40;
L_0x600002f17e80 .part L_0x600002f17de0, 15, 1;
LS_0x600002f17f20_0_0 .concat [ 1 1 1 1], L_0x600002f17e80, L_0x600002f17e80, L_0x600002f17e80, L_0x600002f17e80;
LS_0x600002f17f20_0_4 .concat [ 1 1 1 1], L_0x600002f17e80, L_0x600002f17e80, L_0x600002f17e80, L_0x600002f17e80;
LS_0x600002f17f20_0_8 .concat [ 1 1 1 1], L_0x600002f17e80, L_0x600002f17e80, L_0x600002f17e80, L_0x600002f17e80;
LS_0x600002f17f20_0_12 .concat [ 1 1 1 1], L_0x600002f17e80, L_0x600002f17e80, L_0x600002f17e80, L_0x600002f17e80;
L_0x600002f17f20 .concat [ 4 4 4 4], LS_0x600002f17f20_0_0, LS_0x600002f17f20_0_4, LS_0x600002f17f20_0_8, LS_0x600002f17f20_0_12;
L_0x600002f10640 .concat [ 16 16 0 0], L_0x600002f17de0, L_0x600002f17f20;
S_0x145797480 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b7f540 .param/l "row" 1 7 213, +C4<01>;
S_0x145794cc0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x145797480;
 .timescale 0 0;
P_0x600000b7f5c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000350e140 .functor AND 1, v0x600002c5ac70_0, L_0x600002f10780, C4<1>, C4<1>;
L_0x60000350e220 .functor AND 1, L_0x600002f13f20, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350e290 .functor OR 1, L_0x600002f13840, L_0x60000350e220, C4<0>, C4<0>;
L_0x60000350e300 .functor AND 1, L_0x1380524a0, L_0x60000350e290, C4<1>, C4<1>;
L_0x60000350e370 .functor AND 1, L_0x60000350e300, L_0x600002f13de0, C4<1>, C4<1>;
v0x600002c3f450_0 .net *"_ivl_0", 2 0, L_0x600002f106e0;  1 drivers
L_0x138050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c3f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x138050dd8;  1 drivers
v0x600002c3f570_0 .net *"_ivl_13", 0 0, L_0x600002f13840;  1 drivers
L_0x138050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c3f600_0 .net/2u *"_ivl_15", 2 0, L_0x138050e20;  1 drivers
v0x600002c3f690_0 .net *"_ivl_17", 0 0, L_0x600002f13f20;  1 drivers
v0x600002c3f720_0 .net *"_ivl_20", 0 0, L_0x60000350e220;  1 drivers
v0x600002c3f7b0_0 .net *"_ivl_22", 0 0, L_0x60000350e290;  1 drivers
v0x600002c3f840_0 .net *"_ivl_24", 0 0, L_0x60000350e300;  1 drivers
v0x600002c3f8d0_0 .net *"_ivl_25", 31 0, L_0x600002f13520;  1 drivers
L_0x138050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3f960_0 .net *"_ivl_28", 15 0, L_0x138050e68;  1 drivers
L_0x138050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c3f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x138050eb0;  1 drivers
L_0x138050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c3fa80_0 .net *"_ivl_3", 0 0, L_0x138050d48;  1 drivers
v0x600002c3fb10_0 .net *"_ivl_31", 0 0, L_0x600002f13de0;  1 drivers
L_0x138050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c3fba0_0 .net/2u *"_ivl_4", 2 0, L_0x138050d90;  1 drivers
v0x600002c3fc30_0 .net *"_ivl_6", 0 0, L_0x600002f10780;  1 drivers
v0x600002c3fcc0_0 .net "do_clear", 0 0, L_0x60000350e370;  1 drivers
v0x600002c3fd50_0 .net "load_weight", 0 0, L_0x60000350e140;  1 drivers
v0x600002c3fde0_0 .net "weight_in", 7 0, L_0x600002f108c0;  1 drivers
L_0x600002f106e0 .concat [ 2 1 0 0], v0x600002c5abe0_0, L_0x138050d48;
L_0x600002f10780 .cmp/eq 3, L_0x600002f106e0, L_0x138050d90;
L_0x600002f13840 .cmp/eq 3, v0x600002c50a20_0, L_0x138050dd8;
L_0x600002f13f20 .cmp/eq 3, v0x600002c50a20_0, L_0x138050e20;
L_0x600002f13520 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138050e68;
L_0x600002f13de0 .cmp/eq 32, L_0x600002f13520, L_0x138050eb0;
S_0x145794e30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x145794cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003031f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003031f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c3e910_0 .net *"_ivl_11", 0 0, L_0x600002f13b60;  1 drivers
v0x600002c3e9a0_0 .net *"_ivl_12", 15 0, L_0x600002f13700;  1 drivers
v0x600002c3ea30_0 .net/s *"_ivl_4", 15 0, L_0x600002f135c0;  1 drivers
v0x600002c3eac0_0 .net/s *"_ivl_6", 15 0, L_0x600002f13ca0;  1 drivers
v0x600002c3eb50_0 .net/s "a_signed", 7 0, v0x600002c3ed00_0;  1 drivers
v0x600002c3ebe0_0 .net "act_in", 7 0, L_0x60000350c770;  alias, 1 drivers
v0x600002c3ec70_0 .var "act_out", 7 0;
v0x600002c3ed00_0 .var "act_reg", 7 0;
v0x600002c3ed90_0 .net "clear_acc", 0 0, L_0x60000350e370;  alias, 1 drivers
v0x600002c3ee20_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c3eeb0_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c3ef40_0 .net "load_weight", 0 0, L_0x60000350e140;  alias, 1 drivers
v0x600002c3efd0_0 .net/s "product", 15 0, L_0x600002f13660;  1 drivers
v0x600002c3f060_0 .net/s "product_ext", 31 0, L_0x600002f13a20;  1 drivers
v0x600002c3f0f0_0 .net "psum_in", 31 0, v0x600002c39b90_0;  alias, 1 drivers
v0x600002c3f180_0 .var "psum_out", 31 0;
v0x600002c3f210_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c3f2a0_0 .net/s "w_signed", 7 0, v0x600002c3f3c0_0;  1 drivers
v0x600002c3f330_0 .net "weight_in", 7 0, L_0x600002f108c0;  alias, 1 drivers
v0x600002c3f3c0_0 .var "weight_reg", 7 0;
L_0x600002f135c0 .extend/s 16, v0x600002c3ed00_0;
L_0x600002f13ca0 .extend/s 16, v0x600002c3f3c0_0;
L_0x600002f13660 .arith/mult 16, L_0x600002f135c0, L_0x600002f13ca0;
L_0x600002f13b60 .part L_0x600002f13660, 15, 1;
LS_0x600002f13700_0_0 .concat [ 1 1 1 1], L_0x600002f13b60, L_0x600002f13b60, L_0x600002f13b60, L_0x600002f13b60;
LS_0x600002f13700_0_4 .concat [ 1 1 1 1], L_0x600002f13b60, L_0x600002f13b60, L_0x600002f13b60, L_0x600002f13b60;
LS_0x600002f13700_0_8 .concat [ 1 1 1 1], L_0x600002f13b60, L_0x600002f13b60, L_0x600002f13b60, L_0x600002f13b60;
LS_0x600002f13700_0_12 .concat [ 1 1 1 1], L_0x600002f13b60, L_0x600002f13b60, L_0x600002f13b60, L_0x600002f13b60;
L_0x600002f13700 .concat [ 4 4 4 4], LS_0x600002f13700_0_0, LS_0x600002f13700_0_4, LS_0x600002f13700_0_8, LS_0x600002f13700_0_12;
L_0x600002f13a20 .concat [ 16 16 0 0], L_0x600002f13660, L_0x600002f13700;
S_0x145792670 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x145797480;
 .timescale 0 0;
P_0x600000b7f200 .param/l "col" 1 7 214, +C4<01>;
L_0x60000350e4c0 .functor AND 1, v0x600002c5ac70_0, L_0x600002f138e0, C4<1>, C4<1>;
L_0x60000350e530 .functor AND 1, L_0x600002f132a0, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350e5a0 .functor OR 1, L_0x600002f13480, L_0x60000350e530, C4<0>, C4<0>;
L_0x60000350e610 .functor AND 1, L_0x1380524a0, L_0x60000350e5a0, C4<1>, C4<1>;
L_0x60000350e680 .functor AND 1, L_0x60000350e610, L_0x600002f13160, C4<1>, C4<1>;
v0x600002c20a20_0 .net *"_ivl_0", 2 0, L_0x600002f137a0;  1 drivers
L_0x138050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c20ab0_0 .net/2u *"_ivl_11", 2 0, L_0x138050f88;  1 drivers
v0x600002c20b40_0 .net *"_ivl_13", 0 0, L_0x600002f13480;  1 drivers
L_0x138050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c20bd0_0 .net/2u *"_ivl_15", 2 0, L_0x138050fd0;  1 drivers
v0x600002c20c60_0 .net *"_ivl_17", 0 0, L_0x600002f132a0;  1 drivers
v0x600002c20cf0_0 .net *"_ivl_20", 0 0, L_0x60000350e530;  1 drivers
v0x600002c20d80_0 .net *"_ivl_22", 0 0, L_0x60000350e5a0;  1 drivers
v0x600002c20e10_0 .net *"_ivl_24", 0 0, L_0x60000350e610;  1 drivers
v0x600002c20ea0_0 .net *"_ivl_25", 31 0, L_0x600002f13340;  1 drivers
L_0x138051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c20f30_0 .net *"_ivl_28", 15 0, L_0x138051018;  1 drivers
L_0x138051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c20fc0_0 .net/2u *"_ivl_29", 31 0, L_0x138051060;  1 drivers
L_0x138050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c21050_0 .net *"_ivl_3", 0 0, L_0x138050ef8;  1 drivers
v0x600002c210e0_0 .net *"_ivl_31", 0 0, L_0x600002f13160;  1 drivers
L_0x138050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c21170_0 .net/2u *"_ivl_4", 2 0, L_0x138050f40;  1 drivers
v0x600002c21200_0 .net *"_ivl_6", 0 0, L_0x600002f138e0;  1 drivers
v0x600002c21290_0 .net "do_clear", 0 0, L_0x60000350e680;  1 drivers
v0x600002c21320_0 .net "load_weight", 0 0, L_0x60000350e4c0;  1 drivers
v0x600002c213b0_0 .net "weight_in", 7 0, L_0x600002f133e0;  1 drivers
L_0x600002f137a0 .concat [ 2 1 0 0], v0x600002c5abe0_0, L_0x138050ef8;
L_0x600002f138e0 .cmp/eq 3, L_0x600002f137a0, L_0x138050f40;
L_0x600002f13480 .cmp/eq 3, v0x600002c50a20_0, L_0x138050f88;
L_0x600002f132a0 .cmp/eq 3, v0x600002c50a20_0, L_0x138050fd0;
L_0x600002f13340 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138051018;
L_0x600002f13160 .cmp/eq 32, L_0x600002f13340, L_0x138051060;
S_0x1457927e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x145792670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003031f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003031fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c3fe70_0 .net *"_ivl_11", 0 0, L_0x600002f12ee0;  1 drivers
v0x600002c3ff00_0 .net *"_ivl_12", 15 0, L_0x600002f12f80;  1 drivers
v0x600002c20000_0 .net/s *"_ivl_4", 15 0, L_0x600002f13200;  1 drivers
v0x600002c20090_0 .net/s *"_ivl_6", 15 0, L_0x600002f13020;  1 drivers
v0x600002c20120_0 .net/s "a_signed", 7 0, v0x600002c202d0_0;  1 drivers
v0x600002c201b0_0 .net "act_in", 7 0, v0x600002c3ec70_0;  alias, 1 drivers
v0x600002c20240_0 .var "act_out", 7 0;
v0x600002c202d0_0 .var "act_reg", 7 0;
v0x600002c20360_0 .net "clear_acc", 0 0, L_0x60000350e680;  alias, 1 drivers
v0x600002c203f0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c20480_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c20510_0 .net "load_weight", 0 0, L_0x60000350e4c0;  alias, 1 drivers
v0x600002c205a0_0 .net/s "product", 15 0, L_0x600002f130c0;  1 drivers
v0x600002c20630_0 .net/s "product_ext", 31 0, L_0x600002f12da0;  1 drivers
v0x600002c206c0_0 .net "psum_in", 31 0, v0x600002c3b0f0_0;  alias, 1 drivers
v0x600002c20750_0 .var "psum_out", 31 0;
v0x600002c207e0_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c20870_0 .net/s "w_signed", 7 0, v0x600002c20990_0;  1 drivers
v0x600002c20900_0 .net "weight_in", 7 0, L_0x600002f133e0;  alias, 1 drivers
v0x600002c20990_0 .var "weight_reg", 7 0;
L_0x600002f13200 .extend/s 16, v0x600002c202d0_0;
L_0x600002f13020 .extend/s 16, v0x600002c20990_0;
L_0x600002f130c0 .arith/mult 16, L_0x600002f13200, L_0x600002f13020;
L_0x600002f12ee0 .part L_0x600002f130c0, 15, 1;
LS_0x600002f12f80_0_0 .concat [ 1 1 1 1], L_0x600002f12ee0, L_0x600002f12ee0, L_0x600002f12ee0, L_0x600002f12ee0;
LS_0x600002f12f80_0_4 .concat [ 1 1 1 1], L_0x600002f12ee0, L_0x600002f12ee0, L_0x600002f12ee0, L_0x600002f12ee0;
LS_0x600002f12f80_0_8 .concat [ 1 1 1 1], L_0x600002f12ee0, L_0x600002f12ee0, L_0x600002f12ee0, L_0x600002f12ee0;
LS_0x600002f12f80_0_12 .concat [ 1 1 1 1], L_0x600002f12ee0, L_0x600002f12ee0, L_0x600002f12ee0, L_0x600002f12ee0;
L_0x600002f12f80 .concat [ 4 4 4 4], LS_0x600002f12f80_0_0, LS_0x600002f12f80_0_4, LS_0x600002f12f80_0_8, LS_0x600002f12f80_0_12;
L_0x600002f12da0 .concat [ 16 16 0 0], L_0x600002f130c0, L_0x600002f12f80;
S_0x145790020 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x145797480;
 .timescale 0 0;
P_0x600000b7f780 .param/l "col" 1 7 214, +C4<010>;
L_0x60000350e7d0 .functor AND 1, v0x600002c5ac70_0, L_0x600002f12c60, C4<1>, C4<1>;
L_0x60000350e1b0 .functor AND 1, L_0x600002f129e0, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350e840 .functor OR 1, L_0x600002f12940, L_0x60000350e1b0, C4<0>, C4<0>;
L_0x60000350e8b0 .functor AND 1, L_0x1380524a0, L_0x60000350e840, C4<1>, C4<1>;
L_0x60000350e920 .functor AND 1, L_0x60000350e8b0, L_0x600002f124e0, C4<1>, C4<1>;
v0x600002c21f80_0 .net *"_ivl_0", 3 0, L_0x600002f12e40;  1 drivers
L_0x138051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c22010_0 .net/2u *"_ivl_11", 2 0, L_0x138051138;  1 drivers
v0x600002c220a0_0 .net *"_ivl_13", 0 0, L_0x600002f12940;  1 drivers
L_0x138051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c22130_0 .net/2u *"_ivl_15", 2 0, L_0x138051180;  1 drivers
v0x600002c221c0_0 .net *"_ivl_17", 0 0, L_0x600002f129e0;  1 drivers
v0x600002c22250_0 .net *"_ivl_20", 0 0, L_0x60000350e1b0;  1 drivers
v0x600002c222e0_0 .net *"_ivl_22", 0 0, L_0x60000350e840;  1 drivers
v0x600002c22370_0 .net *"_ivl_24", 0 0, L_0x60000350e8b0;  1 drivers
v0x600002c22400_0 .net *"_ivl_25", 31 0, L_0x600002f12440;  1 drivers
L_0x1380511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c22490_0 .net *"_ivl_28", 15 0, L_0x1380511c8;  1 drivers
L_0x138051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c22520_0 .net/2u *"_ivl_29", 31 0, L_0x138051210;  1 drivers
L_0x1380510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c225b0_0 .net *"_ivl_3", 1 0, L_0x1380510a8;  1 drivers
v0x600002c22640_0 .net *"_ivl_31", 0 0, L_0x600002f124e0;  1 drivers
L_0x1380510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002c226d0_0 .net/2u *"_ivl_4", 3 0, L_0x1380510f0;  1 drivers
v0x600002c22760_0 .net *"_ivl_6", 0 0, L_0x600002f12c60;  1 drivers
v0x600002c227f0_0 .net "do_clear", 0 0, L_0x60000350e920;  1 drivers
v0x600002c22880_0 .net "load_weight", 0 0, L_0x60000350e7d0;  1 drivers
v0x600002c22910_0 .net "weight_in", 7 0, L_0x600002f12d00;  1 drivers
L_0x600002f12e40 .concat [ 2 2 0 0], v0x600002c5abe0_0, L_0x1380510a8;
L_0x600002f12c60 .cmp/eq 4, L_0x600002f12e40, L_0x1380510f0;
L_0x600002f12940 .cmp/eq 3, v0x600002c50a20_0, L_0x138051138;
L_0x600002f129e0 .cmp/eq 3, v0x600002c50a20_0, L_0x138051180;
L_0x600002f12440 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x1380511c8;
L_0x600002f124e0 .cmp/eq 32, L_0x600002f12440, L_0x138051210;
S_0x145790190 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x145790020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003032080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030320c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c21440_0 .net *"_ivl_11", 0 0, L_0x600002f12260;  1 drivers
v0x600002c214d0_0 .net *"_ivl_12", 15 0, L_0x600002f12080;  1 drivers
v0x600002c21560_0 .net/s *"_ivl_4", 15 0, L_0x600002f12300;  1 drivers
v0x600002c215f0_0 .net/s *"_ivl_6", 15 0, L_0x600002f123a0;  1 drivers
v0x600002c21680_0 .net/s "a_signed", 7 0, v0x600002c21830_0;  1 drivers
v0x600002c21710_0 .net "act_in", 7 0, v0x600002c20240_0;  alias, 1 drivers
v0x600002c217a0_0 .var "act_out", 7 0;
v0x600002c21830_0 .var "act_reg", 7 0;
v0x600002c218c0_0 .net "clear_acc", 0 0, L_0x60000350e920;  alias, 1 drivers
v0x600002c21950_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c219e0_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c21a70_0 .net "load_weight", 0 0, L_0x60000350e7d0;  alias, 1 drivers
v0x600002c21b00_0 .net/s "product", 15 0, L_0x600002f121c0;  1 drivers
v0x600002c21b90_0 .net/s "product_ext", 31 0, L_0x600002f12120;  1 drivers
v0x600002c21c20_0 .net "psum_in", 31 0, v0x600002c3c6c0_0;  alias, 1 drivers
v0x600002c21cb0_0 .var "psum_out", 31 0;
v0x600002c21d40_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c21dd0_0 .net/s "w_signed", 7 0, v0x600002c21ef0_0;  1 drivers
v0x600002c21e60_0 .net "weight_in", 7 0, L_0x600002f12d00;  alias, 1 drivers
v0x600002c21ef0_0 .var "weight_reg", 7 0;
L_0x600002f12300 .extend/s 16, v0x600002c21830_0;
L_0x600002f123a0 .extend/s 16, v0x600002c21ef0_0;
L_0x600002f121c0 .arith/mult 16, L_0x600002f12300, L_0x600002f123a0;
L_0x600002f12260 .part L_0x600002f121c0, 15, 1;
LS_0x600002f12080_0_0 .concat [ 1 1 1 1], L_0x600002f12260, L_0x600002f12260, L_0x600002f12260, L_0x600002f12260;
LS_0x600002f12080_0_4 .concat [ 1 1 1 1], L_0x600002f12260, L_0x600002f12260, L_0x600002f12260, L_0x600002f12260;
LS_0x600002f12080_0_8 .concat [ 1 1 1 1], L_0x600002f12260, L_0x600002f12260, L_0x600002f12260, L_0x600002f12260;
LS_0x600002f12080_0_12 .concat [ 1 1 1 1], L_0x600002f12260, L_0x600002f12260, L_0x600002f12260, L_0x600002f12260;
L_0x600002f12080 .concat [ 4 4 4 4], LS_0x600002f12080_0_0, LS_0x600002f12080_0_4, LS_0x600002f12080_0_8, LS_0x600002f12080_0_12;
L_0x600002f12120 .concat [ 16 16 0 0], L_0x600002f121c0, L_0x600002f12080;
S_0x14578d9d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x145797480;
 .timescale 0 0;
P_0x600000b7f880 .param/l "col" 1 7 214, +C4<011>;
L_0x60000350ea70 .functor AND 1, v0x600002c5ac70_0, L_0x600002f11fe0, C4<1>, C4<1>;
L_0x60000350eae0 .functor AND 1, L_0x600002f11cc0, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350eb50 .functor OR 1, L_0x600002f11ea0, L_0x60000350eae0, C4<0>, C4<0>;
L_0x60000350ebc0 .functor AND 1, L_0x1380524a0, L_0x60000350eb50, C4<1>, C4<1>;
L_0x60000350ec30 .functor AND 1, L_0x60000350ebc0, L_0x600002f11b80, C4<1>, C4<1>;
v0x600002c234e0_0 .net *"_ivl_0", 3 0, L_0x600002f11f40;  1 drivers
L_0x1380512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c23570_0 .net/2u *"_ivl_11", 2 0, L_0x1380512e8;  1 drivers
v0x600002c23600_0 .net *"_ivl_13", 0 0, L_0x600002f11ea0;  1 drivers
L_0x138051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c23690_0 .net/2u *"_ivl_15", 2 0, L_0x138051330;  1 drivers
v0x600002c23720_0 .net *"_ivl_17", 0 0, L_0x600002f11cc0;  1 drivers
v0x600002c237b0_0 .net *"_ivl_20", 0 0, L_0x60000350eae0;  1 drivers
v0x600002c23840_0 .net *"_ivl_22", 0 0, L_0x60000350eb50;  1 drivers
v0x600002c238d0_0 .net *"_ivl_24", 0 0, L_0x60000350ebc0;  1 drivers
v0x600002c23960_0 .net *"_ivl_25", 31 0, L_0x600002f11d60;  1 drivers
L_0x138051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c239f0_0 .net *"_ivl_28", 15 0, L_0x138051378;  1 drivers
L_0x1380513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c23a80_0 .net/2u *"_ivl_29", 31 0, L_0x1380513c0;  1 drivers
L_0x138051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c23b10_0 .net *"_ivl_3", 1 0, L_0x138051258;  1 drivers
v0x600002c23ba0_0 .net *"_ivl_31", 0 0, L_0x600002f11b80;  1 drivers
L_0x1380512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002c23c30_0 .net/2u *"_ivl_4", 3 0, L_0x1380512a0;  1 drivers
v0x600002c23cc0_0 .net *"_ivl_6", 0 0, L_0x600002f11fe0;  1 drivers
v0x600002c23d50_0 .net "do_clear", 0 0, L_0x60000350ec30;  1 drivers
v0x600002c23de0_0 .net "load_weight", 0 0, L_0x60000350ea70;  1 drivers
v0x600002c23e70_0 .net "weight_in", 7 0, L_0x600002f11e00;  1 drivers
L_0x600002f11f40 .concat [ 2 2 0 0], v0x600002c5abe0_0, L_0x138051258;
L_0x600002f11fe0 .cmp/eq 4, L_0x600002f11f40, L_0x1380512a0;
L_0x600002f11ea0 .cmp/eq 3, v0x600002c50a20_0, L_0x1380512e8;
L_0x600002f11cc0 .cmp/eq 3, v0x600002c50a20_0, L_0x138051330;
L_0x600002f11d60 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138051378;
L_0x600002f11b80 .cmp/eq 32, L_0x600002f11d60, L_0x1380513c0;
S_0x14578db40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14578d9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003031d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003031dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c229a0_0 .net *"_ivl_11", 0 0, L_0x600002f11900;  1 drivers
v0x600002c22a30_0 .net *"_ivl_12", 15 0, L_0x600002f119a0;  1 drivers
v0x600002c22ac0_0 .net/s *"_ivl_4", 15 0, L_0x600002f11c20;  1 drivers
v0x600002c22b50_0 .net/s *"_ivl_6", 15 0, L_0x600002f11a40;  1 drivers
v0x600002c22be0_0 .net/s "a_signed", 7 0, v0x600002c22d90_0;  1 drivers
v0x600002c22c70_0 .net "act_in", 7 0, v0x600002c217a0_0;  alias, 1 drivers
v0x600002c22d00_0 .var "act_out", 7 0;
v0x600002c22d90_0 .var "act_reg", 7 0;
v0x600002c22e20_0 .net "clear_acc", 0 0, L_0x60000350ec30;  alias, 1 drivers
v0x600002c22eb0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c22f40_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c22fd0_0 .net "load_weight", 0 0, L_0x60000350ea70;  alias, 1 drivers
v0x600002c23060_0 .net/s "product", 15 0, L_0x600002f11ae0;  1 drivers
v0x600002c230f0_0 .net/s "product_ext", 31 0, L_0x600002f117c0;  1 drivers
v0x600002c23180_0 .net "psum_in", 31 0, v0x600002c3dc20_0;  alias, 1 drivers
v0x600002c23210_0 .var "psum_out", 31 0;
v0x600002c232a0_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c23330_0 .net/s "w_signed", 7 0, v0x600002c23450_0;  1 drivers
v0x600002c233c0_0 .net "weight_in", 7 0, L_0x600002f11e00;  alias, 1 drivers
v0x600002c23450_0 .var "weight_reg", 7 0;
L_0x600002f11c20 .extend/s 16, v0x600002c22d90_0;
L_0x600002f11a40 .extend/s 16, v0x600002c23450_0;
L_0x600002f11ae0 .arith/mult 16, L_0x600002f11c20, L_0x600002f11a40;
L_0x600002f11900 .part L_0x600002f11ae0, 15, 1;
LS_0x600002f119a0_0_0 .concat [ 1 1 1 1], L_0x600002f11900, L_0x600002f11900, L_0x600002f11900, L_0x600002f11900;
LS_0x600002f119a0_0_4 .concat [ 1 1 1 1], L_0x600002f11900, L_0x600002f11900, L_0x600002f11900, L_0x600002f11900;
LS_0x600002f119a0_0_8 .concat [ 1 1 1 1], L_0x600002f11900, L_0x600002f11900, L_0x600002f11900, L_0x600002f11900;
LS_0x600002f119a0_0_12 .concat [ 1 1 1 1], L_0x600002f11900, L_0x600002f11900, L_0x600002f11900, L_0x600002f11900;
L_0x600002f119a0 .concat [ 4 4 4 4], LS_0x600002f119a0_0_0, LS_0x600002f119a0_0_4, LS_0x600002f119a0_0_8, LS_0x600002f119a0_0_12;
L_0x600002f117c0 .concat [ 16 16 0 0], L_0x600002f11ae0, L_0x600002f119a0;
S_0x14578b380 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b7f980 .param/l "row" 1 7 213, +C4<010>;
S_0x14578b4f0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14578b380;
 .timescale 0 0;
P_0x600000b7fa00 .param/l "col" 1 7 214, +C4<00>;
L_0x60000350ed80 .functor AND 1, v0x600002c5ac70_0, L_0x600002f11680, C4<1>, C4<1>;
L_0x60000350edf0 .functor AND 1, L_0x600002f115e0, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350ee60 .functor OR 1, L_0x600002f11540, L_0x60000350edf0, C4<0>, C4<0>;
L_0x60000350eed0 .functor AND 1, L_0x1380524a0, L_0x60000350ee60, C4<1>, C4<1>;
L_0x60000350ef40 .functor AND 1, L_0x60000350eed0, L_0x600002f114a0, C4<1>, C4<1>;
v0x600002c24ab0_0 .net *"_ivl_0", 2 0, L_0x600002f11860;  1 drivers
L_0x138051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c24b40_0 .net/2u *"_ivl_11", 2 0, L_0x138051498;  1 drivers
v0x600002c24bd0_0 .net *"_ivl_13", 0 0, L_0x600002f11540;  1 drivers
L_0x1380514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c24c60_0 .net/2u *"_ivl_15", 2 0, L_0x1380514e0;  1 drivers
v0x600002c24cf0_0 .net *"_ivl_17", 0 0, L_0x600002f115e0;  1 drivers
v0x600002c24d80_0 .net *"_ivl_20", 0 0, L_0x60000350edf0;  1 drivers
v0x600002c24e10_0 .net *"_ivl_22", 0 0, L_0x60000350ee60;  1 drivers
v0x600002c24ea0_0 .net *"_ivl_24", 0 0, L_0x60000350eed0;  1 drivers
v0x600002c24f30_0 .net *"_ivl_25", 31 0, L_0x600002f11400;  1 drivers
L_0x138051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c24fc0_0 .net *"_ivl_28", 15 0, L_0x138051528;  1 drivers
L_0x138051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c25050_0 .net/2u *"_ivl_29", 31 0, L_0x138051570;  1 drivers
L_0x138051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c250e0_0 .net *"_ivl_3", 0 0, L_0x138051408;  1 drivers
v0x600002c25170_0 .net *"_ivl_31", 0 0, L_0x600002f114a0;  1 drivers
L_0x138051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c25200_0 .net/2u *"_ivl_4", 2 0, L_0x138051450;  1 drivers
v0x600002c25290_0 .net *"_ivl_6", 0 0, L_0x600002f11680;  1 drivers
v0x600002c25320_0 .net "do_clear", 0 0, L_0x60000350ef40;  1 drivers
v0x600002c253b0_0 .net "load_weight", 0 0, L_0x60000350ed80;  1 drivers
v0x600002c25440_0 .net "weight_in", 7 0, L_0x600002f11720;  1 drivers
L_0x600002f11860 .concat [ 2 1 0 0], v0x600002c5abe0_0, L_0x138051408;
L_0x600002f11680 .cmp/eq 3, L_0x600002f11860, L_0x138051450;
L_0x600002f11540 .cmp/eq 3, v0x600002c50a20_0, L_0x138051498;
L_0x600002f115e0 .cmp/eq 3, v0x600002c50a20_0, L_0x1380514e0;
L_0x600002f11400 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138051528;
L_0x600002f114a0 .cmp/eq 32, L_0x600002f11400, L_0x138051570;
S_0x145788d30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14578b4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003032100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003032140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c23f00_0 .net *"_ivl_11", 0 0, L_0x600002f11220;  1 drivers
v0x600002c24000_0 .net *"_ivl_12", 15 0, L_0x600002f11040;  1 drivers
v0x600002c24090_0 .net/s *"_ivl_4", 15 0, L_0x600002f112c0;  1 drivers
v0x600002c24120_0 .net/s *"_ivl_6", 15 0, L_0x600002f11360;  1 drivers
v0x600002c241b0_0 .net/s "a_signed", 7 0, v0x600002c24360_0;  1 drivers
v0x600002c24240_0 .net "act_in", 7 0, L_0x60000350c7e0;  alias, 1 drivers
v0x600002c242d0_0 .var "act_out", 7 0;
v0x600002c24360_0 .var "act_reg", 7 0;
v0x600002c243f0_0 .net "clear_acc", 0 0, L_0x60000350ef40;  alias, 1 drivers
v0x600002c24480_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c24510_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c245a0_0 .net "load_weight", 0 0, L_0x60000350ed80;  alias, 1 drivers
v0x600002c24630_0 .net/s "product", 15 0, L_0x600002f11180;  1 drivers
v0x600002c246c0_0 .net/s "product_ext", 31 0, L_0x600002f110e0;  1 drivers
v0x600002c24750_0 .net "psum_in", 31 0, v0x600002c3f180_0;  alias, 1 drivers
v0x600002c247e0_0 .var "psum_out", 31 0;
v0x600002c24870_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c24900_0 .net/s "w_signed", 7 0, v0x600002c24a20_0;  1 drivers
v0x600002c24990_0 .net "weight_in", 7 0, L_0x600002f11720;  alias, 1 drivers
v0x600002c24a20_0 .var "weight_reg", 7 0;
L_0x600002f112c0 .extend/s 16, v0x600002c24360_0;
L_0x600002f11360 .extend/s 16, v0x600002c24a20_0;
L_0x600002f11180 .arith/mult 16, L_0x600002f112c0, L_0x600002f11360;
L_0x600002f11220 .part L_0x600002f11180, 15, 1;
LS_0x600002f11040_0_0 .concat [ 1 1 1 1], L_0x600002f11220, L_0x600002f11220, L_0x600002f11220, L_0x600002f11220;
LS_0x600002f11040_0_4 .concat [ 1 1 1 1], L_0x600002f11220, L_0x600002f11220, L_0x600002f11220, L_0x600002f11220;
LS_0x600002f11040_0_8 .concat [ 1 1 1 1], L_0x600002f11220, L_0x600002f11220, L_0x600002f11220, L_0x600002f11220;
LS_0x600002f11040_0_12 .concat [ 1 1 1 1], L_0x600002f11220, L_0x600002f11220, L_0x600002f11220, L_0x600002f11220;
L_0x600002f11040 .concat [ 4 4 4 4], LS_0x600002f11040_0_0, LS_0x600002f11040_0_4, LS_0x600002f11040_0_8, LS_0x600002f11040_0_12;
L_0x600002f110e0 .concat [ 16 16 0 0], L_0x600002f11180, L_0x600002f11040;
S_0x145788ea0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14578b380;
 .timescale 0 0;
P_0x600000b7fb00 .param/l "col" 1 7 214, +C4<01>;
L_0x60000350f090 .functor AND 1, v0x600002c5ac70_0, L_0x600002f10fa0, C4<1>, C4<1>;
L_0x60000350f100 .functor AND 1, L_0x600002f10c80, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350f170 .functor OR 1, L_0x600002f10e60, L_0x60000350f100, C4<0>, C4<0>;
L_0x60000350f1e0 .functor AND 1, L_0x1380524a0, L_0x60000350f170, C4<1>, C4<1>;
L_0x60000350f250 .functor AND 1, L_0x60000350f1e0, L_0x600002f12800, C4<1>, C4<1>;
v0x600002c26010_0 .net *"_ivl_0", 2 0, L_0x600002f10f00;  1 drivers
L_0x138051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c260a0_0 .net/2u *"_ivl_11", 2 0, L_0x138051648;  1 drivers
v0x600002c26130_0 .net *"_ivl_13", 0 0, L_0x600002f10e60;  1 drivers
L_0x138051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c261c0_0 .net/2u *"_ivl_15", 2 0, L_0x138051690;  1 drivers
v0x600002c26250_0 .net *"_ivl_17", 0 0, L_0x600002f10c80;  1 drivers
v0x600002c262e0_0 .net *"_ivl_20", 0 0, L_0x60000350f100;  1 drivers
v0x600002c26370_0 .net *"_ivl_22", 0 0, L_0x60000350f170;  1 drivers
v0x600002c26400_0 .net *"_ivl_24", 0 0, L_0x60000350f1e0;  1 drivers
v0x600002c26490_0 .net *"_ivl_25", 31 0, L_0x600002f10d20;  1 drivers
L_0x1380516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c26520_0 .net *"_ivl_28", 15 0, L_0x1380516d8;  1 drivers
L_0x138051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c265b0_0 .net/2u *"_ivl_29", 31 0, L_0x138051720;  1 drivers
L_0x1380515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c26640_0 .net *"_ivl_3", 0 0, L_0x1380515b8;  1 drivers
v0x600002c266d0_0 .net *"_ivl_31", 0 0, L_0x600002f12800;  1 drivers
L_0x138051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c26760_0 .net/2u *"_ivl_4", 2 0, L_0x138051600;  1 drivers
v0x600002c267f0_0 .net *"_ivl_6", 0 0, L_0x600002f10fa0;  1 drivers
v0x600002c26880_0 .net "do_clear", 0 0, L_0x60000350f250;  1 drivers
v0x600002c26910_0 .net "load_weight", 0 0, L_0x60000350f090;  1 drivers
v0x600002c269a0_0 .net "weight_in", 7 0, L_0x600002f10dc0;  1 drivers
L_0x600002f10f00 .concat [ 2 1 0 0], v0x600002c5abe0_0, L_0x1380515b8;
L_0x600002f10fa0 .cmp/eq 3, L_0x600002f10f00, L_0x138051600;
L_0x600002f10e60 .cmp/eq 3, v0x600002c50a20_0, L_0x138051648;
L_0x600002f10c80 .cmp/eq 3, v0x600002c50a20_0, L_0x138051690;
L_0x600002f10d20 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x1380516d8;
L_0x600002f12800 .cmp/eq 32, L_0x600002f10d20, L_0x138051720;
S_0x1457866e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x145788ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003031e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003031e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c254d0_0 .net *"_ivl_11", 0 0, L_0x600002f12580;  1 drivers
v0x600002c25560_0 .net *"_ivl_12", 15 0, L_0x600002f12620;  1 drivers
v0x600002c255f0_0 .net/s *"_ivl_4", 15 0, L_0x600002f128a0;  1 drivers
v0x600002c25680_0 .net/s *"_ivl_6", 15 0, L_0x600002f126c0;  1 drivers
v0x600002c25710_0 .net/s "a_signed", 7 0, v0x600002c258c0_0;  1 drivers
v0x600002c257a0_0 .net "act_in", 7 0, v0x600002c242d0_0;  alias, 1 drivers
v0x600002c25830_0 .var "act_out", 7 0;
v0x600002c258c0_0 .var "act_reg", 7 0;
v0x600002c25950_0 .net "clear_acc", 0 0, L_0x60000350f250;  alias, 1 drivers
v0x600002c259e0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c25a70_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c25b00_0 .net "load_weight", 0 0, L_0x60000350f090;  alias, 1 drivers
v0x600002c25b90_0 .net/s "product", 15 0, L_0x600002f12760;  1 drivers
v0x600002c25c20_0 .net/s "product_ext", 31 0, L_0x600002f10960;  1 drivers
v0x600002c25cb0_0 .net "psum_in", 31 0, v0x600002c20750_0;  alias, 1 drivers
v0x600002c25d40_0 .var "psum_out", 31 0;
v0x600002c25dd0_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c25e60_0 .net/s "w_signed", 7 0, v0x600002c25f80_0;  1 drivers
v0x600002c25ef0_0 .net "weight_in", 7 0, L_0x600002f10dc0;  alias, 1 drivers
v0x600002c25f80_0 .var "weight_reg", 7 0;
L_0x600002f128a0 .extend/s 16, v0x600002c258c0_0;
L_0x600002f126c0 .extend/s 16, v0x600002c25f80_0;
L_0x600002f12760 .arith/mult 16, L_0x600002f128a0, L_0x600002f126c0;
L_0x600002f12580 .part L_0x600002f12760, 15, 1;
LS_0x600002f12620_0_0 .concat [ 1 1 1 1], L_0x600002f12580, L_0x600002f12580, L_0x600002f12580, L_0x600002f12580;
LS_0x600002f12620_0_4 .concat [ 1 1 1 1], L_0x600002f12580, L_0x600002f12580, L_0x600002f12580, L_0x600002f12580;
LS_0x600002f12620_0_8 .concat [ 1 1 1 1], L_0x600002f12580, L_0x600002f12580, L_0x600002f12580, L_0x600002f12580;
LS_0x600002f12620_0_12 .concat [ 1 1 1 1], L_0x600002f12580, L_0x600002f12580, L_0x600002f12580, L_0x600002f12580;
L_0x600002f12620 .concat [ 4 4 4 4], LS_0x600002f12620_0_0, LS_0x600002f12620_0_4, LS_0x600002f12620_0_8, LS_0x600002f12620_0_12;
L_0x600002f10960 .concat [ 16 16 0 0], L_0x600002f12760, L_0x600002f12620;
S_0x145786850 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14578b380;
 .timescale 0 0;
P_0x600000b7fc00 .param/l "col" 1 7 214, +C4<010>;
L_0x60000350f3a0 .functor AND 1, v0x600002c5ac70_0, L_0x600002f10b40, C4<1>, C4<1>;
L_0x60000350f410 .functor AND 1, L_0x600002f13c00, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350f480 .functor OR 1, L_0x600002f13d40, L_0x60000350f410, C4<0>, C4<0>;
L_0x60000350f4f0 .functor AND 1, L_0x1380524a0, L_0x60000350f480, C4<1>, C4<1>;
L_0x60000350f560 .functor AND 1, L_0x60000350f4f0, L_0x600002f13980, C4<1>, C4<1>;
v0x600002c27570_0 .net *"_ivl_0", 3 0, L_0x600002f10a00;  1 drivers
L_0x1380517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c27600_0 .net/2u *"_ivl_11", 2 0, L_0x1380517f8;  1 drivers
v0x600002c27690_0 .net *"_ivl_13", 0 0, L_0x600002f13d40;  1 drivers
L_0x138051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c27720_0 .net/2u *"_ivl_15", 2 0, L_0x138051840;  1 drivers
v0x600002c277b0_0 .net *"_ivl_17", 0 0, L_0x600002f13c00;  1 drivers
v0x600002c27840_0 .net *"_ivl_20", 0 0, L_0x60000350f410;  1 drivers
v0x600002c278d0_0 .net *"_ivl_22", 0 0, L_0x60000350f480;  1 drivers
v0x600002c27960_0 .net *"_ivl_24", 0 0, L_0x60000350f4f0;  1 drivers
v0x600002c279f0_0 .net *"_ivl_25", 31 0, L_0x600002f13ac0;  1 drivers
L_0x138051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c27a80_0 .net *"_ivl_28", 15 0, L_0x138051888;  1 drivers
L_0x1380518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c27b10_0 .net/2u *"_ivl_29", 31 0, L_0x1380518d0;  1 drivers
L_0x138051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c27ba0_0 .net *"_ivl_3", 1 0, L_0x138051768;  1 drivers
v0x600002c27c30_0 .net *"_ivl_31", 0 0, L_0x600002f13980;  1 drivers
L_0x1380517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002c27cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1380517b0;  1 drivers
v0x600002c27d50_0 .net *"_ivl_6", 0 0, L_0x600002f10b40;  1 drivers
v0x600002c27de0_0 .net "do_clear", 0 0, L_0x60000350f560;  1 drivers
v0x600002c27e70_0 .net "load_weight", 0 0, L_0x60000350f3a0;  1 drivers
v0x600002c27f00_0 .net "weight_in", 7 0, L_0x600002f10be0;  1 drivers
L_0x600002f10a00 .concat [ 2 2 0 0], v0x600002c5abe0_0, L_0x138051768;
L_0x600002f10b40 .cmp/eq 4, L_0x600002f10a00, L_0x1380517b0;
L_0x600002f13d40 .cmp/eq 3, v0x600002c50a20_0, L_0x1380517f8;
L_0x600002f13c00 .cmp/eq 3, v0x600002c50a20_0, L_0x138051840;
L_0x600002f13ac0 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138051888;
L_0x600002f13980 .cmp/eq 32, L_0x600002f13ac0, L_0x1380518d0;
S_0x145784090 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x145786850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003032000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003032040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c26a30_0 .net *"_ivl_11", 0 0, L_0x600002f181e0;  1 drivers
v0x600002c26ac0_0 .net *"_ivl_12", 15 0, L_0x600002f18280;  1 drivers
v0x600002c26b50_0 .net/s *"_ivl_4", 15 0, L_0x600002f18000;  1 drivers
v0x600002c26be0_0 .net/s *"_ivl_6", 15 0, L_0x600002f180a0;  1 drivers
v0x600002c26c70_0 .net/s "a_signed", 7 0, v0x600002c26e20_0;  1 drivers
v0x600002c26d00_0 .net "act_in", 7 0, v0x600002c25830_0;  alias, 1 drivers
v0x600002c26d90_0 .var "act_out", 7 0;
v0x600002c26e20_0 .var "act_reg", 7 0;
v0x600002c26eb0_0 .net "clear_acc", 0 0, L_0x60000350f560;  alias, 1 drivers
v0x600002c26f40_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c26fd0_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c27060_0 .net "load_weight", 0 0, L_0x60000350f3a0;  alias, 1 drivers
v0x600002c270f0_0 .net/s "product", 15 0, L_0x600002f18140;  1 drivers
v0x600002c27180_0 .net/s "product_ext", 31 0, L_0x600002f18320;  1 drivers
v0x600002c27210_0 .net "psum_in", 31 0, v0x600002c21cb0_0;  alias, 1 drivers
v0x600002c272a0_0 .var "psum_out", 31 0;
v0x600002c27330_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c273c0_0 .net/s "w_signed", 7 0, v0x600002c274e0_0;  1 drivers
v0x600002c27450_0 .net "weight_in", 7 0, L_0x600002f10be0;  alias, 1 drivers
v0x600002c274e0_0 .var "weight_reg", 7 0;
L_0x600002f18000 .extend/s 16, v0x600002c26e20_0;
L_0x600002f180a0 .extend/s 16, v0x600002c274e0_0;
L_0x600002f18140 .arith/mult 16, L_0x600002f18000, L_0x600002f180a0;
L_0x600002f181e0 .part L_0x600002f18140, 15, 1;
LS_0x600002f18280_0_0 .concat [ 1 1 1 1], L_0x600002f181e0, L_0x600002f181e0, L_0x600002f181e0, L_0x600002f181e0;
LS_0x600002f18280_0_4 .concat [ 1 1 1 1], L_0x600002f181e0, L_0x600002f181e0, L_0x600002f181e0, L_0x600002f181e0;
LS_0x600002f18280_0_8 .concat [ 1 1 1 1], L_0x600002f181e0, L_0x600002f181e0, L_0x600002f181e0, L_0x600002f181e0;
LS_0x600002f18280_0_12 .concat [ 1 1 1 1], L_0x600002f181e0, L_0x600002f181e0, L_0x600002f181e0, L_0x600002f181e0;
L_0x600002f18280 .concat [ 4 4 4 4], LS_0x600002f18280_0_0, LS_0x600002f18280_0_4, LS_0x600002f18280_0_8, LS_0x600002f18280_0_12;
L_0x600002f18320 .concat [ 16 16 0 0], L_0x600002f18140, L_0x600002f18280;
S_0x145784200 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14578b380;
 .timescale 0 0;
P_0x600000b7fd00 .param/l "col" 1 7 214, +C4<011>;
L_0x60000350f6b0 .functor AND 1, v0x600002c5ac70_0, L_0x600002f18460, C4<1>, C4<1>;
L_0x60000350f720 .functor AND 1, L_0x600002f18640, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350f790 .functor OR 1, L_0x600002f185a0, L_0x60000350f720, C4<0>, C4<0>;
L_0x60000350f800 .functor AND 1, L_0x1380524a0, L_0x60000350f790, C4<1>, C4<1>;
L_0x60000350f870 .functor AND 1, L_0x60000350f800, L_0x600002f18780, C4<1>, C4<1>;
v0x600002c28b40_0 .net *"_ivl_0", 3 0, L_0x600002f183c0;  1 drivers
L_0x1380519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c28bd0_0 .net/2u *"_ivl_11", 2 0, L_0x1380519a8;  1 drivers
v0x600002c28c60_0 .net *"_ivl_13", 0 0, L_0x600002f185a0;  1 drivers
L_0x1380519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c28cf0_0 .net/2u *"_ivl_15", 2 0, L_0x1380519f0;  1 drivers
v0x600002c28d80_0 .net *"_ivl_17", 0 0, L_0x600002f18640;  1 drivers
v0x600002c28e10_0 .net *"_ivl_20", 0 0, L_0x60000350f720;  1 drivers
v0x600002c28ea0_0 .net *"_ivl_22", 0 0, L_0x60000350f790;  1 drivers
v0x600002c28f30_0 .net *"_ivl_24", 0 0, L_0x60000350f800;  1 drivers
v0x600002c28fc0_0 .net *"_ivl_25", 31 0, L_0x600002f186e0;  1 drivers
L_0x138051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c29050_0 .net *"_ivl_28", 15 0, L_0x138051a38;  1 drivers
L_0x138051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c290e0_0 .net/2u *"_ivl_29", 31 0, L_0x138051a80;  1 drivers
L_0x138051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c29170_0 .net *"_ivl_3", 1 0, L_0x138051918;  1 drivers
v0x600002c29200_0 .net *"_ivl_31", 0 0, L_0x600002f18780;  1 drivers
L_0x138051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002c29290_0 .net/2u *"_ivl_4", 3 0, L_0x138051960;  1 drivers
v0x600002c29320_0 .net *"_ivl_6", 0 0, L_0x600002f18460;  1 drivers
v0x600002c293b0_0 .net "do_clear", 0 0, L_0x60000350f870;  1 drivers
v0x600002c29440_0 .net "load_weight", 0 0, L_0x60000350f6b0;  1 drivers
v0x600002c294d0_0 .net "weight_in", 7 0, L_0x600002f18500;  1 drivers
L_0x600002f183c0 .concat [ 2 2 0 0], v0x600002c5abe0_0, L_0x138051918;
L_0x600002f18460 .cmp/eq 4, L_0x600002f183c0, L_0x138051960;
L_0x600002f185a0 .cmp/eq 3, v0x600002c50a20_0, L_0x1380519a8;
L_0x600002f18640 .cmp/eq 3, v0x600002c50a20_0, L_0x1380519f0;
L_0x600002f186e0 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138051a38;
L_0x600002f18780 .cmp/eq 32, L_0x600002f186e0, L_0x138051a80;
S_0x145781a40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x145784200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003032180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030321c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c28000_0 .net *"_ivl_11", 0 0, L_0x600002f18a00;  1 drivers
v0x600002c28090_0 .net *"_ivl_12", 15 0, L_0x600002f18aa0;  1 drivers
v0x600002c28120_0 .net/s *"_ivl_4", 15 0, L_0x600002f18820;  1 drivers
v0x600002c281b0_0 .net/s *"_ivl_6", 15 0, L_0x600002f188c0;  1 drivers
v0x600002c28240_0 .net/s "a_signed", 7 0, v0x600002c283f0_0;  1 drivers
v0x600002c282d0_0 .net "act_in", 7 0, v0x600002c26d90_0;  alias, 1 drivers
v0x600002c28360_0 .var "act_out", 7 0;
v0x600002c283f0_0 .var "act_reg", 7 0;
v0x600002c28480_0 .net "clear_acc", 0 0, L_0x60000350f870;  alias, 1 drivers
v0x600002c28510_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c285a0_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c28630_0 .net "load_weight", 0 0, L_0x60000350f6b0;  alias, 1 drivers
v0x600002c286c0_0 .net/s "product", 15 0, L_0x600002f18960;  1 drivers
v0x600002c28750_0 .net/s "product_ext", 31 0, L_0x600002f18b40;  1 drivers
v0x600002c287e0_0 .net "psum_in", 31 0, v0x600002c23210_0;  alias, 1 drivers
v0x600002c28870_0 .var "psum_out", 31 0;
v0x600002c28900_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c28990_0 .net/s "w_signed", 7 0, v0x600002c28ab0_0;  1 drivers
v0x600002c28a20_0 .net "weight_in", 7 0, L_0x600002f18500;  alias, 1 drivers
v0x600002c28ab0_0 .var "weight_reg", 7 0;
L_0x600002f18820 .extend/s 16, v0x600002c283f0_0;
L_0x600002f188c0 .extend/s 16, v0x600002c28ab0_0;
L_0x600002f18960 .arith/mult 16, L_0x600002f18820, L_0x600002f188c0;
L_0x600002f18a00 .part L_0x600002f18960, 15, 1;
LS_0x600002f18aa0_0_0 .concat [ 1 1 1 1], L_0x600002f18a00, L_0x600002f18a00, L_0x600002f18a00, L_0x600002f18a00;
LS_0x600002f18aa0_0_4 .concat [ 1 1 1 1], L_0x600002f18a00, L_0x600002f18a00, L_0x600002f18a00, L_0x600002f18a00;
LS_0x600002f18aa0_0_8 .concat [ 1 1 1 1], L_0x600002f18a00, L_0x600002f18a00, L_0x600002f18a00, L_0x600002f18a00;
LS_0x600002f18aa0_0_12 .concat [ 1 1 1 1], L_0x600002f18a00, L_0x600002f18a00, L_0x600002f18a00, L_0x600002f18a00;
L_0x600002f18aa0 .concat [ 4 4 4 4], LS_0x600002f18aa0_0_0, LS_0x600002f18aa0_0_4, LS_0x600002f18aa0_0_8, LS_0x600002f18aa0_0_12;
L_0x600002f18b40 .concat [ 16 16 0 0], L_0x600002f18960, L_0x600002f18aa0;
S_0x145781bb0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b7fe00 .param/l "row" 1 7 213, +C4<011>;
S_0x14577f3f0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x145781bb0;
 .timescale 0 0;
P_0x600000b7fe80 .param/l "col" 1 7 214, +C4<00>;
L_0x60000350f9c0 .functor AND 1, v0x600002c5ac70_0, L_0x600002f18c80, C4<1>, C4<1>;
L_0x60000350fa30 .functor AND 1, L_0x600002f18e60, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350faa0 .functor OR 1, L_0x600002f18dc0, L_0x60000350fa30, C4<0>, C4<0>;
L_0x60000350fb10 .functor AND 1, L_0x1380524a0, L_0x60000350faa0, C4<1>, C4<1>;
L_0x60000350fb80 .functor AND 1, L_0x60000350fb10, L_0x600002f18fa0, C4<1>, C4<1>;
v0x600002c2a0a0_0 .net *"_ivl_0", 2 0, L_0x600002f18be0;  1 drivers
L_0x138051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c2a130_0 .net/2u *"_ivl_11", 2 0, L_0x138051b58;  1 drivers
v0x600002c2a1c0_0 .net *"_ivl_13", 0 0, L_0x600002f18dc0;  1 drivers
L_0x138051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c2a250_0 .net/2u *"_ivl_15", 2 0, L_0x138051ba0;  1 drivers
v0x600002c2a2e0_0 .net *"_ivl_17", 0 0, L_0x600002f18e60;  1 drivers
v0x600002c2a370_0 .net *"_ivl_20", 0 0, L_0x60000350fa30;  1 drivers
v0x600002c2a400_0 .net *"_ivl_22", 0 0, L_0x60000350faa0;  1 drivers
v0x600002c2a490_0 .net *"_ivl_24", 0 0, L_0x60000350fb10;  1 drivers
v0x600002c2a520_0 .net *"_ivl_25", 31 0, L_0x600002f18f00;  1 drivers
L_0x138051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2a5b0_0 .net *"_ivl_28", 15 0, L_0x138051be8;  1 drivers
L_0x138051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2a640_0 .net/2u *"_ivl_29", 31 0, L_0x138051c30;  1 drivers
L_0x138051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c2a6d0_0 .net *"_ivl_3", 0 0, L_0x138051ac8;  1 drivers
v0x600002c2a760_0 .net *"_ivl_31", 0 0, L_0x600002f18fa0;  1 drivers
L_0x138051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c2a7f0_0 .net/2u *"_ivl_4", 2 0, L_0x138051b10;  1 drivers
v0x600002c2a880_0 .net *"_ivl_6", 0 0, L_0x600002f18c80;  1 drivers
v0x600002c2a910_0 .net "do_clear", 0 0, L_0x60000350fb80;  1 drivers
v0x600002c2a9a0_0 .net "load_weight", 0 0, L_0x60000350f9c0;  1 drivers
v0x600002c2aa30_0 .net "weight_in", 7 0, L_0x600002f18d20;  1 drivers
L_0x600002f18be0 .concat [ 2 1 0 0], v0x600002c5abe0_0, L_0x138051ac8;
L_0x600002f18c80 .cmp/eq 3, L_0x600002f18be0, L_0x138051b10;
L_0x600002f18dc0 .cmp/eq 3, v0x600002c50a20_0, L_0x138051b58;
L_0x600002f18e60 .cmp/eq 3, v0x600002c50a20_0, L_0x138051ba0;
L_0x600002f18f00 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138051be8;
L_0x600002f18fa0 .cmp/eq 32, L_0x600002f18f00, L_0x138051c30;
S_0x14577f560 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14577f3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003032200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003032240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c29560_0 .net *"_ivl_11", 0 0, L_0x600002f19220;  1 drivers
v0x600002c295f0_0 .net *"_ivl_12", 15 0, L_0x600002f192c0;  1 drivers
v0x600002c29680_0 .net/s *"_ivl_4", 15 0, L_0x600002f19040;  1 drivers
v0x600002c29710_0 .net/s *"_ivl_6", 15 0, L_0x600002f190e0;  1 drivers
v0x600002c297a0_0 .net/s "a_signed", 7 0, v0x600002c29950_0;  1 drivers
v0x600002c29830_0 .net "act_in", 7 0, L_0x60000350c690;  alias, 1 drivers
v0x600002c298c0_0 .var "act_out", 7 0;
v0x600002c29950_0 .var "act_reg", 7 0;
v0x600002c299e0_0 .net "clear_acc", 0 0, L_0x60000350fb80;  alias, 1 drivers
v0x600002c29a70_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c29b00_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c29b90_0 .net "load_weight", 0 0, L_0x60000350f9c0;  alias, 1 drivers
v0x600002c29c20_0 .net/s "product", 15 0, L_0x600002f19180;  1 drivers
v0x600002c29cb0_0 .net/s "product_ext", 31 0, L_0x600002f19360;  1 drivers
v0x600002c29d40_0 .net "psum_in", 31 0, v0x600002c247e0_0;  alias, 1 drivers
v0x600002c29dd0_0 .var "psum_out", 31 0;
v0x600002c29e60_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c29ef0_0 .net/s "w_signed", 7 0, v0x600002c2a010_0;  1 drivers
v0x600002c29f80_0 .net "weight_in", 7 0, L_0x600002f18d20;  alias, 1 drivers
v0x600002c2a010_0 .var "weight_reg", 7 0;
L_0x600002f19040 .extend/s 16, v0x600002c29950_0;
L_0x600002f190e0 .extend/s 16, v0x600002c2a010_0;
L_0x600002f19180 .arith/mult 16, L_0x600002f19040, L_0x600002f190e0;
L_0x600002f19220 .part L_0x600002f19180, 15, 1;
LS_0x600002f192c0_0_0 .concat [ 1 1 1 1], L_0x600002f19220, L_0x600002f19220, L_0x600002f19220, L_0x600002f19220;
LS_0x600002f192c0_0_4 .concat [ 1 1 1 1], L_0x600002f19220, L_0x600002f19220, L_0x600002f19220, L_0x600002f19220;
LS_0x600002f192c0_0_8 .concat [ 1 1 1 1], L_0x600002f19220, L_0x600002f19220, L_0x600002f19220, L_0x600002f19220;
LS_0x600002f192c0_0_12 .concat [ 1 1 1 1], L_0x600002f19220, L_0x600002f19220, L_0x600002f19220, L_0x600002f19220;
L_0x600002f192c0 .concat [ 4 4 4 4], LS_0x600002f192c0_0_0, LS_0x600002f192c0_0_4, LS_0x600002f192c0_0_8, LS_0x600002f192c0_0_12;
L_0x600002f19360 .concat [ 16 16 0 0], L_0x600002f19180, L_0x600002f192c0;
S_0x14577cda0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x145781bb0;
 .timescale 0 0;
P_0x600000b7ff80 .param/l "col" 1 7 214, +C4<01>;
L_0x60000350fcd0 .functor AND 1, v0x600002c5ac70_0, L_0x600002f194a0, C4<1>, C4<1>;
L_0x60000350fd40 .functor AND 1, L_0x600002f19680, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350fdb0 .functor OR 1, L_0x600002f195e0, L_0x60000350fd40, C4<0>, C4<0>;
L_0x60000350fe20 .functor AND 1, L_0x1380524a0, L_0x60000350fdb0, C4<1>, C4<1>;
L_0x60000350fe90 .functor AND 1, L_0x60000350fe20, L_0x600002f197c0, C4<1>, C4<1>;
v0x600002c2b600_0 .net *"_ivl_0", 2 0, L_0x600002f19400;  1 drivers
L_0x138051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c2b690_0 .net/2u *"_ivl_11", 2 0, L_0x138051d08;  1 drivers
v0x600002c2b720_0 .net *"_ivl_13", 0 0, L_0x600002f195e0;  1 drivers
L_0x138051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c2b7b0_0 .net/2u *"_ivl_15", 2 0, L_0x138051d50;  1 drivers
v0x600002c2b840_0 .net *"_ivl_17", 0 0, L_0x600002f19680;  1 drivers
v0x600002c2b8d0_0 .net *"_ivl_20", 0 0, L_0x60000350fd40;  1 drivers
v0x600002c2b960_0 .net *"_ivl_22", 0 0, L_0x60000350fdb0;  1 drivers
v0x600002c2b9f0_0 .net *"_ivl_24", 0 0, L_0x60000350fe20;  1 drivers
v0x600002c2ba80_0 .net *"_ivl_25", 31 0, L_0x600002f19720;  1 drivers
L_0x138051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2bb10_0 .net *"_ivl_28", 15 0, L_0x138051d98;  1 drivers
L_0x138051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2bba0_0 .net/2u *"_ivl_29", 31 0, L_0x138051de0;  1 drivers
L_0x138051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002c2bc30_0 .net *"_ivl_3", 0 0, L_0x138051c78;  1 drivers
v0x600002c2bcc0_0 .net *"_ivl_31", 0 0, L_0x600002f197c0;  1 drivers
L_0x138051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002c2bd50_0 .net/2u *"_ivl_4", 2 0, L_0x138051cc0;  1 drivers
v0x600002c2bde0_0 .net *"_ivl_6", 0 0, L_0x600002f194a0;  1 drivers
v0x600002c2be70_0 .net "do_clear", 0 0, L_0x60000350fe90;  1 drivers
v0x600002c2bf00_0 .net "load_weight", 0 0, L_0x60000350fcd0;  1 drivers
v0x600002c2c000_0 .net "weight_in", 7 0, L_0x600002f19540;  1 drivers
L_0x600002f19400 .concat [ 2 1 0 0], v0x600002c5abe0_0, L_0x138051c78;
L_0x600002f194a0 .cmp/eq 3, L_0x600002f19400, L_0x138051cc0;
L_0x600002f195e0 .cmp/eq 3, v0x600002c50a20_0, L_0x138051d08;
L_0x600002f19680 .cmp/eq 3, v0x600002c50a20_0, L_0x138051d50;
L_0x600002f19720 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138051d98;
L_0x600002f197c0 .cmp/eq 32, L_0x600002f19720, L_0x138051de0;
S_0x14577cf10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14577cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003032280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030322c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c2aac0_0 .net *"_ivl_11", 0 0, L_0x600002f19a40;  1 drivers
v0x600002c2ab50_0 .net *"_ivl_12", 15 0, L_0x600002f19ae0;  1 drivers
v0x600002c2abe0_0 .net/s *"_ivl_4", 15 0, L_0x600002f19860;  1 drivers
v0x600002c2ac70_0 .net/s *"_ivl_6", 15 0, L_0x600002f19900;  1 drivers
v0x600002c2ad00_0 .net/s "a_signed", 7 0, v0x600002c2aeb0_0;  1 drivers
v0x600002c2ad90_0 .net "act_in", 7 0, v0x600002c298c0_0;  alias, 1 drivers
v0x600002c2ae20_0 .var "act_out", 7 0;
v0x600002c2aeb0_0 .var "act_reg", 7 0;
v0x600002c2af40_0 .net "clear_acc", 0 0, L_0x60000350fe90;  alias, 1 drivers
v0x600002c2afd0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c2b060_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c2b0f0_0 .net "load_weight", 0 0, L_0x60000350fcd0;  alias, 1 drivers
v0x600002c2b180_0 .net/s "product", 15 0, L_0x600002f199a0;  1 drivers
v0x600002c2b210_0 .net/s "product_ext", 31 0, L_0x600002f19b80;  1 drivers
v0x600002c2b2a0_0 .net "psum_in", 31 0, v0x600002c25d40_0;  alias, 1 drivers
v0x600002c2b330_0 .var "psum_out", 31 0;
v0x600002c2b3c0_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c2b450_0 .net/s "w_signed", 7 0, v0x600002c2b570_0;  1 drivers
v0x600002c2b4e0_0 .net "weight_in", 7 0, L_0x600002f19540;  alias, 1 drivers
v0x600002c2b570_0 .var "weight_reg", 7 0;
L_0x600002f19860 .extend/s 16, v0x600002c2aeb0_0;
L_0x600002f19900 .extend/s 16, v0x600002c2b570_0;
L_0x600002f199a0 .arith/mult 16, L_0x600002f19860, L_0x600002f19900;
L_0x600002f19a40 .part L_0x600002f199a0, 15, 1;
LS_0x600002f19ae0_0_0 .concat [ 1 1 1 1], L_0x600002f19a40, L_0x600002f19a40, L_0x600002f19a40, L_0x600002f19a40;
LS_0x600002f19ae0_0_4 .concat [ 1 1 1 1], L_0x600002f19a40, L_0x600002f19a40, L_0x600002f19a40, L_0x600002f19a40;
LS_0x600002f19ae0_0_8 .concat [ 1 1 1 1], L_0x600002f19a40, L_0x600002f19a40, L_0x600002f19a40, L_0x600002f19a40;
LS_0x600002f19ae0_0_12 .concat [ 1 1 1 1], L_0x600002f19a40, L_0x600002f19a40, L_0x600002f19a40, L_0x600002f19a40;
L_0x600002f19ae0 .concat [ 4 4 4 4], LS_0x600002f19ae0_0_0, LS_0x600002f19ae0_0_4, LS_0x600002f19ae0_0_8, LS_0x600002f19ae0_0_12;
L_0x600002f19b80 .concat [ 16 16 0 0], L_0x600002f199a0, L_0x600002f19ae0;
S_0x14577a750 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x145781bb0;
 .timescale 0 0;
P_0x600000b60040 .param/l "col" 1 7 214, +C4<010>;
L_0x60000350bd40 .functor AND 1, v0x600002c5ac70_0, L_0x600002f19cc0, C4<1>, C4<1>;
L_0x60000350b790 .functor AND 1, L_0x600002f19ea0, v0x600002c59710_0, C4<1>, C4<1>;
L_0x60000350b330 .functor OR 1, L_0x600002f19e00, L_0x60000350b790, C4<0>, C4<0>;
L_0x60000350aed0 .functor AND 1, L_0x1380524a0, L_0x60000350b330, C4<1>, C4<1>;
L_0x60000350aa70 .functor AND 1, L_0x60000350aed0, L_0x600002f19fe0, C4<1>, C4<1>;
v0x600002c2cbd0_0 .net *"_ivl_0", 3 0, L_0x600002f19c20;  1 drivers
L_0x138051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c2cc60_0 .net/2u *"_ivl_11", 2 0, L_0x138051eb8;  1 drivers
v0x600002c2ccf0_0 .net *"_ivl_13", 0 0, L_0x600002f19e00;  1 drivers
L_0x138051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c2cd80_0 .net/2u *"_ivl_15", 2 0, L_0x138051f00;  1 drivers
v0x600002c2ce10_0 .net *"_ivl_17", 0 0, L_0x600002f19ea0;  1 drivers
v0x600002c2cea0_0 .net *"_ivl_20", 0 0, L_0x60000350b790;  1 drivers
v0x600002c2cf30_0 .net *"_ivl_22", 0 0, L_0x60000350b330;  1 drivers
v0x600002c2cfc0_0 .net *"_ivl_24", 0 0, L_0x60000350aed0;  1 drivers
v0x600002c2d050_0 .net *"_ivl_25", 31 0, L_0x600002f19f40;  1 drivers
L_0x138051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2d0e0_0 .net *"_ivl_28", 15 0, L_0x138051f48;  1 drivers
L_0x138051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2d170_0 .net/2u *"_ivl_29", 31 0, L_0x138051f90;  1 drivers
L_0x138051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c2d200_0 .net *"_ivl_3", 1 0, L_0x138051e28;  1 drivers
v0x600002c2d290_0 .net *"_ivl_31", 0 0, L_0x600002f19fe0;  1 drivers
L_0x138051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002c2d320_0 .net/2u *"_ivl_4", 3 0, L_0x138051e70;  1 drivers
v0x600002c2d3b0_0 .net *"_ivl_6", 0 0, L_0x600002f19cc0;  1 drivers
v0x600002c2d440_0 .net "do_clear", 0 0, L_0x60000350aa70;  1 drivers
v0x600002c2d4d0_0 .net "load_weight", 0 0, L_0x60000350bd40;  1 drivers
v0x600002c2d560_0 .net "weight_in", 7 0, L_0x600002f19d60;  1 drivers
L_0x600002f19c20 .concat [ 2 2 0 0], v0x600002c5abe0_0, L_0x138051e28;
L_0x600002f19cc0 .cmp/eq 4, L_0x600002f19c20, L_0x138051e70;
L_0x600002f19e00 .cmp/eq 3, v0x600002c50a20_0, L_0x138051eb8;
L_0x600002f19ea0 .cmp/eq 3, v0x600002c50a20_0, L_0x138051f00;
L_0x600002f19f40 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x138051f48;
L_0x600002f19fe0 .cmp/eq 32, L_0x600002f19f40, L_0x138051f90;
S_0x14577a8c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14577a750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003032300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600003032340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c2c090_0 .net *"_ivl_11", 0 0, L_0x600002f1a260;  1 drivers
v0x600002c2c120_0 .net *"_ivl_12", 15 0, L_0x600002f1a300;  1 drivers
v0x600002c2c1b0_0 .net/s *"_ivl_4", 15 0, L_0x600002f1a080;  1 drivers
v0x600002c2c240_0 .net/s *"_ivl_6", 15 0, L_0x600002f1a120;  1 drivers
v0x600002c2c2d0_0 .net/s "a_signed", 7 0, v0x600002c2c480_0;  1 drivers
v0x600002c2c360_0 .net "act_in", 7 0, v0x600002c2ae20_0;  alias, 1 drivers
v0x600002c2c3f0_0 .var "act_out", 7 0;
v0x600002c2c480_0 .var "act_reg", 7 0;
v0x600002c2c510_0 .net "clear_acc", 0 0, L_0x60000350aa70;  alias, 1 drivers
v0x600002c2c5a0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c2c630_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c2c6c0_0 .net "load_weight", 0 0, L_0x60000350bd40;  alias, 1 drivers
v0x600002c2c750_0 .net/s "product", 15 0, L_0x600002f1a1c0;  1 drivers
v0x600002c2c7e0_0 .net/s "product_ext", 31 0, L_0x600002f1a3a0;  1 drivers
v0x600002c2c870_0 .net "psum_in", 31 0, v0x600002c272a0_0;  alias, 1 drivers
v0x600002c2c900_0 .var "psum_out", 31 0;
v0x600002c2c990_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c2ca20_0 .net/s "w_signed", 7 0, v0x600002c2cb40_0;  1 drivers
v0x600002c2cab0_0 .net "weight_in", 7 0, L_0x600002f19d60;  alias, 1 drivers
v0x600002c2cb40_0 .var "weight_reg", 7 0;
L_0x600002f1a080 .extend/s 16, v0x600002c2c480_0;
L_0x600002f1a120 .extend/s 16, v0x600002c2cb40_0;
L_0x600002f1a1c0 .arith/mult 16, L_0x600002f1a080, L_0x600002f1a120;
L_0x600002f1a260 .part L_0x600002f1a1c0, 15, 1;
LS_0x600002f1a300_0_0 .concat [ 1 1 1 1], L_0x600002f1a260, L_0x600002f1a260, L_0x600002f1a260, L_0x600002f1a260;
LS_0x600002f1a300_0_4 .concat [ 1 1 1 1], L_0x600002f1a260, L_0x600002f1a260, L_0x600002f1a260, L_0x600002f1a260;
LS_0x600002f1a300_0_8 .concat [ 1 1 1 1], L_0x600002f1a260, L_0x600002f1a260, L_0x600002f1a260, L_0x600002f1a260;
LS_0x600002f1a300_0_12 .concat [ 1 1 1 1], L_0x600002f1a260, L_0x600002f1a260, L_0x600002f1a260, L_0x600002f1a260;
L_0x600002f1a300 .concat [ 4 4 4 4], LS_0x600002f1a300_0_0, LS_0x600002f1a300_0_4, LS_0x600002f1a300_0_8, LS_0x600002f1a300_0_12;
L_0x600002f1a3a0 .concat [ 16 16 0 0], L_0x600002f1a1c0, L_0x600002f1a300;
S_0x145773460 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x145781bb0;
 .timescale 0 0;
P_0x600000b60140 .param/l "col" 1 7 214, +C4<011>;
L_0x600003509d50 .functor AND 1, v0x600002c5ac70_0, L_0x600002f1a4e0, C4<1>, C4<1>;
L_0x6000035098f0 .functor AND 1, L_0x600002f1a6c0, v0x600002c59710_0, C4<1>, C4<1>;
L_0x600003509490 .functor OR 1, L_0x600002f1a620, L_0x6000035098f0, C4<0>, C4<0>;
L_0x600003509030 .functor AND 1, L_0x1380524a0, L_0x600003509490, C4<1>, C4<1>;
L_0x600003508bd0 .functor AND 1, L_0x600003509030, L_0x600002f1a800, C4<1>, C4<1>;
v0x600002c2e130_0 .net *"_ivl_0", 3 0, L_0x600002f1a440;  1 drivers
L_0x138052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002c2e1c0_0 .net/2u *"_ivl_11", 2 0, L_0x138052068;  1 drivers
v0x600002c2e250_0 .net *"_ivl_13", 0 0, L_0x600002f1a620;  1 drivers
L_0x1380520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c2e2e0_0 .net/2u *"_ivl_15", 2 0, L_0x1380520b0;  1 drivers
v0x600002c2e370_0 .net *"_ivl_17", 0 0, L_0x600002f1a6c0;  1 drivers
v0x600002c2e400_0 .net *"_ivl_20", 0 0, L_0x6000035098f0;  1 drivers
v0x600002c2e490_0 .net *"_ivl_22", 0 0, L_0x600003509490;  1 drivers
v0x600002c2e520_0 .net *"_ivl_24", 0 0, L_0x600003509030;  1 drivers
v0x600002c2e5b0_0 .net *"_ivl_25", 31 0, L_0x600002f1a760;  1 drivers
L_0x1380520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2e640_0 .net *"_ivl_28", 15 0, L_0x1380520f8;  1 drivers
L_0x138052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002c2e6d0_0 .net/2u *"_ivl_29", 31 0, L_0x138052140;  1 drivers
L_0x138051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c2e760_0 .net *"_ivl_3", 1 0, L_0x138051fd8;  1 drivers
v0x600002c2e7f0_0 .net *"_ivl_31", 0 0, L_0x600002f1a800;  1 drivers
L_0x138052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002c2e880_0 .net/2u *"_ivl_4", 3 0, L_0x138052020;  1 drivers
v0x600002c2e910_0 .net *"_ivl_6", 0 0, L_0x600002f1a4e0;  1 drivers
v0x600002c2e9a0_0 .net "do_clear", 0 0, L_0x600003508bd0;  1 drivers
v0x600002c2ea30_0 .net "load_weight", 0 0, L_0x600003509d50;  1 drivers
v0x600002c2eac0_0 .net "weight_in", 7 0, L_0x600002f1a580;  1 drivers
L_0x600002f1a440 .concat [ 2 2 0 0], v0x600002c5abe0_0, L_0x138051fd8;
L_0x600002f1a4e0 .cmp/eq 4, L_0x600002f1a440, L_0x138052020;
L_0x600002f1a620 .cmp/eq 3, v0x600002c50a20_0, L_0x138052068;
L_0x600002f1a6c0 .cmp/eq 3, v0x600002c50a20_0, L_0x1380520b0;
L_0x600002f1a760 .concat [ 16 16 0 0], v0x600002c50120_0, L_0x1380520f8;
L_0x600002f1a800 .cmp/eq 32, L_0x600002f1a760, L_0x138052140;
S_0x1457735d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x145773460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600003032380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000030323c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002c2d5f0_0 .net *"_ivl_11", 0 0, L_0x600002f1aa80;  1 drivers
v0x600002c2d680_0 .net *"_ivl_12", 15 0, L_0x600002f1ab20;  1 drivers
v0x600002c2d710_0 .net/s *"_ivl_4", 15 0, L_0x600002f1a8a0;  1 drivers
v0x600002c2d7a0_0 .net/s *"_ivl_6", 15 0, L_0x600002f1a940;  1 drivers
v0x600002c2d830_0 .net/s "a_signed", 7 0, v0x600002c2d9e0_0;  1 drivers
v0x600002c2d8c0_0 .net "act_in", 7 0, v0x600002c2c3f0_0;  alias, 1 drivers
v0x600002c2d950_0 .var "act_out", 7 0;
v0x600002c2d9e0_0 .var "act_reg", 7 0;
v0x600002c2da70_0 .net "clear_acc", 0 0, L_0x600003508bd0;  alias, 1 drivers
v0x600002c2db00_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c2db90_0 .net "enable", 0 0, L_0x600003506f40;  alias, 1 drivers
v0x600002c2dc20_0 .net "load_weight", 0 0, L_0x600003509d50;  alias, 1 drivers
v0x600002c2dcb0_0 .net/s "product", 15 0, L_0x600002f1a9e0;  1 drivers
v0x600002c2dd40_0 .net/s "product_ext", 31 0, L_0x600002f1abc0;  1 drivers
v0x600002c2ddd0_0 .net "psum_in", 31 0, v0x600002c28870_0;  alias, 1 drivers
v0x600002c2de60_0 .var "psum_out", 31 0;
v0x600002c2def0_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c2df80_0 .net/s "w_signed", 7 0, v0x600002c2e0a0_0;  1 drivers
v0x600002c2e010_0 .net "weight_in", 7 0, L_0x600002f1a580;  alias, 1 drivers
v0x600002c2e0a0_0 .var "weight_reg", 7 0;
L_0x600002f1a8a0 .extend/s 16, v0x600002c2d9e0_0;
L_0x600002f1a940 .extend/s 16, v0x600002c2e0a0_0;
L_0x600002f1a9e0 .arith/mult 16, L_0x600002f1a8a0, L_0x600002f1a940;
L_0x600002f1aa80 .part L_0x600002f1a9e0, 15, 1;
LS_0x600002f1ab20_0_0 .concat [ 1 1 1 1], L_0x600002f1aa80, L_0x600002f1aa80, L_0x600002f1aa80, L_0x600002f1aa80;
LS_0x600002f1ab20_0_4 .concat [ 1 1 1 1], L_0x600002f1aa80, L_0x600002f1aa80, L_0x600002f1aa80, L_0x600002f1aa80;
LS_0x600002f1ab20_0_8 .concat [ 1 1 1 1], L_0x600002f1aa80, L_0x600002f1aa80, L_0x600002f1aa80, L_0x600002f1aa80;
LS_0x600002f1ab20_0_12 .concat [ 1 1 1 1], L_0x600002f1aa80, L_0x600002f1aa80, L_0x600002f1aa80, L_0x600002f1aa80;
L_0x600002f1ab20 .concat [ 4 4 4 4], LS_0x600002f1ab20_0_0, LS_0x600002f1ab20_0_4, LS_0x600002f1ab20_0_8, LS_0x600002f1ab20_0_12;
L_0x600002f1abc0 .concat [ 16 16 0 0], L_0x600002f1a9e0, L_0x600002f1ab20;
S_0x1457b16b0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b60240 .param/l "row" 1 7 198, +C4<00>;
L_0x60000350c8c0 .functor BUFZ 8, v0x600002c38900_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1457b1820 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b602c0 .param/l "row" 1 7 198, +C4<01>;
L_0x60000350c770 .functor BUFZ 8, v0x600002c38bd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1457b1d30 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b60340 .param/l "row" 1 7 198, +C4<010>;
L_0x60000350c7e0 .functor BUFZ 8, v0x600002c38ea0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x1457b1ea0 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b603c0 .param/l "row" 1 7 198, +C4<011>;
L_0x60000350c690 .functor BUFZ 8, v0x600002c39170_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x145768bd0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b60440 .param/l "col" 1 7 279, +C4<00>;
L_0x600003507e90 .functor BUFZ 32, v0x600002c385a0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002c2eb50_0 .net *"_ivl_2", 31 0, L_0x600003507e90;  1 drivers
S_0x145768d40 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b604c0 .param/l "col" 1 7 279, +C4<01>;
L_0x600003507a30 .functor BUFZ 32, v0x600002c386c0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002c2ebe0_0 .net *"_ivl_2", 31 0, L_0x600003507a30;  1 drivers
S_0x1457a67a0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b60540 .param/l "col" 1 7 279, +C4<010>;
L_0x6000035075d0 .functor BUFZ 32, v0x600002c387e0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002c2ec70_0 .net *"_ivl_2", 31 0, L_0x6000035075d0;  1 drivers
S_0x1457a6910 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b605c0 .param/l "col" 1 7 279, +C4<011>;
L_0x600003507170 .functor BUFZ 32, L_0x600003506a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002c2ed00_0 .net *"_ivl_2", 31 0, L_0x600003507170;  1 drivers
S_0x1457abf00 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b60640 .param/l "col" 1 7 206, +C4<00>;
S_0x1457ac070 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b606c0 .param/l "col" 1 7 206, +C4<01>;
S_0x14579f3e0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b60740 .param/l "col" 1 7 206, +C4<010>;
S_0x14579f550 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14578ef20;
 .timescale 0 0;
P_0x600000b607c0 .param/l "col" 1 7 206, +C4<011>;
S_0x14579f8c0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x145770380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14576eb40 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14576eb80 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14576ebc0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14576ec00 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14576ec40 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14576ec80 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600003530d20 .functor BUFZ 256, v0x600002c53450_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003530d90 .functor BUFZ 256, v0x600002c54000_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003530e00 .functor BUFZ 256, v0x600002c52d90_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002c52370_0 .var/i "b", 31 0;
v0x600002c52400 .array "bank_addr", 3 0, 7 0;
v0x600002c52490_0 .net "bank_dma", 1 0, L_0x600002f1e760;  1 drivers
v0x600002c52520_0 .var "bank_dma_d", 1 0;
v0x600002c525b0_0 .net "bank_mxu_a", 1 0, L_0x600002f1e580;  1 drivers
v0x600002c52640_0 .var "bank_mxu_a_d", 1 0;
v0x600002c526d0_0 .net "bank_mxu_o", 1 0, L_0x600002f1e620;  1 drivers
v0x600002c52760_0 .net "bank_mxu_w", 1 0, L_0x600002f1e4e0;  1 drivers
v0x600002c527f0_0 .var "bank_mxu_w_d", 1 0;
v0x600002c52880 .array "bank_rdata", 3 0;
v0x600002c52880_0 .net v0x600002c52880 0, 255 0, v0x600002c50fc0_0; 1 drivers
v0x600002c52880_1 .net v0x600002c52880 1, 255 0, v0x600002c514d0_0; 1 drivers
v0x600002c52880_2 .net v0x600002c52880 2, 255 0, v0x600002c519e0_0; 1 drivers
v0x600002c52880_3 .net v0x600002c52880 3, 255 0, v0x600002c51ef0_0; 1 drivers
v0x600002c52910_0 .var "bank_re", 3 0;
v0x600002c529a0_0 .net "bank_vpu", 1 0, L_0x600002f1e6c0;  1 drivers
v0x600002c52a30_0 .var "bank_vpu_d", 1 0;
v0x600002c52ac0 .array "bank_wdata", 3 0, 255 0;
v0x600002c52b50_0 .var "bank_we", 3 0;
v0x600002c52be0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c52c70_0 .net "dma_addr", 19 0, v0x600002c34ea0_0;  alias, 1 drivers
v0x600002c52d00_0 .net "dma_rdata", 255 0, L_0x600003530e00;  alias, 1 drivers
v0x600002c52d90_0 .var "dma_rdata_reg", 255 0;
v0x600002c52e20_0 .net "dma_re", 0 0, L_0x6000035307e0;  alias, 1 drivers
v0x600002c52eb0_0 .net "dma_ready", 0 0, L_0x600002f1eda0;  alias, 1 drivers
v0x600002c52f40_0 .net "dma_wdata", 255 0, L_0x600003530700;  alias, 1 drivers
v0x600002c52fd0_0 .net "dma_we", 0 0, L_0x600003530770;  alias, 1 drivers
v0x600002c53060_0 .var "grant_dma", 3 0;
v0x600002c530f0_0 .var "grant_mxu_a", 3 0;
v0x600002c53180_0 .var "grant_mxu_o", 3 0;
v0x600002c53210_0 .var "grant_mxu_w", 3 0;
v0x600002c532a0_0 .var "grant_vpu", 3 0;
v0x600002c53330_0 .net "mxu_a_addr", 19 0, L_0x600002f1b980;  alias, 1 drivers
v0x600002c533c0_0 .net "mxu_a_rdata", 255 0, L_0x600003530d20;  alias, 1 drivers
v0x600002c53450_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002c534e0_0 .net "mxu_a_re", 0 0, L_0x600002f1ba20;  alias, 1 drivers
v0x600002c53570_0 .net "mxu_a_ready", 0 0, L_0x600002f1ec60;  alias, 1 drivers
v0x600002c53600_0 .net "mxu_o_addr", 19 0, L_0x600002f1bc00;  alias, 1 drivers
v0x600002c53690_0 .net "mxu_o_ready", 0 0, L_0x600002f1ed00;  alias, 1 drivers
v0x600002c53720_0 .net "mxu_o_wdata", 255 0, L_0x600002f1bde0;  alias, 1 drivers
v0x600002c537b0_0 .net "mxu_o_we", 0 0, L_0x6000035301c0;  alias, 1 drivers
v0x600002c53840_0 .net "mxu_w_addr", 19 0, L_0x600002f1b700;  alias, 1 drivers
v0x600002c538d0_0 .net "mxu_w_rdata", 255 0, v0x600002c53960_0;  alias, 1 drivers
v0x600002c53960_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002c539f0_0 .net "mxu_w_re", 0 0, L_0x600002f1b7a0;  alias, 1 drivers
v0x600002c53a80_0 .net "mxu_w_ready", 0 0, L_0x600002f1eb20;  alias, 1 drivers
v0x600002c53b10_0 .var "req_dma", 3 0;
v0x600002c53ba0_0 .var "req_mxu_a", 3 0;
v0x600002c53c30_0 .var "req_mxu_o", 3 0;
v0x600002c53cc0_0 .var "req_mxu_w", 3 0;
v0x600002c53d50_0 .var "req_vpu", 3 0;
v0x600002c53de0_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c53e70_0 .net "vpu_addr", 19 0, v0x600002c557a0_0;  alias, 1 drivers
v0x600002c53f00_0 .net "vpu_rdata", 255 0, L_0x600003530d90;  alias, 1 drivers
v0x600002c54000_0 .var "vpu_rdata_reg", 255 0;
v0x600002c54090_0 .net "vpu_re", 0 0, L_0x6000035305b0;  alias, 1 drivers
v0x600002c54120_0 .net "vpu_ready", 0 0, L_0x600002f1ebc0;  alias, 1 drivers
v0x600002c541b0_0 .net "vpu_wdata", 255 0, L_0x6000035304d0;  alias, 1 drivers
v0x600002c54240_0 .net "vpu_we", 0 0, L_0x600003530540;  alias, 1 drivers
v0x600002c542d0_0 .net "word_dma", 7 0, L_0x600002f1ea80;  1 drivers
v0x600002c54360_0 .net "word_mxu_a", 7 0, L_0x600002f1e8a0;  1 drivers
v0x600002c543f0_0 .net "word_mxu_o", 7 0, L_0x600002f1e940;  1 drivers
v0x600002c54480_0 .net "word_mxu_w", 7 0, L_0x600002f1e800;  1 drivers
v0x600002c54510_0 .net "word_vpu", 7 0, L_0x600002f1e9e0;  1 drivers
E_0x600000b60fc0/0 .event anyedge, v0x600002c527f0_0, v0x600002c50fc0_0, v0x600002c514d0_0, v0x600002c519e0_0;
E_0x600000b60fc0/1 .event anyedge, v0x600002c51ef0_0, v0x600002c52640_0, v0x600002c52a30_0, v0x600002c52520_0;
E_0x600000b60fc0 .event/or E_0x600000b60fc0/0, E_0x600000b60fc0/1;
E_0x600000b61040/0 .event anyedge, v0x600002c53cc0_0, v0x600002c53ba0_0, v0x600002c53c30_0, v0x600002c53d50_0;
E_0x600000b61040/1 .event anyedge, v0x600002c53b10_0, v0x600002c53210_0, v0x600002c54480_0, v0x600002c530f0_0;
E_0x600000b61040/2 .event anyedge, v0x600002c54360_0, v0x600002c53180_0, v0x600002c543f0_0, v0x600002c53720_0;
E_0x600000b61040/3 .event anyedge, v0x600002c532a0_0, v0x600002c54510_0, v0x600002c541b0_0, v0x600002c54240_0;
E_0x600000b61040/4 .event anyedge, v0x600002c54090_0, v0x600002c53060_0, v0x600002c542d0_0, v0x600002c35170_0;
E_0x600000b61040/5 .event anyedge, v0x600002c35290_0, v0x600002c34fc0_0;
E_0x600000b61040 .event/or E_0x600000b61040/0, E_0x600000b61040/1, E_0x600000b61040/2, E_0x600000b61040/3, E_0x600000b61040/4, E_0x600000b61040/5;
E_0x600000b61080/0 .event anyedge, v0x600002c539f0_0, v0x600002c52760_0, v0x600002c534e0_0, v0x600002c525b0_0;
E_0x600000b61080/1 .event anyedge, v0x600002c537b0_0, v0x600002c526d0_0, v0x600002c54240_0, v0x600002c54090_0;
E_0x600000b61080/2 .event anyedge, v0x600002c529a0_0, v0x600002c35290_0, v0x600002c34fc0_0, v0x600002c52490_0;
E_0x600000b61080 .event/or E_0x600000b61080/0, E_0x600000b61080/1, E_0x600000b61080/2;
L_0x600002f1dfe0 .part v0x600002c52b50_0, 0, 1;
L_0x600002f1e080 .part v0x600002c52910_0, 0, 1;
L_0x600002f1e120 .part v0x600002c52b50_0, 1, 1;
L_0x600002f1e1c0 .part v0x600002c52910_0, 1, 1;
L_0x600002f1e260 .part v0x600002c52b50_0, 2, 1;
L_0x600002f1e300 .part v0x600002c52910_0, 2, 1;
L_0x600002f1e3a0 .part v0x600002c52b50_0, 3, 1;
L_0x600002f1e440 .part v0x600002c52910_0, 3, 1;
L_0x600002f1e4e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600002f1b700 (v0x600002c52130_0) S_0x1457a01c0;
L_0x600002f1e580 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600002f1b980 (v0x600002c52130_0) S_0x1457a01c0;
L_0x600002f1e620 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, L_0x600002f1bc00 (v0x600002c52130_0) S_0x1457a01c0;
L_0x600002f1e6c0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x600002c557a0_0 (v0x600002c52130_0) S_0x1457a01c0;
L_0x600002f1e760 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_bank, 2, v0x600002c34ea0_0 (v0x600002c52130_0) S_0x1457a01c0;
L_0x600002f1e800 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600002f1b700 (v0x600002c52250_0) S_0x1457a0330;
L_0x600002f1e8a0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600002f1b980 (v0x600002c52250_0) S_0x1457a0330;
L_0x600002f1e940 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, L_0x600002f1bc00 (v0x600002c52250_0) S_0x1457a0330;
L_0x600002f1e9e0 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x600002c557a0_0 (v0x600002c52250_0) S_0x1457a0330;
L_0x600002f1ea80 .ufunc/vec4 TD_tb_stress_test.dut.sram_inst.get_word, 8, v0x600002c34ea0_0 (v0x600002c52250_0) S_0x1457a0330;
L_0x600002f1eb20 .part/v v0x600002c53210_0, L_0x600002f1e4e0, 1;
L_0x600002f1ec60 .part/v v0x600002c530f0_0, L_0x600002f1e580, 1;
L_0x600002f1ed00 .part/v v0x600002c53180_0, L_0x600002f1e620, 1;
L_0x600002f1ebc0 .part/v v0x600002c532a0_0, L_0x600002f1e6c0, 1;
L_0x600002f1eda0 .part/v v0x600002c53060_0, L_0x600002f1e760, 1;
S_0x14576f9f0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14579f8c0;
 .timescale 0 0;
P_0x600000b610c0 .param/l "i" 1 9 184, +C4<00>;
S_0x14576fb60 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14576f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003031880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000030318c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002c52400_0 .array/port v0x600002c52400, 0;
v0x600002c50d80_0 .net "addr", 7 0, v0x600002c52400_0;  1 drivers
v0x600002c50e10_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c50ea0_0 .var/i "i", 31 0;
v0x600002c50f30 .array "mem", 255 0, 255 0;
v0x600002c50fc0_0 .var "rdata", 255 0;
v0x600002c51050_0 .net "re", 0 0, L_0x600002f1e080;  1 drivers
v0x600002c52ac0_0 .array/port v0x600002c52ac0, 0;
v0x600002c510e0_0 .net "wdata", 255 0, v0x600002c52ac0_0;  1 drivers
v0x600002c51170_0 .net "we", 0 0, L_0x600002f1dfe0;  1 drivers
E_0x600000b611c0 .event posedge, v0x600002c34120_0;
S_0x14576fcd0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14579f8c0;
 .timescale 0 0;
P_0x600000b61240 .param/l "i" 1 9 184, +C4<01>;
S_0x14576fe40 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14576fcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003032400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003032440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002c52400_1 .array/port v0x600002c52400, 1;
v0x600002c51290_0 .net "addr", 7 0, v0x600002c52400_1;  1 drivers
v0x600002c51320_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c513b0_0 .var/i "i", 31 0;
v0x600002c51440 .array "mem", 255 0, 255 0;
v0x600002c514d0_0 .var "rdata", 255 0;
v0x600002c51560_0 .net "re", 0 0, L_0x600002f1e1c0;  1 drivers
v0x600002c52ac0_1 .array/port v0x600002c52ac0, 1;
v0x600002c515f0_0 .net "wdata", 255 0, v0x600002c52ac0_1;  1 drivers
v0x600002c51680_0 .net "we", 0 0, L_0x600002f1e120;  1 drivers
S_0x1457a5e50 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14579f8c0;
 .timescale 0 0;
P_0x600000b61380 .param/l "i" 1 9 184, +C4<010>;
S_0x1457a5fc0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1457a5e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003032480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000030324c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002c52400_2 .array/port v0x600002c52400, 2;
v0x600002c517a0_0 .net "addr", 7 0, v0x600002c52400_2;  1 drivers
v0x600002c51830_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c518c0_0 .var/i "i", 31 0;
v0x600002c51950 .array "mem", 255 0, 255 0;
v0x600002c519e0_0 .var "rdata", 255 0;
v0x600002c51a70_0 .net "re", 0 0, L_0x600002f1e300;  1 drivers
v0x600002c52ac0_2 .array/port v0x600002c52ac0, 2;
v0x600002c51b00_0 .net "wdata", 255 0, v0x600002c52ac0_2;  1 drivers
v0x600002c51b90_0 .net "we", 0 0, L_0x600002f1e260;  1 drivers
S_0x1457a6130 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14579f8c0;
 .timescale 0 0;
P_0x600000b614c0 .param/l "i" 1 9 184, +C4<011>;
S_0x1457a0050 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1457a6130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600003032500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600003032540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002c52400_3 .array/port v0x600002c52400, 3;
v0x600002c51cb0_0 .net "addr", 7 0, v0x600002c52400_3;  1 drivers
v0x600002c51d40_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c51dd0_0 .var/i "i", 31 0;
v0x600002c51e60 .array "mem", 255 0, 255 0;
v0x600002c51ef0_0 .var "rdata", 255 0;
v0x600002c51f80_0 .net "re", 0 0, L_0x600002f1e440;  1 drivers
v0x600002c52ac0_3 .array/port v0x600002c52ac0, 3;
v0x600002c52010_0 .net "wdata", 255 0, v0x600002c52ac0_3;  1 drivers
v0x600002c520a0_0 .net "we", 0 0, L_0x600002f1e3a0;  1 drivers
S_0x1457a01c0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14579f8c0;
 .timescale 0 0;
v0x600002c52130_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1457a01c0
TD_tb_stress_test.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002c52130_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002c52130_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x1457a0330 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14579f8c0;
 .timescale 0 0;
v0x600002c52250_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x1457a0330
TD_tb_stress_test.dut.sram_inst.get_word ;
    %load/vec4 v0x600002c52250_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1457a06a0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x145770380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14600a200 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14600a240 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14600a280 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x14600a2c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14600a300 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x14600a340 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x14600a380 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x14600a3c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x14600a400 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x14600a440 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x14600a480 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x14600a4c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x14600a500 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x14600a540 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x14600a580 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x14600a5c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x14600a600 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x14600a640 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x14600a680 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x14600a6c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x14600a700 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x14600a740 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x14600a780 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x14600a7c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x14600a800 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x14600a840 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x14600a880 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x14600a8c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x14600a900 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003530310 .functor BUFZ 256, L_0x600002f1d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003530380 .functor BUFZ 256, L_0x600002f1d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000035303f0 .functor BUFZ 1, v0x600002c54f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000035304d0 .functor BUFZ 256, v0x600002c55b00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003530540 .functor BUFZ 1, v0x600002c55c20_0, C4<0>, C4<0>, C4<0>;
L_0x6000035305b0 .functor BUFZ 1, v0x600002c55950_0, C4<0>, C4<0>, C4<0>;
v0x600002c545a0_0 .net *"_ivl_48", 255 0, L_0x600002f1d7c0;  1 drivers
v0x600002c54630_0 .net *"_ivl_50", 6 0, L_0x600002f1d860;  1 drivers
L_0x138052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c546c0_0 .net *"_ivl_53", 1 0, L_0x138052848;  1 drivers
v0x600002c54750_0 .net *"_ivl_56", 255 0, L_0x600002f1d900;  1 drivers
v0x600002c547e0_0 .net *"_ivl_58", 6 0, L_0x600002f1d9a0;  1 drivers
L_0x138052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002c54870_0 .net *"_ivl_61", 1 0, L_0x138052890;  1 drivers
L_0x1380528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002c54900_0 .net/2u *"_ivl_64", 2 0, L_0x1380528d8;  1 drivers
v0x600002c54990_0 .var "addr_reg", 19 0;
v0x600002c54a20_0 .var "alu_result", 255 0;
v0x600002c54ab0_0 .net "clk", 0 0, v0x600002c5ca20_0;  alias, 1 drivers
v0x600002c54b40_0 .net "cmd", 127 0, v0x600002c382d0_0;  alias, 1 drivers
v0x600002c54bd0_0 .net "cmd_done", 0 0, L_0x6000035303f0;  alias, 1 drivers
v0x600002c54c60_0 .net "cmd_ready", 0 0, L_0x600002f1da40;  alias, 1 drivers
v0x600002c54cf0_0 .var "cmd_reg", 127 0;
v0x600002c54d80_0 .net "cmd_valid", 0 0, L_0x60000350ce00;  alias, 1 drivers
v0x600002c54e10_0 .net "count", 15 0, L_0x600002f1d720;  1 drivers
v0x600002c54ea0_0 .var "count_reg", 15 0;
v0x600002c54f30_0 .var "done_reg", 0 0;
v0x600002c54fc0_0 .var "elem_count", 15 0;
v0x600002c55050_0 .net "imm", 15 0, L_0x600002f1d5e0;  1 drivers
v0x600002c550e0_0 .var "imm_reg", 15 0;
v0x600002c55170_0 .var/i "lane", 31 0;
v0x600002c55200 .array "lane_a", 15 0;
v0x600002c55200_0 .net v0x600002c55200 0, 15 0, L_0x600002f1bf20; 1 drivers
v0x600002c55200_1 .net v0x600002c55200 1, 15 0, L_0x600002f1c000; 1 drivers
v0x600002c55200_2 .net v0x600002c55200 2, 15 0, L_0x600002f1c140; 1 drivers
v0x600002c55200_3 .net v0x600002c55200 3, 15 0, L_0x600002f1c280; 1 drivers
v0x600002c55200_4 .net v0x600002c55200 4, 15 0, L_0x600002f1c3c0; 1 drivers
v0x600002c55200_5 .net v0x600002c55200 5, 15 0, L_0x600002f1c500; 1 drivers
v0x600002c55200_6 .net v0x600002c55200 6, 15 0, L_0x600002f1c640; 1 drivers
v0x600002c55200_7 .net v0x600002c55200 7, 15 0, L_0x600002f1c780; 1 drivers
v0x600002c55200_8 .net v0x600002c55200 8, 15 0, L_0x600002f1c8c0; 1 drivers
v0x600002c55200_9 .net v0x600002c55200 9, 15 0, L_0x600002f1ca00; 1 drivers
v0x600002c55200_10 .net v0x600002c55200 10, 15 0, L_0x600002f1cbe0; 1 drivers
v0x600002c55200_11 .net v0x600002c55200 11, 15 0, L_0x600002f1cc80; 1 drivers
v0x600002c55200_12 .net v0x600002c55200 12, 15 0, L_0x600002f1cdc0; 1 drivers
v0x600002c55200_13 .net v0x600002c55200 13, 15 0, L_0x600002f1cf00; 1 drivers
v0x600002c55200_14 .net v0x600002c55200 14, 15 0, L_0x600002f1d040; 1 drivers
v0x600002c55200_15 .net v0x600002c55200 15, 15 0, L_0x600002f1d180; 1 drivers
v0x600002c55290 .array "lane_b", 15 0;
v0x600002c55290_0 .net v0x600002c55290 0, 15 0, L_0x600002f13e80; 1 drivers
v0x600002c55290_1 .net v0x600002c55290 1, 15 0, L_0x600002f1c0a0; 1 drivers
v0x600002c55290_2 .net v0x600002c55290 2, 15 0, L_0x600002f1c1e0; 1 drivers
v0x600002c55290_3 .net v0x600002c55290 3, 15 0, L_0x600002f1c320; 1 drivers
v0x600002c55290_4 .net v0x600002c55290 4, 15 0, L_0x600002f1c460; 1 drivers
v0x600002c55290_5 .net v0x600002c55290 5, 15 0, L_0x600002f1c5a0; 1 drivers
v0x600002c55290_6 .net v0x600002c55290 6, 15 0, L_0x600002f1c6e0; 1 drivers
v0x600002c55290_7 .net v0x600002c55290 7, 15 0, L_0x600002f1c820; 1 drivers
v0x600002c55290_8 .net v0x600002c55290 8, 15 0, L_0x600002f1c960; 1 drivers
v0x600002c55290_9 .net v0x600002c55290 9, 15 0, L_0x600002f1cb40; 1 drivers
v0x600002c55290_10 .net v0x600002c55290 10, 15 0, L_0x600002f1caa0; 1 drivers
v0x600002c55290_11 .net v0x600002c55290 11, 15 0, L_0x600002f1cd20; 1 drivers
v0x600002c55290_12 .net v0x600002c55290 12, 15 0, L_0x600002f1ce60; 1 drivers
v0x600002c55290_13 .net v0x600002c55290 13, 15 0, L_0x600002f1cfa0; 1 drivers
v0x600002c55290_14 .net v0x600002c55290 14, 15 0, L_0x600002f1d0e0; 1 drivers
v0x600002c55290_15 .net v0x600002c55290 15, 15 0, L_0x600002f1d220; 1 drivers
v0x600002c55320 .array "lane_result", 15 0, 15 0;
v0x600002c553b0_0 .net "mem_addr", 19 0, L_0x600002f1d680;  1 drivers
v0x600002c55440_0 .var "mem_addr_reg", 19 0;
v0x600002c554d0_0 .net "opcode", 7 0, L_0x600002f1d2c0;  1 drivers
v0x600002c55560_0 .var "reduce_result", 15 0;
v0x600002c555f0 .array "reduce_tree", 79 0, 15 0;
v0x600002c55680_0 .net "rst_n", 0 0, v0x600002c5d320_0;  alias, 1 drivers
v0x600002c55710_0 .net "sram_addr", 19 0, v0x600002c557a0_0;  alias, 1 drivers
v0x600002c557a0_0 .var "sram_addr_reg", 19 0;
v0x600002c55830_0 .net "sram_rdata", 255 0, L_0x600003530d90;  alias, 1 drivers
v0x600002c558c0_0 .net "sram_re", 0 0, L_0x6000035305b0;  alias, 1 drivers
v0x600002c55950_0 .var "sram_re_reg", 0 0;
v0x600002c559e0_0 .net "sram_ready", 0 0, L_0x600002f1ebc0;  alias, 1 drivers
v0x600002c55a70_0 .net "sram_wdata", 255 0, L_0x6000035304d0;  alias, 1 drivers
v0x600002c55b00_0 .var "sram_wdata_reg", 255 0;
v0x600002c55b90_0 .net "sram_we", 0 0, L_0x600003530540;  alias, 1 drivers
v0x600002c55c20_0 .var "sram_we_reg", 0 0;
v0x600002c55cb0_0 .var/i "stage", 31 0;
v0x600002c55d40_0 .var "state", 2 0;
v0x600002c55dd0_0 .net "subop", 7 0, L_0x600002f1d360;  1 drivers
v0x600002c55e60_0 .var "subop_reg", 7 0;
v0x600002c55ef0_0 .net "vd", 4 0, L_0x600002f1d400;  1 drivers
v0x600002c55f80_0 .var "vd_reg", 4 0;
v0x600002c56010 .array "vrf", 31 0, 255 0;
v0x600002c560a0_0 .net "vs1", 4 0, L_0x600002f1d4a0;  1 drivers
v0x600002c56130_0 .net "vs1_data", 255 0, L_0x600003530310;  1 drivers
v0x600002c561c0_0 .var "vs1_reg", 4 0;
v0x600002c56250_0 .net "vs2", 4 0, L_0x600002f1d540;  1 drivers
v0x600002c562e0_0 .net "vs2_data", 255 0, L_0x600003530380;  1 drivers
v0x600002c56370_0 .var "vs2_reg", 4 0;
E_0x600000b61dc0/0 .event anyedge, v0x600002c55200_0, v0x600002c55200_1, v0x600002c55200_2, v0x600002c55200_3;
E_0x600000b61dc0/1 .event anyedge, v0x600002c55200_4, v0x600002c55200_5, v0x600002c55200_6, v0x600002c55200_7;
E_0x600000b61dc0/2 .event anyedge, v0x600002c55200_8, v0x600002c55200_9, v0x600002c55200_10, v0x600002c55200_11;
E_0x600000b61dc0/3 .event anyedge, v0x600002c55200_12, v0x600002c55200_13, v0x600002c55200_14, v0x600002c55200_15;
v0x600002c555f0_0 .array/port v0x600002c555f0, 0;
v0x600002c555f0_1 .array/port v0x600002c555f0, 1;
v0x600002c555f0_2 .array/port v0x600002c555f0, 2;
E_0x600000b61dc0/4 .event anyedge, v0x600002c55e60_0, v0x600002c555f0_0, v0x600002c555f0_1, v0x600002c555f0_2;
v0x600002c555f0_3 .array/port v0x600002c555f0, 3;
v0x600002c555f0_4 .array/port v0x600002c555f0, 4;
v0x600002c555f0_5 .array/port v0x600002c555f0, 5;
v0x600002c555f0_6 .array/port v0x600002c555f0, 6;
E_0x600000b61dc0/5 .event anyedge, v0x600002c555f0_3, v0x600002c555f0_4, v0x600002c555f0_5, v0x600002c555f0_6;
v0x600002c555f0_7 .array/port v0x600002c555f0, 7;
v0x600002c555f0_8 .array/port v0x600002c555f0, 8;
v0x600002c555f0_9 .array/port v0x600002c555f0, 9;
v0x600002c555f0_10 .array/port v0x600002c555f0, 10;
E_0x600000b61dc0/6 .event anyedge, v0x600002c555f0_7, v0x600002c555f0_8, v0x600002c555f0_9, v0x600002c555f0_10;
v0x600002c555f0_11 .array/port v0x600002c555f0, 11;
v0x600002c555f0_12 .array/port v0x600002c555f0, 12;
v0x600002c555f0_13 .array/port v0x600002c555f0, 13;
v0x600002c555f0_14 .array/port v0x600002c555f0, 14;
E_0x600000b61dc0/7 .event anyedge, v0x600002c555f0_11, v0x600002c555f0_12, v0x600002c555f0_13, v0x600002c555f0_14;
v0x600002c555f0_15 .array/port v0x600002c555f0, 15;
v0x600002c555f0_16 .array/port v0x600002c555f0, 16;
v0x600002c555f0_17 .array/port v0x600002c555f0, 17;
v0x600002c555f0_18 .array/port v0x600002c555f0, 18;
E_0x600000b61dc0/8 .event anyedge, v0x600002c555f0_15, v0x600002c555f0_16, v0x600002c555f0_17, v0x600002c555f0_18;
v0x600002c555f0_19 .array/port v0x600002c555f0, 19;
v0x600002c555f0_20 .array/port v0x600002c555f0, 20;
v0x600002c555f0_21 .array/port v0x600002c555f0, 21;
v0x600002c555f0_22 .array/port v0x600002c555f0, 22;
E_0x600000b61dc0/9 .event anyedge, v0x600002c555f0_19, v0x600002c555f0_20, v0x600002c555f0_21, v0x600002c555f0_22;
v0x600002c555f0_23 .array/port v0x600002c555f0, 23;
v0x600002c555f0_24 .array/port v0x600002c555f0, 24;
v0x600002c555f0_25 .array/port v0x600002c555f0, 25;
v0x600002c555f0_26 .array/port v0x600002c555f0, 26;
E_0x600000b61dc0/10 .event anyedge, v0x600002c555f0_23, v0x600002c555f0_24, v0x600002c555f0_25, v0x600002c555f0_26;
v0x600002c555f0_27 .array/port v0x600002c555f0, 27;
v0x600002c555f0_28 .array/port v0x600002c555f0, 28;
v0x600002c555f0_29 .array/port v0x600002c555f0, 29;
v0x600002c555f0_30 .array/port v0x600002c555f0, 30;
E_0x600000b61dc0/11 .event anyedge, v0x600002c555f0_27, v0x600002c555f0_28, v0x600002c555f0_29, v0x600002c555f0_30;
v0x600002c555f0_31 .array/port v0x600002c555f0, 31;
v0x600002c555f0_32 .array/port v0x600002c555f0, 32;
v0x600002c555f0_33 .array/port v0x600002c555f0, 33;
v0x600002c555f0_34 .array/port v0x600002c555f0, 34;
E_0x600000b61dc0/12 .event anyedge, v0x600002c555f0_31, v0x600002c555f0_32, v0x600002c555f0_33, v0x600002c555f0_34;
v0x600002c555f0_35 .array/port v0x600002c555f0, 35;
v0x600002c555f0_36 .array/port v0x600002c555f0, 36;
v0x600002c555f0_37 .array/port v0x600002c555f0, 37;
v0x600002c555f0_38 .array/port v0x600002c555f0, 38;
E_0x600000b61dc0/13 .event anyedge, v0x600002c555f0_35, v0x600002c555f0_36, v0x600002c555f0_37, v0x600002c555f0_38;
v0x600002c555f0_39 .array/port v0x600002c555f0, 39;
v0x600002c555f0_40 .array/port v0x600002c555f0, 40;
v0x600002c555f0_41 .array/port v0x600002c555f0, 41;
v0x600002c555f0_42 .array/port v0x600002c555f0, 42;
E_0x600000b61dc0/14 .event anyedge, v0x600002c555f0_39, v0x600002c555f0_40, v0x600002c555f0_41, v0x600002c555f0_42;
v0x600002c555f0_43 .array/port v0x600002c555f0, 43;
v0x600002c555f0_44 .array/port v0x600002c555f0, 44;
v0x600002c555f0_45 .array/port v0x600002c555f0, 45;
v0x600002c555f0_46 .array/port v0x600002c555f0, 46;
E_0x600000b61dc0/15 .event anyedge, v0x600002c555f0_43, v0x600002c555f0_44, v0x600002c555f0_45, v0x600002c555f0_46;
v0x600002c555f0_47 .array/port v0x600002c555f0, 47;
v0x600002c555f0_48 .array/port v0x600002c555f0, 48;
v0x600002c555f0_49 .array/port v0x600002c555f0, 49;
v0x600002c555f0_50 .array/port v0x600002c555f0, 50;
E_0x600000b61dc0/16 .event anyedge, v0x600002c555f0_47, v0x600002c555f0_48, v0x600002c555f0_49, v0x600002c555f0_50;
v0x600002c555f0_51 .array/port v0x600002c555f0, 51;
v0x600002c555f0_52 .array/port v0x600002c555f0, 52;
v0x600002c555f0_53 .array/port v0x600002c555f0, 53;
v0x600002c555f0_54 .array/port v0x600002c555f0, 54;
E_0x600000b61dc0/17 .event anyedge, v0x600002c555f0_51, v0x600002c555f0_52, v0x600002c555f0_53, v0x600002c555f0_54;
v0x600002c555f0_55 .array/port v0x600002c555f0, 55;
v0x600002c555f0_56 .array/port v0x600002c555f0, 56;
v0x600002c555f0_57 .array/port v0x600002c555f0, 57;
v0x600002c555f0_58 .array/port v0x600002c555f0, 58;
E_0x600000b61dc0/18 .event anyedge, v0x600002c555f0_55, v0x600002c555f0_56, v0x600002c555f0_57, v0x600002c555f0_58;
v0x600002c555f0_59 .array/port v0x600002c555f0, 59;
v0x600002c555f0_60 .array/port v0x600002c555f0, 60;
v0x600002c555f0_61 .array/port v0x600002c555f0, 61;
v0x600002c555f0_62 .array/port v0x600002c555f0, 62;
E_0x600000b61dc0/19 .event anyedge, v0x600002c555f0_59, v0x600002c555f0_60, v0x600002c555f0_61, v0x600002c555f0_62;
v0x600002c555f0_63 .array/port v0x600002c555f0, 63;
v0x600002c555f0_64 .array/port v0x600002c555f0, 64;
v0x600002c555f0_65 .array/port v0x600002c555f0, 65;
v0x600002c555f0_66 .array/port v0x600002c555f0, 66;
E_0x600000b61dc0/20 .event anyedge, v0x600002c555f0_63, v0x600002c555f0_64, v0x600002c555f0_65, v0x600002c555f0_66;
v0x600002c555f0_67 .array/port v0x600002c555f0, 67;
v0x600002c555f0_68 .array/port v0x600002c555f0, 68;
v0x600002c555f0_69 .array/port v0x600002c555f0, 69;
v0x600002c555f0_70 .array/port v0x600002c555f0, 70;
E_0x600000b61dc0/21 .event anyedge, v0x600002c555f0_67, v0x600002c555f0_68, v0x600002c555f0_69, v0x600002c555f0_70;
v0x600002c555f0_71 .array/port v0x600002c555f0, 71;
v0x600002c555f0_72 .array/port v0x600002c555f0, 72;
v0x600002c555f0_73 .array/port v0x600002c555f0, 73;
v0x600002c555f0_74 .array/port v0x600002c555f0, 74;
E_0x600000b61dc0/22 .event anyedge, v0x600002c555f0_71, v0x600002c555f0_72, v0x600002c555f0_73, v0x600002c555f0_74;
v0x600002c555f0_75 .array/port v0x600002c555f0, 75;
v0x600002c555f0_76 .array/port v0x600002c555f0, 76;
v0x600002c555f0_77 .array/port v0x600002c555f0, 77;
v0x600002c555f0_78 .array/port v0x600002c555f0, 78;
E_0x600000b61dc0/23 .event anyedge, v0x600002c555f0_75, v0x600002c555f0_76, v0x600002c555f0_77, v0x600002c555f0_78;
v0x600002c555f0_79 .array/port v0x600002c555f0, 79;
E_0x600000b61dc0/24 .event anyedge, v0x600002c555f0_79;
E_0x600000b61dc0 .event/or E_0x600000b61dc0/0, E_0x600000b61dc0/1, E_0x600000b61dc0/2, E_0x600000b61dc0/3, E_0x600000b61dc0/4, E_0x600000b61dc0/5, E_0x600000b61dc0/6, E_0x600000b61dc0/7, E_0x600000b61dc0/8, E_0x600000b61dc0/9, E_0x600000b61dc0/10, E_0x600000b61dc0/11, E_0x600000b61dc0/12, E_0x600000b61dc0/13, E_0x600000b61dc0/14, E_0x600000b61dc0/15, E_0x600000b61dc0/16, E_0x600000b61dc0/17, E_0x600000b61dc0/18, E_0x600000b61dc0/19, E_0x600000b61dc0/20, E_0x600000b61dc0/21, E_0x600000b61dc0/22, E_0x600000b61dc0/23, E_0x600000b61dc0/24;
L_0x600002f1bf20 .part L_0x600003530310, 0, 16;
L_0x600002f13e80 .part L_0x600003530380, 0, 16;
L_0x600002f1c000 .part L_0x600003530310, 16, 16;
L_0x600002f1c0a0 .part L_0x600003530380, 16, 16;
L_0x600002f1c140 .part L_0x600003530310, 32, 16;
L_0x600002f1c1e0 .part L_0x600003530380, 32, 16;
L_0x600002f1c280 .part L_0x600003530310, 48, 16;
L_0x600002f1c320 .part L_0x600003530380, 48, 16;
L_0x600002f1c3c0 .part L_0x600003530310, 64, 16;
L_0x600002f1c460 .part L_0x600003530380, 64, 16;
L_0x600002f1c500 .part L_0x600003530310, 80, 16;
L_0x600002f1c5a0 .part L_0x600003530380, 80, 16;
L_0x600002f1c640 .part L_0x600003530310, 96, 16;
L_0x600002f1c6e0 .part L_0x600003530380, 96, 16;
L_0x600002f1c780 .part L_0x600003530310, 112, 16;
L_0x600002f1c820 .part L_0x600003530380, 112, 16;
L_0x600002f1c8c0 .part L_0x600003530310, 128, 16;
L_0x600002f1c960 .part L_0x600003530380, 128, 16;
L_0x600002f1ca00 .part L_0x600003530310, 144, 16;
L_0x600002f1cb40 .part L_0x600003530380, 144, 16;
L_0x600002f1cbe0 .part L_0x600003530310, 160, 16;
L_0x600002f1caa0 .part L_0x600003530380, 160, 16;
L_0x600002f1cc80 .part L_0x600003530310, 176, 16;
L_0x600002f1cd20 .part L_0x600003530380, 176, 16;
L_0x600002f1cdc0 .part L_0x600003530310, 192, 16;
L_0x600002f1ce60 .part L_0x600003530380, 192, 16;
L_0x600002f1cf00 .part L_0x600003530310, 208, 16;
L_0x600002f1cfa0 .part L_0x600003530380, 208, 16;
L_0x600002f1d040 .part L_0x600003530310, 224, 16;
L_0x600002f1d0e0 .part L_0x600003530380, 224, 16;
L_0x600002f1d180 .part L_0x600003530310, 240, 16;
L_0x600002f1d220 .part L_0x600003530380, 240, 16;
L_0x600002f1d2c0 .part v0x600002c382d0_0, 120, 8;
L_0x600002f1d360 .part v0x600002c382d0_0, 112, 8;
L_0x600002f1d400 .part v0x600002c382d0_0, 107, 5;
L_0x600002f1d4a0 .part v0x600002c382d0_0, 102, 5;
L_0x600002f1d540 .part v0x600002c382d0_0, 97, 5;
L_0x600002f1d5e0 .part v0x600002c382d0_0, 32, 16;
L_0x600002f1d680 .part v0x600002c382d0_0, 76, 20;
L_0x600002f1d720 .part v0x600002c382d0_0, 48, 16;
L_0x600002f1d7c0 .array/port v0x600002c56010, L_0x600002f1d860;
L_0x600002f1d860 .concat [ 5 2 0 0], v0x600002c561c0_0, L_0x138052848;
L_0x600002f1d900 .array/port v0x600002c56010, L_0x600002f1d9a0;
L_0x600002f1d9a0 .concat [ 5 2 0 0], v0x600002c56370_0, L_0x138052890;
L_0x600002f1da40 .cmp/eq 3, v0x600002c55d40_0, L_0x1380528d8;
S_0x1457a0b20 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b61e00 .param/l "i" 1 10 137, +C4<00>;
v0x600002c55320_0 .array/port v0x600002c55320, 0;
v0x600002c55320_1 .array/port v0x600002c55320, 1;
v0x600002c55320_2 .array/port v0x600002c55320, 2;
v0x600002c55320_3 .array/port v0x600002c55320, 3;
E_0x600000b61e80/0 .event anyedge, v0x600002c55320_0, v0x600002c55320_1, v0x600002c55320_2, v0x600002c55320_3;
v0x600002c55320_4 .array/port v0x600002c55320, 4;
v0x600002c55320_5 .array/port v0x600002c55320, 5;
v0x600002c55320_6 .array/port v0x600002c55320, 6;
v0x600002c55320_7 .array/port v0x600002c55320, 7;
E_0x600000b61e80/1 .event anyedge, v0x600002c55320_4, v0x600002c55320_5, v0x600002c55320_6, v0x600002c55320_7;
v0x600002c55320_8 .array/port v0x600002c55320, 8;
v0x600002c55320_9 .array/port v0x600002c55320, 9;
v0x600002c55320_10 .array/port v0x600002c55320, 10;
v0x600002c55320_11 .array/port v0x600002c55320, 11;
E_0x600000b61e80/2 .event anyedge, v0x600002c55320_8, v0x600002c55320_9, v0x600002c55320_10, v0x600002c55320_11;
v0x600002c55320_12 .array/port v0x600002c55320, 12;
v0x600002c55320_13 .array/port v0x600002c55320, 13;
v0x600002c55320_14 .array/port v0x600002c55320, 14;
v0x600002c55320_15 .array/port v0x600002c55320, 15;
E_0x600000b61e80/3 .event anyedge, v0x600002c55320_12, v0x600002c55320_13, v0x600002c55320_14, v0x600002c55320_15;
E_0x600000b61e80 .event/or E_0x600000b61e80/0, E_0x600000b61e80/1, E_0x600000b61e80/2, E_0x600000b61e80/3;
E_0x600000b61ec0/0 .event anyedge, v0x600002c55e60_0, v0x600002c55200_0, v0x600002c55200_1, v0x600002c55200_2;
E_0x600000b61ec0/1 .event anyedge, v0x600002c55200_3, v0x600002c55200_4, v0x600002c55200_5, v0x600002c55200_6;
E_0x600000b61ec0/2 .event anyedge, v0x600002c55200_7, v0x600002c55200_8, v0x600002c55200_9, v0x600002c55200_10;
E_0x600000b61ec0/3 .event anyedge, v0x600002c55200_11, v0x600002c55200_12, v0x600002c55200_13, v0x600002c55200_14;
E_0x600000b61ec0/4 .event anyedge, v0x600002c55200_15, v0x600002c55290_0, v0x600002c55290_1, v0x600002c55290_2;
E_0x600000b61ec0/5 .event anyedge, v0x600002c55290_3, v0x600002c55290_4, v0x600002c55290_5, v0x600002c55290_6;
E_0x600000b61ec0/6 .event anyedge, v0x600002c55290_7, v0x600002c55290_8, v0x600002c55290_9, v0x600002c55290_10;
E_0x600000b61ec0/7 .event anyedge, v0x600002c55290_11, v0x600002c55290_12, v0x600002c55290_13, v0x600002c55290_14;
E_0x600000b61ec0/8 .event anyedge, v0x600002c55290_15, v0x600002c550e0_0;
E_0x600000b61ec0 .event/or E_0x600000b61ec0/0, E_0x600000b61ec0/1, E_0x600000b61ec0/2, E_0x600000b61ec0/3, E_0x600000b61ec0/4, E_0x600000b61ec0/5, E_0x600000b61ec0/6, E_0x600000b61ec0/7, E_0x600000b61ec0/8;
S_0x1457a0c90 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b61f00 .param/l "i" 1 10 137, +C4<01>;
S_0x1457a0e00 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b61f80 .param/l "i" 1 10 137, +C4<010>;
S_0x1457a0f70 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62000 .param/l "i" 1 10 137, +C4<011>;
S_0x1457a10e0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b620c0 .param/l "i" 1 10 137, +C4<0100>;
S_0x1457a1250 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62140 .param/l "i" 1 10 137, +C4<0101>;
S_0x1457a13c0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b621c0 .param/l "i" 1 10 137, +C4<0110>;
S_0x1457a1530 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62240 .param/l "i" 1 10 137, +C4<0111>;
S_0x1457a16a0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62080 .param/l "i" 1 10 137, +C4<01000>;
S_0x1457a1810 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62300 .param/l "i" 1 10 137, +C4<01001>;
S_0x1457a1980 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62380 .param/l "i" 1 10 137, +C4<01010>;
S_0x1457a1af0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62400 .param/l "i" 1 10 137, +C4<01011>;
S_0x1457a1c60 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62480 .param/l "i" 1 10 137, +C4<01100>;
S_0x1457a1dd0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62500 .param/l "i" 1 10 137, +C4<01101>;
S_0x1457a1f40 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62580 .param/l "i" 1 10 137, +C4<01110>;
S_0x1457a20b0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x1457a06a0;
 .timescale 0 0;
P_0x600000b62600 .param/l "i" 1 10 137, +C4<01111>;
S_0x1457a26a0 .scope task, "load_activations" "load_activations" 3 83, 3 83 0, S_0x145770c00;
 .timescale -9 -12;
v0x600002c5ad00_0 .var "a00", 7 0;
v0x600002c5ad90_0 .var "a01", 7 0;
v0x600002c5ae20_0 .var "a02", 7 0;
v0x600002c5aeb0_0 .var "a03", 7 0;
v0x600002c5af40_0 .var "a10", 7 0;
v0x600002c5afd0_0 .var "a11", 7 0;
v0x600002c5b060_0 .var "a12", 7 0;
v0x600002c5b0f0_0 .var "a13", 7 0;
v0x600002c5b180_0 .var "a20", 7 0;
v0x600002c5b210_0 .var "a21", 7 0;
v0x600002c5b2a0_0 .var "a22", 7 0;
v0x600002c5b330_0 .var "a23", 7 0;
v0x600002c5b3c0_0 .var "a30", 7 0;
v0x600002c5b450_0 .var "a31", 7 0;
v0x600002c5b4e0_0 .var "a32", 7 0;
v0x600002c5b570_0 .var "a33", 7 0;
TD_tb_stress_test.load_activations ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002c5aeb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5ae20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5ad90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5ad00_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c50f30, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002c5b0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5afd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5af40_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c51440, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002c5b330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b2a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b180_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c51950, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002c5b570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b4e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b3c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c51e60, 4, 0;
    %end;
S_0x1457a2810 .scope task, "load_weights" "load_weights" 3 68, 3 68 0, S_0x145770c00;
 .timescale -9 -12;
v0x600002c5b600_0 .var "w00", 7 0;
v0x600002c5b690_0 .var "w01", 7 0;
v0x600002c5b720_0 .var "w02", 7 0;
v0x600002c5b7b0_0 .var "w03", 7 0;
v0x600002c5b840_0 .var "w10", 7 0;
v0x600002c5b8d0_0 .var "w11", 7 0;
v0x600002c5b960_0 .var "w12", 7 0;
v0x600002c5b9f0_0 .var "w13", 7 0;
v0x600002c5ba80_0 .var "w20", 7 0;
v0x600002c5bb10_0 .var "w21", 7 0;
v0x600002c5bba0_0 .var "w22", 7 0;
v0x600002c5bc30_0 .var "w23", 7 0;
v0x600002c5bcc0_0 .var "w30", 7 0;
v0x600002c5bd50_0 .var "w31", 7 0;
v0x600002c5bde0_0 .var "w32", 7 0;
v0x600002c5be70_0 .var "w33", 7 0;
TD_tb_stress_test.load_weights ;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002c5bcc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5ba80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b840_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b600_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c50f30, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002c5bd50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5bb10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b690_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c51440, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002c5bde0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5bba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b720_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c51950, 4, 0;
    %pushi/vec4 0, 0, 224;
    %load/vec4 v0x600002c5be70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5bc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b9f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c5b7b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c51e60, 4, 0;
    %end;
S_0x1457a2980 .scope task, "run_gemm" "run_gemm" 3 97, 3 97 0, S_0x145770c00;
 .timescale -9 -12;
E_0x600000b62bc0 .event negedge, v0x600002c34120_0;
TD_tb_stress_test.run_gemm ;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c58360, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c58360, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5d320_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c5d320_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000b62bc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c5d7a0_0, 0, 1;
    %wait E_0x600000b611c0;
    %wait E_0x600000b611c0;
    %wait E_0x600000b62bc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5cb40_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002c5cb40_0;
    %cmpi/s 60, 0, 32;
    %jmp/0xz T_5.3, 5;
    %wait E_0x600000b611c0;
    %load/vec4 v0x600002c5d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600002c5cb40_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x600002c5cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5cb40_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 30000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c50f30, 4;
    %store/vec4 v0x600002c5d0e0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c51440, 4;
    %store/vec4 v0x600002c5d170_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c51950, 4;
    %store/vec4 v0x600002c5d200_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c51e60, 4;
    %store/vec4 v0x600002c5d290_0, 0, 256;
    %end;
    .scope S_0x145793bc0;
T_6 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c37c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c37b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c37ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c37a80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002c37720_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002c37b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600002c37b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002c37b10_0, 0;
T_6.2 ;
    %load/vec4 v0x600002c38360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002c37ba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x600002c37ba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002c37ba0_0, 0;
T_6.5 ;
    %load/vec4 v0x600002c36a30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002c37a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x600002c37a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002c37a80_0, 0;
T_6.8 ;
    %load/vec4 v0x600002c378d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.13, 9;
    %load/vec4 v0x600002c377b0_0;
    %and;
T_6.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x600002c37b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002c37b10_0, 0;
T_6.11 ;
    %load/vec4 v0x600002c38510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.16, 9;
    %load/vec4 v0x600002c383f0_0;
    %and;
T_6.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x600002c37ba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002c37ba0_0, 0;
T_6.14 ;
    %load/vec4 v0x600002c36be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.19, 9;
    %load/vec4 v0x600002c36ac0_0;
    %and;
T_6.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x600002c37a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002c37a80_0, 0;
T_6.17 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x145793bc0;
T_7 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c37c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c372a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c37450_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c36fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c37180_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c37690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c378d0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c382d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38510_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c369a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c36760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c367f0_0, 0;
    %fork t_1, S_0x145791570;
    %jmp t_0;
    .scope S_0x145791570;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c354d0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002c354d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002c354d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c374e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002c354d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c373c0, 0, 4;
    %load/vec4 v0x600002c354d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c354d0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x145793bc0;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002c378d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x600002c377b0_0;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c378d0_0, 0;
T_7.4 ;
    %load/vec4 v0x600002c38510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x600002c383f0_0;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38510_0, 0;
T_7.7 ;
    %load/vec4 v0x600002c36be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x600002c36ac0_0;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36be0_0, 0;
T_7.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c37180_0, 0;
    %load/vec4 v0x600002c37de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.24;
T_7.13 ;
    %load/vec4 v0x600002c37cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.25, 8;
    %load/vec4 v0x600002c37d50_0;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c37450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36e20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.25 ;
    %jmp T_7.24;
T_7.14 ;
    %load/vec4 v0x600002c379f0_0;
    %assign/vec4 v0x600002c36fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c37180_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.24;
T_7.15 ;
    %load/vec4 v0x600002c37210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %load/vec4 v0x600002c37060_0;
    %assign/vec4 v0x600002c372a0_0, 0;
    %load/vec4 v0x600002c37060_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002c36760_0, 0;
    %load/vec4 v0x600002c37060_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002c367f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.27 ;
    %jmp T_7.24;
T_7.16 ;
    %load/vec4 v0x600002c36760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c36e20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.39;
T_7.29 ;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.39;
T_7.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.39;
T_7.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.39;
T_7.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.39;
T_7.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.39;
T_7.34 ;
    %load/vec4 v0x600002c37450_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_7.40, 5;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002c37450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c374e0, 0, 4;
    %load/vec4 v0x600002c372a0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002c37450_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c373c0, 0, 4;
    %load/vec4 v0x600002c37450_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002c37450_0, 0;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.41;
T_7.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c36e20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.41 ;
    %jmp T_7.39;
T_7.35 ;
    %load/vec4 v0x600002c37450_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.42, 5;
    %load/vec4 v0x600002c37450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002c373c0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.44, 5;
    %load/vec4 v0x600002c37450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002c373c0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002c37450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c373c0, 0, 4;
    %load/vec4 v0x600002c37450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002c374e0, 4;
    %assign/vec4 v0x600002c379f0_0, 0;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x600002c37450_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002c37450_0, 0;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
T_7.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.43;
T_7.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c36e20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.43 ;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38120_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.39;
T_7.37 ;
    %load/vec4 v0x600002c365b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c36d00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.46 ;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.17 ;
    %load/vec4 v0x600002c365b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.48 ;
    %jmp T_7.24;
T_7.18 ;
    %load/vec4 v0x600002c36760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.54;
T_7.50 ;
    %load/vec4 v0x600002c372a0_0;
    %assign/vec4 v0x600002c37690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c378d0_0, 0;
    %load/vec4 v0x600002c377b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.55, 8;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.55 ;
    %jmp T_7.54;
T_7.51 ;
    %load/vec4 v0x600002c372a0_0;
    %assign/vec4 v0x600002c382d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c38510_0, 0;
    %load/vec4 v0x600002c383f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.57, 8;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.57 ;
    %jmp T_7.54;
T_7.52 ;
    %load/vec4 v0x600002c372a0_0;
    %assign/vec4 v0x600002c369a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c36be0_0, 0;
    %load/vec4 v0x600002c36ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.59, 8;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.59 ;
    %jmp T_7.54;
T_7.54 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.19 ;
    %load/vec4 v0x600002c367f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_7.64, 6;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
    %jmp T_7.66;
T_7.61 ;
    %load/vec4 v0x600002c37570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.67, 8;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.67 ;
    %jmp T_7.66;
T_7.62 ;
    %load/vec4 v0x600002c381b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.69, 8;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.69 ;
    %jmp T_7.66;
T_7.63 ;
    %load/vec4 v0x600002c36880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.71, 8;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.71 ;
    %jmp T_7.66;
T_7.64 ;
    %load/vec4 v0x600002c365b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.73, 8;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.73 ;
    %jmp T_7.66;
T_7.66 ;
    %pop/vec4 1;
    %jmp T_7.24;
T_7.20 ;
    %load/vec4 v0x600002c37f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c38120_0, 0;
    %load/vec4 v0x600002c379f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.75 ;
    %jmp T_7.24;
T_7.21 ;
    %load/vec4 v0x600002c37cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.77, 8;
    %load/vec4 v0x600002c37d50_0;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c37450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36d00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.77 ;
    %jmp T_7.24;
T_7.22 ;
    %load/vec4 v0x600002c37cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c36e20_0, 0;
    %load/vec4 v0x600002c37d50_0;
    %assign/vec4 v0x600002c379f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c37450_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c37de0_0, 0;
T_7.79 ;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x145772360;
T_8 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c50750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c38900_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002c507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c50870, 4;
    %assign/vec4 v0x600002c38900_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14571fc60;
T_9 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c50750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c38b40_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x600002c38b40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002c38b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c38ab0, 0, 4;
    %load/vec4 v0x600002c38b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38b40_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c38bd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002c507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c50870, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c38ab0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c38b40_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x600002c38b40_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x600002c38b40_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c38ab0, 4;
    %ix/getv/s 3, v0x600002c38b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c38ab0, 0, 4;
    %load/vec4 v0x600002c38b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38b40_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c38ab0, 4;
    %assign/vec4 v0x600002c38bd0_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14570ae70;
T_10 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c50750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c38e10_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x600002c38e10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002c38e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c38d80, 0, 4;
    %load/vec4 v0x600002c38e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38e10_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c38ea0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002c507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c50870, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c38d80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c38e10_0, 0, 32;
T_10.6 ;
    %load/vec4 v0x600002c38e10_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.7, 5;
    %load/vec4 v0x600002c38e10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c38d80, 4;
    %ix/getv/s 3, v0x600002c38e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c38d80, 0, 4;
    %load/vec4 v0x600002c38e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38e10_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c38d80, 4;
    %assign/vec4 v0x600002c38ea0_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x145719010;
T_11 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c50750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c390e0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x600002c390e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002c390e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39050, 0, 4;
    %load/vec4 v0x600002c390e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c390e0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c39170_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002c507e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c50870, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39050, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c390e0_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x600002c390e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_11.7, 5;
    %load/vec4 v0x600002c390e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c39050, 4;
    %ix/getv/s 3, v0x600002c390e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c39050, 0, 4;
    %load/vec4 v0x600002c390e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c390e0_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c39050, 4;
    %assign/vec4 v0x600002c39170_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14570f1a0;
T_12 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c39c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c39dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c39710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c39680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c39b90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002c39950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002c39d40_0;
    %assign/vec4 v0x600002c39dd0_0, 0;
T_12.2 ;
    %load/vec4 v0x600002c398c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002c395f0_0;
    %assign/vec4 v0x600002c39710_0, 0;
    %load/vec4 v0x600002c39710_0;
    %assign/vec4 v0x600002c39680_0, 0;
    %load/vec4 v0x600002c397a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002c39a70_0;
    %assign/vec4 v0x600002c39b90_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002c39b00_0;
    %load/vec4 v0x600002c39a70_0;
    %add;
    %assign/vec4 v0x600002c39b90_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x145715360;
T_13 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c3b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c3b0f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002c3aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002c3b2a0_0;
    %assign/vec4 v0x600002c3b330_0, 0;
T_13.2 ;
    %load/vec4 v0x600002c3ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002c3ab50_0;
    %assign/vec4 v0x600002c3ac70_0, 0;
    %load/vec4 v0x600002c3ac70_0;
    %assign/vec4 v0x600002c3abe0_0, 0;
    %load/vec4 v0x600002c3ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002c3afd0_0;
    %assign/vec4 v0x600002c3b0f0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002c3b060_0;
    %load/vec4 v0x600002c3afd0_0;
    %add;
    %assign/vec4 v0x600002c3b0f0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14579ccd0;
T_14 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c3c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c3c6c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002c3c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002c3c870_0;
    %assign/vec4 v0x600002c3c900_0, 0;
T_14.2 ;
    %load/vec4 v0x600002c3c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002c3c120_0;
    %assign/vec4 v0x600002c3c240_0, 0;
    %load/vec4 v0x600002c3c240_0;
    %assign/vec4 v0x600002c3c1b0_0, 0;
    %load/vec4 v0x600002c3c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002c3c5a0_0;
    %assign/vec4 v0x600002c3c6c0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002c3c630_0;
    %load/vec4 v0x600002c3c5a0_0;
    %add;
    %assign/vec4 v0x600002c3c6c0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x145797310;
T_15 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c3dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c3dc20_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002c3d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002c3ddd0_0;
    %assign/vec4 v0x600002c3de60_0, 0;
T_15.2 ;
    %load/vec4 v0x600002c3d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002c3d680_0;
    %assign/vec4 v0x600002c3d7a0_0, 0;
    %load/vec4 v0x600002c3d7a0_0;
    %assign/vec4 v0x600002c3d710_0, 0;
    %load/vec4 v0x600002c3d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002c3db00_0;
    %assign/vec4 v0x600002c3dc20_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002c3db90_0;
    %load/vec4 v0x600002c3db00_0;
    %add;
    %assign/vec4 v0x600002c3dc20_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x145794e30;
T_16 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c3f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c3ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c3f180_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002c3ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002c3f330_0;
    %assign/vec4 v0x600002c3f3c0_0, 0;
T_16.2 ;
    %load/vec4 v0x600002c3eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002c3ebe0_0;
    %assign/vec4 v0x600002c3ed00_0, 0;
    %load/vec4 v0x600002c3ed00_0;
    %assign/vec4 v0x600002c3ec70_0, 0;
    %load/vec4 v0x600002c3ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002c3f060_0;
    %assign/vec4 v0x600002c3f180_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002c3f0f0_0;
    %load/vec4 v0x600002c3f060_0;
    %add;
    %assign/vec4 v0x600002c3f180_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1457927e0;
T_17 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c207e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c20990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c202d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c20240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c20750_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002c20510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002c20900_0;
    %assign/vec4 v0x600002c20990_0, 0;
T_17.2 ;
    %load/vec4 v0x600002c20480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002c201b0_0;
    %assign/vec4 v0x600002c202d0_0, 0;
    %load/vec4 v0x600002c202d0_0;
    %assign/vec4 v0x600002c20240_0, 0;
    %load/vec4 v0x600002c20360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002c20630_0;
    %assign/vec4 v0x600002c20750_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002c206c0_0;
    %load/vec4 v0x600002c20630_0;
    %add;
    %assign/vec4 v0x600002c20750_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x145790190;
T_18 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c21d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c21ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c21830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c217a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c21cb0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002c21a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002c21e60_0;
    %assign/vec4 v0x600002c21ef0_0, 0;
T_18.2 ;
    %load/vec4 v0x600002c219e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002c21710_0;
    %assign/vec4 v0x600002c21830_0, 0;
    %load/vec4 v0x600002c21830_0;
    %assign/vec4 v0x600002c217a0_0, 0;
    %load/vec4 v0x600002c218c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002c21b90_0;
    %assign/vec4 v0x600002c21cb0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002c21c20_0;
    %load/vec4 v0x600002c21b90_0;
    %add;
    %assign/vec4 v0x600002c21cb0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14578db40;
T_19 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c232a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c23450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c22d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c22d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c23210_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002c22fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002c233c0_0;
    %assign/vec4 v0x600002c23450_0, 0;
T_19.2 ;
    %load/vec4 v0x600002c22f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002c22c70_0;
    %assign/vec4 v0x600002c22d90_0, 0;
    %load/vec4 v0x600002c22d90_0;
    %assign/vec4 v0x600002c22d00_0, 0;
    %load/vec4 v0x600002c22e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002c230f0_0;
    %assign/vec4 v0x600002c23210_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002c23180_0;
    %load/vec4 v0x600002c230f0_0;
    %add;
    %assign/vec4 v0x600002c23210_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x145788d30;
T_20 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c24870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c24a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c24360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c242d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c247e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002c245a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002c24990_0;
    %assign/vec4 v0x600002c24a20_0, 0;
T_20.2 ;
    %load/vec4 v0x600002c24510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002c24240_0;
    %assign/vec4 v0x600002c24360_0, 0;
    %load/vec4 v0x600002c24360_0;
    %assign/vec4 v0x600002c242d0_0, 0;
    %load/vec4 v0x600002c243f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002c246c0_0;
    %assign/vec4 v0x600002c247e0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002c24750_0;
    %load/vec4 v0x600002c246c0_0;
    %add;
    %assign/vec4 v0x600002c247e0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1457866e0;
T_21 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c25dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c25f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c258c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c25830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c25d40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002c25b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002c25ef0_0;
    %assign/vec4 v0x600002c25f80_0, 0;
T_21.2 ;
    %load/vec4 v0x600002c25a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002c257a0_0;
    %assign/vec4 v0x600002c258c0_0, 0;
    %load/vec4 v0x600002c258c0_0;
    %assign/vec4 v0x600002c25830_0, 0;
    %load/vec4 v0x600002c25950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002c25c20_0;
    %assign/vec4 v0x600002c25d40_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002c25cb0_0;
    %load/vec4 v0x600002c25c20_0;
    %add;
    %assign/vec4 v0x600002c25d40_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x145784090;
T_22 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c27330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c274e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c26e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c26d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c272a0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002c27060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002c27450_0;
    %assign/vec4 v0x600002c274e0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002c26fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002c26d00_0;
    %assign/vec4 v0x600002c26e20_0, 0;
    %load/vec4 v0x600002c26e20_0;
    %assign/vec4 v0x600002c26d90_0, 0;
    %load/vec4 v0x600002c26eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002c27180_0;
    %assign/vec4 v0x600002c272a0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002c27210_0;
    %load/vec4 v0x600002c27180_0;
    %add;
    %assign/vec4 v0x600002c272a0_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x145781a40;
T_23 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c28900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c28ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c283f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c28360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c28870_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002c28630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002c28a20_0;
    %assign/vec4 v0x600002c28ab0_0, 0;
T_23.2 ;
    %load/vec4 v0x600002c285a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002c282d0_0;
    %assign/vec4 v0x600002c283f0_0, 0;
    %load/vec4 v0x600002c283f0_0;
    %assign/vec4 v0x600002c28360_0, 0;
    %load/vec4 v0x600002c28480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002c28750_0;
    %assign/vec4 v0x600002c28870_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002c287e0_0;
    %load/vec4 v0x600002c28750_0;
    %add;
    %assign/vec4 v0x600002c28870_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14577f560;
T_24 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c29e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c29950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c298c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c29dd0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002c29b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600002c29f80_0;
    %assign/vec4 v0x600002c2a010_0, 0;
T_24.2 ;
    %load/vec4 v0x600002c29b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x600002c29830_0;
    %assign/vec4 v0x600002c29950_0, 0;
    %load/vec4 v0x600002c29950_0;
    %assign/vec4 v0x600002c298c0_0, 0;
    %load/vec4 v0x600002c299e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600002c29cb0_0;
    %assign/vec4 v0x600002c29dd0_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600002c29d40_0;
    %load/vec4 v0x600002c29cb0_0;
    %add;
    %assign/vec4 v0x600002c29dd0_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14577cf10;
T_25 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c2b3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2b570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2aeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2ae20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c2b330_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002c2b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x600002c2b4e0_0;
    %assign/vec4 v0x600002c2b570_0, 0;
T_25.2 ;
    %load/vec4 v0x600002c2b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x600002c2ad90_0;
    %assign/vec4 v0x600002c2aeb0_0, 0;
    %load/vec4 v0x600002c2aeb0_0;
    %assign/vec4 v0x600002c2ae20_0, 0;
    %load/vec4 v0x600002c2af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x600002c2b210_0;
    %assign/vec4 v0x600002c2b330_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x600002c2b2a0_0;
    %load/vec4 v0x600002c2b210_0;
    %add;
    %assign/vec4 v0x600002c2b330_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14577a8c0;
T_26 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c2c990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2cb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2c480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2c3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c2c900_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002c2c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x600002c2cab0_0;
    %assign/vec4 v0x600002c2cb40_0, 0;
T_26.2 ;
    %load/vec4 v0x600002c2c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x600002c2c360_0;
    %assign/vec4 v0x600002c2c480_0, 0;
    %load/vec4 v0x600002c2c480_0;
    %assign/vec4 v0x600002c2c3f0_0, 0;
    %load/vec4 v0x600002c2c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x600002c2c7e0_0;
    %assign/vec4 v0x600002c2c900_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x600002c2c870_0;
    %load/vec4 v0x600002c2c7e0_0;
    %add;
    %assign/vec4 v0x600002c2c900_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1457735d0;
T_27 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c2def0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2e0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c2d950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c2de60_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002c2dc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x600002c2e010_0;
    %assign/vec4 v0x600002c2e0a0_0, 0;
T_27.2 ;
    %load/vec4 v0x600002c2db90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x600002c2d8c0_0;
    %assign/vec4 v0x600002c2d9e0_0, 0;
    %load/vec4 v0x600002c2d9e0_0;
    %assign/vec4 v0x600002c2d950_0, 0;
    %load/vec4 v0x600002c2da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x600002c2dd40_0;
    %assign/vec4 v0x600002c2de60_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x600002c2ddd0_0;
    %load/vec4 v0x600002c2dd40_0;
    %add;
    %assign/vec4 v0x600002c2de60_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1457855e0;
T_28 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c50750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c38630_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x600002c38630_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002c38630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c385a0, 0, 4;
    %load/vec4 v0x600002c38630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38630_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600002c503f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c50480, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c385a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c38630_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x600002c38630_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x600002c38630_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c385a0, 4;
    %ix/getv/s 3, v0x600002c38630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c385a0, 0, 4;
    %load/vec4 v0x600002c38630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38630_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x145780940;
T_29 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c50750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c38750_0, 0, 32;
T_29.2 ;
    %load/vec4 v0x600002c38750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002c38750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c386c0, 0, 4;
    %load/vec4 v0x600002c38750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38750_0, 0, 32;
    %jmp T_29.2;
T_29.3 ;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600002c503f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c50480, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c386c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c38750_0, 0, 32;
T_29.6 ;
    %load/vec4 v0x600002c38750_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_29.7, 5;
    %load/vec4 v0x600002c38750_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c386c0, 4;
    %ix/getv/s 3, v0x600002c38750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c386c0, 0, 4;
    %load/vec4 v0x600002c38750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38750_0, 0, 32;
    %jmp T_29.6;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x14577bca0;
T_30 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c50750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c38870_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x600002c38870_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002c38870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c387e0, 0, 4;
    %load/vec4 v0x600002c38870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38870_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x600002c503f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c50480, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c387e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c38870_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x600002c38870_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.7, 5;
    %load/vec4 v0x600002c38870_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c387e0, 4;
    %ix/getv/s 3, v0x600002c38870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c387e0, 0, 4;
    %load/vec4 v0x600002c38870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c38870_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x14578ef20;
T_31 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c50750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c50a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c50120_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x600002c50ab0_0;
    %assign/vec4 v0x600002c50a20_0, 0;
    %load/vec4 v0x600002c501b0_0;
    %assign/vec4 v0x600002c50120_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x14578ef20;
T_32 ;
    %wait E_0x600000b7ec40;
    %load/vec4 v0x600002c50a20_0;
    %store/vec4 v0x600002c50ab0_0, 0, 3;
    %load/vec4 v0x600002c50120_0;
    %store/vec4 v0x600002c501b0_0, 0, 16;
    %load/vec4 v0x600002c50a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %jmp T_32.5;
T_32.0 ;
    %load/vec4 v0x600002c50990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x600002c50c60_0;
    %flag_set/vec4 8;
    %jmp/0 T_32.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_32.9, 8;
T_32.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_32.9, 8;
 ; End of false expr.
    %blend;
T_32.9;
    %store/vec4 v0x600002c50ab0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002c501b0_0, 0, 16;
T_32.6 ;
    %jmp T_32.5;
T_32.1 ;
    %load/vec4 v0x600002c50c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002c50ab0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002c501b0_0, 0, 16;
T_32.10 ;
    %jmp T_32.5;
T_32.2 ;
    %load/vec4 v0x600002c50120_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002c501b0_0, 0, 16;
    %load/vec4 v0x600002c2ff00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002c50120_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002c50ab0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002c501b0_0, 0, 16;
T_32.12 ;
    %jmp T_32.5;
T_32.3 ;
    %load/vec4 v0x600002c50120_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002c501b0_0, 0, 16;
    %load/vec4 v0x600002c50360_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002c50120_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_32.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002c50ab0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002c501b0_0, 0, 16;
T_32.14 ;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002c50ab0_0, 0, 3;
    %jmp T_32.5;
T_32.5 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1457a0b20;
T_33 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x1457a0b20;
T_34 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1457a0c90;
T_35 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1457a0c90;
T_36 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x1457a0e00;
T_37 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x1457a0e00;
T_38 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x1457a0f70;
T_39 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x1457a0f70;
T_40 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x1457a10e0;
T_41 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1457a10e0;
T_42 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1457a1250;
T_43 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1457a1250;
T_44 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x1457a13c0;
T_45 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x1457a13c0;
T_46 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1457a1530;
T_47 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1457a1530;
T_48 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x1457a16a0;
T_49 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1457a16a0;
T_50 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1457a1810;
T_51 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1457a1810;
T_52 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1457a1980;
T_53 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x1457a1980;
T_54 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1457a1af0;
T_55 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x1457a1af0;
T_56 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x1457a1c60;
T_57 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1457a1c60;
T_58 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1457a1dd0;
T_59 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x1457a1dd0;
T_60 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1457a1f40;
T_61 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1457a1f40;
T_62 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1457a20b0;
T_63 ;
    %wait E_0x600000b61ec0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55290, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55200, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x600002c550e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002c55320, 4, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1457a20b0;
T_64 ;
    %wait E_0x600000b61e80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c55320, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002c54a20_0, 4, 16;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1457a06a0;
T_65 ;
    %wait E_0x600000b61dc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c55170_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002c55170_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_65.1, 5;
    %ix/getv/s 4, v0x600002c55170_0;
    %load/vec4a v0x600002c55200, 4;
    %ix/getv/s 4, v0x600002c55170_0;
    %store/vec4a v0x600002c555f0, 4, 0;
    %load/vec4 v0x600002c55170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c55170_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002c55cb0_0, 0, 32;
T_65.2 ;
    %load/vec4 v0x600002c55cb0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_65.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c55170_0, 0, 32;
T_65.4 ;
    %load/vec4 v0x600002c55170_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002c55cb0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_65.5, 5;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %load/vec4 v0x600002c55cb0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002c555f0, 4, 0;
    %jmp T_65.10;
T_65.6 ;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %add;
    %load/vec4 v0x600002c55cb0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002c555f0, 4, 0;
    %jmp T_65.10;
T_65.7 ;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.11, 8;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %jmp/1 T_65.12, 8;
T_65.11 ; End of true expr.
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %jmp/0 T_65.12, 8;
 ; End of false expr.
    %blend;
T_65.12;
    %load/vec4 v0x600002c55cb0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002c555f0, 4, 0;
    %jmp T_65.10;
T_65.8 ;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.13, 8;
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %jmp/1 T_65.14, 8;
T_65.13 ; End of true expr.
    %load/vec4 v0x600002c55cb0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002c555f0, 4;
    %jmp/0 T_65.14, 8;
 ; End of false expr.
    %blend;
T_65.14;
    %load/vec4 v0x600002c55cb0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002c55170_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002c555f0, 4, 0;
    %jmp T_65.10;
T_65.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002c55170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c55170_0, 0, 32;
    %jmp T_65.4;
T_65.5 ;
    %load/vec4 v0x600002c55cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c55cb0_0, 0, 32;
    %jmp T_65.2;
T_65.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002c555f0, 4;
    %store/vec4 v0x600002c55560_0, 0, 16;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x1457a06a0;
T_66 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c55680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c54cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c54fc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c54990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c55c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c55950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c54f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c55e60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c55f80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c561c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c56370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c550e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c55440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c54ea0_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c55c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c55950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c54f30_0, 0;
    %load/vec4 v0x600002c55d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_66.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_66.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_66.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.10;
T_66.2 ;
    %load/vec4 v0x600002c54d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.11, 8;
    %load/vec4 v0x600002c54b40_0;
    %assign/vec4 v0x600002c54cf0_0, 0;
    %load/vec4 v0x600002c55dd0_0;
    %assign/vec4 v0x600002c55e60_0, 0;
    %load/vec4 v0x600002c55ef0_0;
    %assign/vec4 v0x600002c55f80_0, 0;
    %load/vec4 v0x600002c560a0_0;
    %assign/vec4 v0x600002c561c0_0, 0;
    %load/vec4 v0x600002c56250_0;
    %assign/vec4 v0x600002c56370_0, 0;
    %load/vec4 v0x600002c55050_0;
    %assign/vec4 v0x600002c550e0_0, 0;
    %load/vec4 v0x600002c553b0_0;
    %assign/vec4 v0x600002c55440_0, 0;
    %load/vec4 v0x600002c54e10_0;
    %assign/vec4 v0x600002c54ea0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
T_66.11 ;
    %jmp T_66.10;
T_66.3 ;
    %load/vec4 v0x600002c54ea0_0;
    %assign/vec4 v0x600002c54fc0_0, 0;
    %load/vec4 v0x600002c55440_0;
    %assign/vec4 v0x600002c54990_0, 0;
    %load/vec4 v0x600002c55e60_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_66.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_66.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_66.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_66.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_66.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.19;
T_66.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c55950_0, 0;
    %load/vec4 v0x600002c55440_0;
    %assign/vec4 v0x600002c557a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.19;
T_66.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c55c20_0, 0;
    %load/vec4 v0x600002c55440_0;
    %assign/vec4 v0x600002c557a0_0, 0;
    %load/vec4 v0x600002c56130_0;
    %assign/vec4 v0x600002c55b00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.19;
T_66.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.19;
T_66.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.19;
T_66.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.19;
T_66.19 ;
    %pop/vec4 1;
    %jmp T_66.10;
T_66.4 ;
    %load/vec4 v0x600002c54a20_0;
    %load/vec4 v0x600002c55f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c56010, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.10;
T_66.5 ;
    %load/vec4 v0x600002c559e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.20, 8;
    %load/vec4 v0x600002c55e60_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_66.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.23;
T_66.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
T_66.23 ;
T_66.20 ;
    %jmp T_66.10;
T_66.6 ;
    %load/vec4 v0x600002c55830_0;
    %load/vec4 v0x600002c55f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c56010, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.10;
T_66.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002c55560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002c55f80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c56010, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.10;
T_66.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c54f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c55d40_0, 0;
    %jmp T_66.10;
T_66.10 ;
    %pop/vec4 1;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x145796210;
T_67 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c34d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c34bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c34c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c343f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c34cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c34480_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c34870_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c34b40_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002c346c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002c34750_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c34990_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c34a20_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002c34510_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002c34ea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002c35200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c35320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c35050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002c334e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002c330f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c33600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c33210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c337b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c333c0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002c33d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c33e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c0c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c33ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c345a0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c35320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c35050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c345a0_0, 0;
    %load/vec4 v0x600002c353b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_67.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_67.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_67.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_67.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_67.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_67.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_67.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_67.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.17;
T_67.2 ;
    %load/vec4 v0x600002c34360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.18, 8;
    %load/vec4 v0x600002c35440_0;
    %assign/vec4 v0x600002c34bd0_0, 0;
    %load/vec4 v0x600002c34630_0;
    %assign/vec4 v0x600002c346c0_0, 0;
    %load/vec4 v0x600002c34900_0;
    %assign/vec4 v0x600002c34990_0, 0;
    %load/vec4 v0x600002c34090_0;
    %assign/vec4 v0x600002c34cf0_0, 0;
    %load/vec4 v0x600002c34000_0;
    %assign/vec4 v0x600002c34480_0, 0;
    %load/vec4 v0x600002c347e0_0;
    %assign/vec4 v0x600002c34870_0, 0;
    %load/vec4 v0x600002c34ab0_0;
    %assign/vec4 v0x600002c34b40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
T_67.18 ;
    %jmp T_67.17;
T_67.3 ;
    %load/vec4 v0x600002c346c0_0;
    %assign/vec4 v0x600002c34750_0, 0;
    %load/vec4 v0x600002c34990_0;
    %assign/vec4 v0x600002c34a20_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c34c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c343f0_0, 0;
    %load/vec4 v0x600002c34bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.23;
T_67.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.23;
T_67.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.23;
T_67.23 ;
    %pop/vec4 1;
    %jmp T_67.17;
T_67.4 ;
    %load/vec4 v0x600002c34750_0;
    %assign/vec4 v0x600002c330f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c33210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c333c0_0, 0;
    %load/vec4 v0x600002c332a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.26, 9;
    %load/vec4 v0x600002c333c0_0;
    %and;
T_67.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c333c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c33ba0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
T_67.24 ;
    %jmp T_67.17;
T_67.5 ;
    %load/vec4 v0x600002c33c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.29, 9;
    %load/vec4 v0x600002c33ba0_0;
    %and;
T_67.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.27, 8;
    %load/vec4 v0x600002c339f0_0;
    %assign/vec4 v0x600002c34510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c33ba0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
T_67.27 ;
    %jmp T_67.17;
T_67.6 ;
    %load/vec4 v0x600002c34a20_0;
    %assign/vec4 v0x600002c34ea0_0, 0;
    %load/vec4 v0x600002c34510_0;
    %assign/vec4 v0x600002c35200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c35320_0, 0;
    %load/vec4 v0x600002c350e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
T_67.30 ;
    %jmp T_67.17;
T_67.7 ;
    %load/vec4 v0x600002c34a20_0;
    %assign/vec4 v0x600002c34ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c35050_0, 0;
    %load/vec4 v0x600002c350e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
T_67.32 ;
    %jmp T_67.17;
T_67.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.17;
T_67.9 ;
    %load/vec4 v0x600002c34f30_0;
    %assign/vec4 v0x600002c34510_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.17;
T_67.10 ;
    %load/vec4 v0x600002c34750_0;
    %assign/vec4 v0x600002c334e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002c33600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c337b0_0, 0;
    %load/vec4 v0x600002c33690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.36, 9;
    %load/vec4 v0x600002c337b0_0;
    %and;
T_67.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c337b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
T_67.34 ;
    %jmp T_67.17;
T_67.11 ;
    %load/vec4 v0x600002c34510_0;
    %assign/vec4 v0x600002c33d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c33e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c0c480_0, 0;
    %load/vec4 v0x600002c33f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_67.39, 9;
    %load/vec4 v0x600002c0c480_0;
    %and;
T_67.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c0c480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c33e70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
T_67.37 ;
    %jmp T_67.17;
T_67.12 ;
    %load/vec4 v0x600002c33960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
T_67.40 ;
    %jmp T_67.17;
T_67.13 ;
    %load/vec4 v0x600002c343f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002c343f0_0, 0;
    %load/vec4 v0x600002c34750_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002c34750_0, 0;
    %load/vec4 v0x600002c34a20_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002c34a20_0, 0;
    %load/vec4 v0x600002c34480_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002c343f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.43;
T_67.42 ;
    %load/vec4 v0x600002c34bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.47;
T_67.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.47;
T_67.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.47;
T_67.47 ;
    %pop/vec4 1;
T_67.43 ;
    %jmp T_67.17;
T_67.14 ;
    %load/vec4 v0x600002c34c60_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002c34c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002c343f0_0, 0;
    %load/vec4 v0x600002c34cf0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002c34c60_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_67.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.49;
T_67.48 ;
    %load/vec4 v0x600002c346c0_0;
    %load/vec4 v0x600002c34c60_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002c34870_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002c34750_0, 0;
    %load/vec4 v0x600002c34990_0;
    %load/vec4 v0x600002c34c60_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002c34b40_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002c34a20_0, 0;
    %load/vec4 v0x600002c34bd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.53;
T_67.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.53;
T_67.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.53;
T_67.53 ;
    %pop/vec4 1;
T_67.49 ;
    %jmp T_67.17;
T_67.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c345a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c353b0_0, 0;
    %jmp T_67.17;
T_67.17 ;
    %pop/vec4 1;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x14576fb60;
T_68 ;
    %wait E_0x600000b611c0;
    %load/vec4 v0x600002c51170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002c510e0_0;
    %load/vec4 v0x600002c50d80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c50f30, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002c51050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002c50d80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002c50f30, 4;
    %assign/vec4 v0x600002c50fc0_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14576fb60;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c50ea0_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002c50ea0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c50ea0_0;
    %store/vec4a v0x600002c50f30, 4, 0;
    %load/vec4 v0x600002c50ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c50ea0_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14576fe40;
T_70 ;
    %wait E_0x600000b611c0;
    %load/vec4 v0x600002c51680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002c515f0_0;
    %load/vec4 v0x600002c51290_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c51440, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002c51560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002c51290_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002c51440, 4;
    %assign/vec4 v0x600002c514d0_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14576fe40;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c513b0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002c513b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c513b0_0;
    %store/vec4a v0x600002c51440, 4, 0;
    %load/vec4 v0x600002c513b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c513b0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x1457a5fc0;
T_72 ;
    %wait E_0x600000b611c0;
    %load/vec4 v0x600002c51b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x600002c51b00_0;
    %load/vec4 v0x600002c517a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c51950, 0, 4;
T_72.0 ;
    %load/vec4 v0x600002c51a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x600002c517a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002c51950, 4;
    %assign/vec4 v0x600002c519e0_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x1457a5fc0;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c518c0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002c518c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c518c0_0;
    %store/vec4a v0x600002c51950, 4, 0;
    %load/vec4 v0x600002c518c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c518c0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x1457a0050;
T_74 ;
    %wait E_0x600000b611c0;
    %load/vec4 v0x600002c520a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x600002c52010_0;
    %load/vec4 v0x600002c51cb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c51e60, 0, 4;
T_74.0 ;
    %load/vec4 v0x600002c51f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x600002c51cb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002c51e60, 4;
    %assign/vec4 v0x600002c51ef0_0, 0;
T_74.2 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1457a0050;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c51dd0_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x600002c51dd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c51dd0_0;
    %store/vec4a v0x600002c51e60, 4, 0;
    %load/vec4 v0x600002c51dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c51dd0_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x14579f8c0;
T_76 ;
    %wait E_0x600000b61080;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c52370_0, 0, 32;
T_76.0 ;
    %load/vec4 v0x600002c52370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_76.1, 5;
    %load/vec4 v0x600002c539f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.2, 8;
    %load/vec4 v0x600002c52760_0;
    %pad/u 32;
    %load/vec4 v0x600002c52370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.2;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c53cc0_0, 4, 1;
    %load/vec4 v0x600002c534e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.3, 8;
    %load/vec4 v0x600002c525b0_0;
    %pad/u 32;
    %load/vec4 v0x600002c52370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.3;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c53ba0_0, 4, 1;
    %load/vec4 v0x600002c537b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_76.4, 8;
    %load/vec4 v0x600002c526d0_0;
    %pad/u 32;
    %load/vec4 v0x600002c52370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.4;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c53c30_0, 4, 1;
    %load/vec4 v0x600002c54240_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.6, 8;
    %load/vec4 v0x600002c54090_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.6;
    %flag_get/vec4 8;
    %jmp/0 T_76.5, 8;
    %load/vec4 v0x600002c529a0_0;
    %pad/u 32;
    %load/vec4 v0x600002c52370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.5;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c53d50_0, 4, 1;
    %load/vec4 v0x600002c52fd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_76.8, 8;
    %load/vec4 v0x600002c52e20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_76.8;
    %flag_get/vec4 8;
    %jmp/0 T_76.7, 8;
    %load/vec4 v0x600002c52490_0;
    %pad/u 32;
    %load/vec4 v0x600002c52370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.7;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c53b10_0, 4, 1;
    %load/vec4 v0x600002c52370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c52370_0, 0, 32;
    %jmp T_76.0;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x14579f8c0;
T_77 ;
    %wait E_0x600000b61040;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c52370_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x600002c52370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_77.1, 5;
    %load/vec4 v0x600002c53cc0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c53210_0, 4, 1;
    %load/vec4 v0x600002c53ba0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.2, 8;
    %load/vec4 v0x600002c53cc0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.2;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c530f0_0, 4, 1;
    %load/vec4 v0x600002c53c30_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.4, 9;
    %load/vec4 v0x600002c53cc0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.3, 8;
    %load/vec4 v0x600002c53ba0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.3;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c53180_0, 4, 1;
    %load/vec4 v0x600002c53d50_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.7, 10;
    %load/vec4 v0x600002c53cc0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.6, 9;
    %load/vec4 v0x600002c53ba0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.5, 8;
    %load/vec4 v0x600002c53c30_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.5;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c532a0_0, 4, 1;
    %load/vec4 v0x600002c53b10_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_77.11, 11;
    %load/vec4 v0x600002c53cc0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.10, 10;
    %load/vec4 v0x600002c53ba0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.9, 9;
    %load/vec4 v0x600002c53c30_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_77.8, 8;
    %load/vec4 v0x600002c53d50_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %nor/r;
    %and;
T_77.8;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c53060_0, 4, 1;
    %load/vec4 v0x600002c53210_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.12, 8;
    %load/vec4 v0x600002c54480_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52400, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52ac0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52b50_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52910_0, 4, 1;
    %jmp T_77.13;
T_77.12 ;
    %load/vec4 v0x600002c530f0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.14, 8;
    %load/vec4 v0x600002c54360_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52400, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52ac0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52b50_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52910_0, 4, 1;
    %jmp T_77.15;
T_77.14 ;
    %load/vec4 v0x600002c53180_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.16, 8;
    %load/vec4 v0x600002c543f0_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52400, 4, 0;
    %load/vec4 v0x600002c53720_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52ac0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52910_0, 4, 1;
    %jmp T_77.17;
T_77.16 ;
    %load/vec4 v0x600002c532a0_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.18, 8;
    %load/vec4 v0x600002c54510_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52400, 4, 0;
    %load/vec4 v0x600002c541b0_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52ac0, 4, 0;
    %load/vec4 v0x600002c54240_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52b50_0, 4, 1;
    %load/vec4 v0x600002c54090_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52910_0, 4, 1;
    %jmp T_77.19;
T_77.18 ;
    %load/vec4 v0x600002c53060_0;
    %load/vec4 v0x600002c52370_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.20, 8;
    %load/vec4 v0x600002c542d0_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52400, 4, 0;
    %load/vec4 v0x600002c52f40_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52ac0, 4, 0;
    %load/vec4 v0x600002c52fd0_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52b50_0, 4, 1;
    %load/vec4 v0x600002c52e20_0;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52910_0, 4, 1;
    %jmp T_77.21;
T_77.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52400, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4a v0x600002c52ac0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52b50_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002c52370_0;
    %store/vec4 v0x600002c52910_0, 4, 1;
T_77.21 ;
T_77.19 ;
T_77.17 ;
T_77.15 ;
T_77.13 ;
    %load/vec4 v0x600002c52370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c52370_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x14579f8c0;
T_78 ;
    %wait E_0x600000b611c0;
    %load/vec4 v0x600002c52760_0;
    %assign/vec4 v0x600002c527f0_0, 0;
    %load/vec4 v0x600002c525b0_0;
    %assign/vec4 v0x600002c52640_0, 0;
    %load/vec4 v0x600002c529a0_0;
    %assign/vec4 v0x600002c52a30_0, 0;
    %load/vec4 v0x600002c52490_0;
    %assign/vec4 v0x600002c52520_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14579f8c0;
T_79 ;
    %wait E_0x600000b60fc0;
    %load/vec4 v0x600002c527f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002c52880, 4;
    %store/vec4 v0x600002c53960_0, 0, 256;
    %load/vec4 v0x600002c52640_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002c52880, 4;
    %store/vec4 v0x600002c53450_0, 0, 256;
    %load/vec4 v0x600002c52a30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002c52880, 4;
    %store/vec4 v0x600002c54000_0, 0, 256;
    %load/vec4 v0x600002c52520_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002c52880, 4;
    %store/vec4 v0x600002c52d90_0, 0, 256;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x145770380;
T_80 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c5a0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002c583f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c58480_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x600002c58750_0;
    %assign/vec4 v0x600002c58480_0, 0;
    %load/vec4 v0x600002c58750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x600002c58630_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002c58360, 4;
    %assign/vec4 v0x600002c583f0_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x145770380;
T_81 ;
    %wait E_0x600000b611c0;
    %load/vec4 v0x600002c59dd0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.3, 10;
    %load/vec4 v0x600002c59d40_0;
    %and;
T_81.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.2, 9;
    %load/vec4 v0x600002c59cb0_0;
    %and;
T_81.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %load/vec4 v0x600002c59c20_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002c59b90_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002c58360, 0, 4;
T_81.0 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x145770380;
T_82 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c5a0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c5ac70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002c5abe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c57180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c57210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c59710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002c570f0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x600002c597a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002c5ac70_0, 0;
    %load/vec4 v0x600002c58ea0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002c5abe0_0, 0;
    %load/vec4 v0x600002c597a0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002c57180_0, 0;
    %load/vec4 v0x600002c57180_0;
    %assign/vec4 v0x600002c57210_0, 0;
    %load/vec4 v0x600002c59680_0;
    %assign/vec4 v0x600002c59710_0, 0;
    %load/vec4 v0x600002c58b40_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002c570f0_0, 0;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x145770380;
T_83 ;
    %wait E_0x600000b7e340;
    %load/vec4 v0x600002c5a0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c597a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c58f30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c59440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c58ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c59680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c594d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c58fc0_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c59680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c58fc0_0, 0;
    %load/vec4 v0x600002c5a400_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.5, 10;
    %load/vec4 v0x600002c59290_0;
    %and;
T_83.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0x600002c597a0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_83.6, 4;
    %load/vec4 v0x600002c597a0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_83.6;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x600002c59440_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002c59440_0, 0;
T_83.2 ;
    %load/vec4 v0x600002c597a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_83.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_83.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_83.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_83.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_83.11, 6;
    %jmp T_83.12;
T_83.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c594d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c59440_0, 0;
    %load/vec4 v0x600002c58900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002c594d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002c58ea0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002c597a0_0, 0;
T_83.13 ;
    %jmp T_83.12;
T_83.8 ;
    %load/vec4 v0x600002c59a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.15, 8;
    %load/vec4 v0x600002c58ea0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002c58ea0_0, 0;
    %load/vec4 v0x600002c58ea0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c59680_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c58f30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002c597a0_0, 0;
T_83.17 ;
T_83.15 ;
    %jmp T_83.12;
T_83.9 ;
    %load/vec4 v0x600002c58c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.19, 8;
    %load/vec4 v0x600002c58f30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002c58f30_0, 0;
T_83.19 ;
    %load/vec4 v0x600002c5a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002c597a0_0, 0;
T_83.21 ;
    %jmp T_83.12;
T_83.10 ;
    %load/vec4 v0x600002c59440_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_83.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002c597a0_0, 0;
T_83.23 ;
    %jmp T_83.12;
T_83.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002c58fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002c597a0_0, 0;
    %jmp T_83.12;
T_83.12 ;
    %pop/vec4 1;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x145770c00;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5ca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5d320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002c5d830_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5cab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5d3b0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002c5cc60_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002c5cbd0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5ce10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5ccf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c5cfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c5c2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c5c090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c5c900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5c510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5c750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c5c630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002c5c480_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002c5c5a0_0, 0, 256;
    %end;
    .thread T_84, $init;
    .scope S_0x145770c00;
T_85 ;
    %delay 5000, 0;
    %load/vec4 v0x600002c5ca20_0;
    %inv;
    %store/vec4 v0x600002c5ca20_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x145770c00;
T_86 ;
    %vpi_call/w 3 139 "$display", "\000" {0 0 0};
    %vpi_call/w 3 140 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 141 "$display", "\342\225\221              STRESS TEST SUITE                             \342\225\221" {0 0 0};
    %vpi_call/w 3 142 "$display", "\342\225\221  Signed, Large Values, Overflow, Sparse, Fixed-Point       \342\225\221" {0 0 0};
    %vpi_call/w 3 143 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[TEST %0d] Negative Numbers", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 252, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 174 "$display", "  C[0] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  C[1] = [%0d, %0d, %0d, %0d]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967289, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967286, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967281, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967274, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %vpi_call/w 3 192 "$display", "[TEST %0d] Mixed Positive/Negative", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 251, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 236, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 216, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 208 "$display", "  C[0] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 209 "$display", "  C[1] = [%0d, %0d, ...]", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967106, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 220, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294966866, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 500, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 222 "$display", "\000" {0 0 0};
    %vpi_call/w 3 223 "$display", "[TEST %0d] Large Positive Values (127)", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 239 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16129 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16129, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 253 "$display", "\000" {0 0 0};
    %vpi_call/w 3 254 "$display", "[TEST %0d] Large Negative Values (-128)", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 270 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect 16384 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 16384, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 282 "$display", "\000" {0 0 0};
    %vpi_call/w 3 283 "$display", "[TEST %0d] Accumulator Stress (4 x 127*127 = 64516)", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 299 "$display", "  C[0][0] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600002c5d290_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 300 "$display", "  C[3][3] = %0d (expect 64516)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d290_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 64516, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 311 "$display", "\000" {0 0 0};
    %vpi_call/w 3 312 "$display", "[TEST %0d] Mixed Sign Accumulator (127-128+127-128 = -2)", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 328 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect -2 each)", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967294, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 341 "$display", "\000" {0 0 0};
    %vpi_call/w 3 342 "$display", "[TEST %0d] Sparse Diagonal Matrices", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c5d200_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c5d290_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 358 "$display", "  Diagonal: [%0d, %0d, %0d, %0d] (expect [5, 12, 21, 32])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 360 "$display", "  Off-diag: [%0d, %0d] (expect 0)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 12, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d200_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 21, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530027355, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d290_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529961819, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 375 "$display", "\000" {0 0 0};
    %vpi_call/w 3 376 "$display", "[TEST %0d] Checkerboard Pattern", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 394 "$display", "  C[0] = [%0d, %0d, %0d, %0d] (expect [4, -4, 4, -4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12637, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 4, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12893, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4294967292, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 411 "$display", "\000" {0 0 0};
    %vpi_call/w 3 412 "$display", "[TEST %0d] Fixed-Point Q4.4 (1.5 * 2.0 = 3.0)", v0x600002c5d4d0_0 {0 0 0};
    %vpi_call/w 3 413 "$display", "  Q4.4 format: 0x18=1.5, 0x20=2.0, 0x28=2.5, 0x30=3.0" {0 0 0};
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 48, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 430 "$display", "  C[0] = [%0d, %0d] (expect [768, 1024] = [3.0, 4.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %vpi_call/w 3 432 "$display", "  C[1] = [%0d, %0d] (expect [1280, 1536] = [5.0, 6.0] in Q8.8)", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 768, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3245667532, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1024, 0, 32;
    %pushi/vec4 3059792566, 0, 33;
    %concati/vec4 3312776400, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 1280, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3245667540, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d170_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 1536, 0, 32;
    %pushi/vec4 3059923638, 0, 33;
    %concati/vec4 3312776408, 0, 33;
    %concati/vec4 11824, 0, 14;
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002c5d4d0_0, 0, 32;
    %vpi_call/w 3 444 "$display", "\000" {0 0 0};
    %vpi_call/w 3 445 "$display", "[TEST %0d] All Zeros", v0x600002c5d4d0_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b600_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b720_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b840_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b960_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b9f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ba80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bb10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bba0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bc30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bd50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5bde0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5be70_0, 0, 8;
    %fork TD_tb_stress_test.load_weights, S_0x1457a2810;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ad00_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ad90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5ae20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5aeb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5af40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5afd0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b060_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b0f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b180_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b210_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b2a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b330_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b3c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b4e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c5b570_0, 0, 8;
    %fork TD_tb_stress_test.load_activations, S_0x1457a26a0;
    %join;
    %fork TD_tb_stress_test.run_gemm, S_0x1457a2980;
    %join;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 451 "$display", "  C[0][0] = %0d (expect 0)", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d0e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1529896283, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 12381, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %load/vec4 v0x600002c5d560_0;
    %load/vec4 v0x600002c5d290_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 67, 0, 32; draw_string_vec4
    %pushi/vec4 1530092891, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 13149, 0, 16; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x600002c32f40_0, 0, 80;
    %store/vec4 v0x600002c32eb0_0, 0, 32;
    %store/vec4 v0x600002c32d90_0, 0, 32;
    %callf/vec4 TD_tb_stress_test.check_result, S_0x1457707c0;
    %add;
    %store/vec4 v0x600002c5d560_0, 0, 32;
    %vpi_call/w 3 458 "$display", "\000" {0 0 0};
    %vpi_call/w 3 459 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 460 "$display", "STRESS TEST SUMMARY: %0d tests, %0d errors", v0x600002c5d4d0_0, v0x600002c5d560_0 {0 0 0};
    %vpi_call/w 3 461 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %load/vec4 v0x600002c5d560_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_86.0, 4;
    %vpi_call/w 3 464 "$display", ">>> ALL STRESS TESTS PASSED! <<<" {0 0 0};
    %jmp T_86.1;
T_86.0 ;
    %vpi_call/w 3 466 "$display", ">>> STRESS TESTS FAILED <<<" {0 0 0};
T_86.1 ;
    %vpi_call/w 3 468 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_stress_test.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
