$comment
	File created using the following command:
		vcd file full-adder.msim.vcd -direction
$end
$date
	Fri Sep 26 14:52:56 2025
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module full_adder_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var wire 1 ) devoe $end
$var wire 1 * devclrn $end
$var wire 1 + devpor $end
$var wire 1 , ww_devoe $end
$var wire 1 - ww_devclrn $end
$var wire 1 . ww_devpor $end
$var wire 1 / ww_a $end
$var wire 1 0 ww_b $end
$var wire 1 1 ww_cin $end
$var wire 1 2 ww_cout $end
$var wire 1 3 ww_s $end
$var wire 1 4 \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 5 \a~input_o\ $end
$var wire 1 6 \b~input_o\ $end
$var wire 1 7 \cin~input_o\ $end
$var wire 1 8 \cout~0_combout\ $end
$var wire 1 9 \s~0_combout\ $end
$var wire 1 : \ALT_INV_b~input_o\ $end
$var wire 1 ; \ALT_INV_cin~input_o\ $end
$var wire 1 < \ALT_INV_a~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
1,
1-
1.
0/
00
01
02
03
x4
05
06
07
08
09
1:
1;
1<
$end
#62500
1#
11
17
0;
19
13
1%
#125000
0#
1"
01
10
16
07
1;
0:
#187500
1#
11
17
0;
18
09
03
12
0%
1$
#250000
0#
0"
1!
01
00
1/
15
06
07
1;
1:
0<
08
19
13
02
1%
0$
#312500
1#
11
17
0;
18
09
03
12
0%
1$
#375000
0#
1"
01
10
16
07
1;
0:
#437500
1#
11
17
0;
19
13
1%
#500000
0#
0"
0!
01
00
0/
05
06
07
1;
1:
1<
08
09
03
02
0%
0$
#562500
1#
11
17
0;
19
13
1%
#625000
0#
1"
01
10
16
07
1;
0:
#687500
1#
11
17
0;
18
09
03
12
0%
1$
#750000
0#
0"
1!
01
00
1/
15
06
07
1;
1:
0<
08
19
13
02
1%
0$
#812500
1#
11
17
0;
18
09
03
12
0%
1$
#875000
0#
1"
01
10
16
07
1;
0:
#937500
1#
11
17
0;
19
13
1%
#1000000
