#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 19 09:40:16 2021
# Process ID: 104505
# Current directory: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex
# Command line: vivado -notrace -source /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/rtl_kernel_wizard_1/rtl_kernel_wizard_1_ex.tcl
# Log file: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/vivado.log
# Journal file: /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/vivado_rtl_kernel.gen/sources_1/ip/rtl_kernel_wizard_1/rtl_kernel_wizard_1_ex.tcl -notrace
update_compile_order -fileset sources_1
cd /tmp/
import_files -norecurse {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.srcs/sources_1/imports/hdl/serial_pipe.vhd /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/rtl_kernel_wizard_0_ex.srcs/sources_1/imports/hdl/dsp_send.vhd}
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /.aux_mnt/fpgdeva/casperlibs/casper_astro/mlib_devel/100gbe/udp_core/gen_udp_u280_ex/ip [current_project]
update_ip_catalog
ls -ltr
lsort
pwd
source /tmp/design_1_rtl_kernel_stream.tcl
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd
source /tmp/design_1_rtl_kernel_stream.tcl
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1
file delete -force /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1
source /tmp/design_1_rtl_kernel_stream.tcl
update_compile_order -fileset sources_1
open_bd_design {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_ports ARESET_0]
delete_bd_objs [get_bd_ports ap_done_0]
delete_bd_objs [get_bd_ports ap_idle_0]
delete_bd_objs [get_bd_ports ap_ready_0]
delete_bd_objs [get_bd_ports ACLK_EN_0]
delete_bd_objs [get_bd_ports scalar00_0]
delete_bd_objs [get_bd_ports interrupt_0]
delete_bd_objs [get_bd_ports axi00_ptr0_0]
delete_bd_objs [get_bd_ports ap_start_0]
delete_bd_objs [get_bd_intf_nets udp_core_eval_1_udp_axis_m] [get_bd_intf_nets embedded_test_ip_wra_1_gen_axi4s_m] [get_bd_intf_nets smartconnect_0_M03_AXI] [get_bd_cells embedded_test_ip_wra_1]
delete_bd_objs [get_bd_intf_nets udp_core_eval_0_udp_axis_m] [get_bd_intf_nets embedded_test_ip_wra_0_gen_axi4s_m] [get_bd_intf_nets smartconnect_0_M02_AXI] [get_bd_cells embedded_test_ip_wra_0]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells smartconnect_0]
endgroup
delete_bd_objs [get_bd_intf_nets smartconnect_1_M01_AXI] [get_bd_cells smartconnect_1]
connect_bd_intf_net [get_bd_intf_ports S00_AXI_0] [get_bd_intf_pins smartconnect_0/S00_AXI]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins udp_core_eval_0/udp_axis_m]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins udp_core_eval_1/udp_axis_m]
endgroup
validate_bd_design
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins udp_core_eval_0/udp_axis_s]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins udp_core_eval_1/udp_axis_s]
endgroup
validate_bd_design
save_bd_design
generate_target all [get_files  /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_cmac_usplus_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_cmac_usplus_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_udp_core_eval_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_udp_core_eval_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_4_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_5_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_6_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_9_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_10_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_11_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_12_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_13_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_15_0] }
export_ip_user_files -of_objects [get_files /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_cmac_usplus_0_0_synth_1 design_1_cmac_usplus_1_0_synth_1 design_1_dsp_send_0_0_synth_1 design_1_dsp_send_1_0_synth_1 design_1_ila_0_0_synth_1 design_1_ila_1_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_proc_sys_reset_1_0_synth_1 design_1_serial_pipe_0_0_synth_1 design_1_serial_pipe_1_0_synth_1 design_1_serial_pipe_2_0_synth_1 design_1_smartconnect_0_0_synth_1 design_1_udp_core_eval_0_0_synth_1 design_1_udp_core_eval_1_0_synth_1 design_1_util_vector_logic_0_0_synth_1 design_1_util_vector_logic_2_0_synth_1 design_1_util_vector_logic_4_0_synth_1 design_1_util_vector_logic_5_0_synth_1 design_1_util_vector_logic_6_0_synth_1 design_1_util_vector_logic_9_0_synth_1 design_1_util_vector_logic_10_0_synth_1 design_1_util_vector_logic_11_0_synth_1 design_1_util_vector_logic_12_0_synth_1 design_1_util_vector_logic_13_0_synth_1 design_1_util_vector_logic_15_0_synth_1 -jobs 16
wait_on_run design_1_cmac_usplus_0_0_synth_1
wait_on_run design_1_cmac_usplus_1_0_synth_1
wait_on_run design_1_dsp_send_0_0_synth_1
wait_on_run design_1_dsp_send_1_0_synth_1
wait_on_run design_1_ila_0_0_synth_1
wait_on_run design_1_ila_1_0_synth_1
wait_on_run design_1_proc_sys_reset_0_0_synth_1
wait_on_run design_1_proc_sys_reset_1_0_synth_1
wait_on_run design_1_serial_pipe_0_0_synth_1
wait_on_run design_1_serial_pipe_1_0_synth_1
wait_on_run design_1_serial_pipe_2_0_synth_1
wait_on_run design_1_smartconnect_0_0_synth_1
wait_on_run design_1_udp_core_eval_0_0_synth_1
wait_on_run design_1_udp_core_eval_1_0_synth_1
wait_on_run design_1_util_vector_logic_0_0_synth_1
wait_on_run design_1_util_vector_logic_2_0_synth_1
wait_on_run design_1_util_vector_logic_4_0_synth_1
wait_on_run design_1_util_vector_logic_5_0_synth_1
wait_on_run design_1_util_vector_logic_6_0_synth_1
wait_on_run design_1_util_vector_logic_9_0_synth_1
wait_on_run design_1_util_vector_logic_10_0_synth_1
wait_on_run design_1_util_vector_logic_11_0_synth_1
wait_on_run design_1_util_vector_logic_12_0_synth_1
wait_on_run design_1_util_vector_logic_13_0_synth_1
wait_on_run design_1_util_vector_logic_15_0_synth_1
export_simulation -of_objects [get_files /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd] -directory /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ip_user_files/sim_scripts -ip_user_files_dir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ip_user_files -ipstatic_source_dir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.cache/compile_simlib/modelsim} {questa=/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.cache/compile_simlib/questa} {ies=/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.cache/compile_simlib/ies} {xcelium=/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.cache/compile_simlib/xcelium} {vcs=/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.cache/compile_simlib/vcs} {riviera=/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
open_bd_design {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.srcs/sources_1/bd/design_1/design_1.bd}
launch_runs synth_1 -jobs 16
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
# --------------------------------------------
# Start: RTL Kernel Packaging of Netlist
#
source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl
# Synth_1 is complete, skipping launching of synth_1
open_run synth_1 -name synth_1
rename_ref -prefix_all rtl_kernel_wizard_1_
write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp
write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc
close_design
package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1
ipx::open_ipxact_file /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml
ipx::associate_bus_interfaces -clock ap_clk -reset ap_rst_n [ipx::current_core]
# --------------------------------------------
# Start: RTL Kernel Packaging of Netlist
#
source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl
# Synth_1 is complete, skipping launching of synth_1
open_run synth_1 -name synth_1
rename_ref -prefix_all rtl_kernel_wizard_1_
write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp
write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc
close_design
# Removing Directory: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1'
package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1
# --------------------------------------------
# Start: RTL Kernel Packaging of Netlist
#
source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl
# Synth_1 is complete, skipping launching of synth_1
open_run synth_1 -name synth_1
rename_ref -prefix_all rtl_kernel_wizard_1_
write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp
write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc
close_design
# Removing Directory: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1'
package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1
package_xo  -xo_path /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo -kernel_name rtl_kernel_wizard_1 -ip_directory /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 -kernel_xml /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/kernel.xml
# Complete: RTL Kernel Packaging of Netlist
file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1
ipx::open_ipxact_file /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml
ipx::unload_core /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml
# --------------------------------------------
# Start: RTL Kernel Packaging of Netlist
#
source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl
# Synth_1 is complete, skipping launching of synth_1
open_run synth_1 -name synth_1
rename_ref -prefix_all rtl_kernel_wizard_1_
write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp
write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc
close_design
# Removing Directory: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1'
package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1
# Removing existing XO file: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo'
package_xo  -xo_path /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo -kernel_name rtl_kernel_wizard_1 -ip_directory /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 -kernel_xml /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/kernel.xml
# Complete: RTL Kernel Packaging of Netlist
file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1
ipx::open_ipxact_file /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml
ipx::unload_core /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1/component.xml
# --------------------------------------------
# Start: RTL Kernel Packaging of Netlist
#
source -notrace /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/package_kernel.tcl
# Synth_1 is complete, skipping launching of synth_1
open_run synth_1 -name synth_1
rename_ref -prefix_all rtl_kernel_wizard_1_
write_checkpoint /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp
write_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc
close_design
# Removing Directory: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1'
package_project_dcp_and_xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.dcp /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.runs/synth_1/packaged.xdc /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 mpifr kernel rtl_kernel_wizard_1
# Removing existing XO file: '/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo'
package_xo  -xo_path /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/exports/rtl_kernel_wizard_1.xo -kernel_name rtl_kernel_wizard_1 -ip_directory /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1 -kernel_xml /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/imports/kernel.xml
# Complete: RTL Kernel Packaging of Netlist
file mkdir /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/src/vitis_rtl_kernel/rtl_kernel_wizard_1
open_project /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr
open_bd_design {/.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/pfm_dynamic.bd}
link_design -name netlist_1
current_project rtl_kernel_wizard_1_ex
current_project prj
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0]] \
-group [get_clocks -of_objects [get_pins pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/plle4_adv_inst/CLKOUT0]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_0/inst/design_1_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[10].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0]] \
-group [get_clocks -of_objects [get_pins pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/plle4_adv_inst/CLKOUT0]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_1/inst/design_1_cmac_usplus_1_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_1/inst/design_1_cmac_usplus_1_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_1/inst/design_1_cmac_usplus_1_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_1/inst/design_1_cmac_usplus_1_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_1/inst/design_1_cmac_usplus_1_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK}]] \
-group [get_clocks -of_objects [get_pins {pfm_top_i/dynamic_region/rtl_kernel_wizard_1_1/inst_design_1/cmac_usplus_1/inst/design_1_cmac_usplus_1_0_gt_i/inst/gen_gtwizard_gtye4_top.design_1_cmac_usplus_1_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
close_project
open_project /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr
close_project
open_project /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr
