package spi

import chisel3._

import tools.helpers.log2

class QSpiSlave extends Module {
  // This module accurately represents a QSPI slave
  val io = IO(new Bundle {
      val mosi1 = Input(Bool())
      val mosi2 = Input(Bool())
      val mosi3 = Input(Bool())
      val mosi4 = Input(Bool())
      val miso1 = Output(Bool())
      val miso2 = Output(Bool())
      val miso3 = Output(Bool())
      val miso4 = Output(Bool())
      val sclk = Input(Bool())
      val cs = Input(Bool())
  })ï£¿
}


class QSpi(dwidth: Int) extends Module {

  val io = IO(new Bundle {
    // Spi signal
    val spi = new QSpiSlave
  })

  println("Generate SPI for :")
  println("Data size : " + dwidth)

  assert(dwidth == 8 || dwidth == 16, "Only 8 orr 16 bit support")

  mosi1Reg = RegInit(true.B)
  mosi2Reg = RegInit(true.B)
  mosi3Reg = RegInit(true.B)
  mosi4Reg = RegInit(true.B)
  sclkReg = RegInit(io.spi.sclk)
  val csReg = RegInit(io.spi.cs)

  val dataReg = RegInit("h00".U(dwidth.W))

  val count = RegInit(0.U(dwidth.W))

  

  // Clock Polarity, level of sck clock signal idle state
  val CPOL = false

  // Clock Phase, specifies whether or not sampling occurs on rising or falling edge
  // of sck clock
  val CPHA = true

  def fallingEdge(x: Bool) = x && !RegNext(x)
  def risingEdge(x: Bool) = !x && RegNext(x)

  // Read flag 
  val readReg  = RegInit(false.B)  



  val sinit = 0.U
  val stateReg = RegInit(S)

  // Definition of messages
  

  // State machine logic
  switch(stateReg) {
    is(sinit) {
    
    }
    is(1.U) {

    }

    
  }

  // reset state machine to sinit when csn rise
  // even if count is not right
  when(risingedge(csnReg)){
    stateReg := sinit
  }




}

