
---------- Begin Simulation Statistics ----------
final_tick                               545000899500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60174                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701552                       # Number of bytes of host memory used
host_op_rate                                    60374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10179.59                       # Real time elapsed on the host
host_tick_rate                               53538572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612545295                       # Number of instructions simulated
sim_ops                                     614582868                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.545001                       # Number of seconds simulated
sim_ticks                                545000899500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.080402                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               83398060                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            94684014                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14751271                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121875481                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10662302                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10942130                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          279828                       # Number of indirect misses.
system.cpu0.branchPred.lookups              157497865                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061437                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018192                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8281553                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143202936                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15571885                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44017460                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580282279                       # Number of instructions committed
system.cpu0.commit.committedOps             581301754                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    994558163                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.584482                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.338223                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    713015979     71.69%     71.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165989938     16.69%     88.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     42345506      4.26%     92.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37306172      3.75%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12481414      1.25%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4194939      0.42%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2339453      0.24%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1312877      0.13%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15571885      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    994558163                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887247                       # Number of function calls committed.
system.cpu0.commit.int_insts                561281048                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179949507                       # Number of loads committed
system.cpu0.commit.membars                    2037573                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037579      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322227566     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967691     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70914027     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581301754                       # Class of committed instruction
system.cpu0.commit.refs                     251881746                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580282279                       # Number of Instructions Simulated
system.cpu0.committedOps                    581301754                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.858496                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.858496                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            176235788                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6479649                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            81387558                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             645012062                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               373050146                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                445481258                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8286128                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9710965                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3073699                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  157497865                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                108992889                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    632520388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3954429                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          213                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     663434572                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           62                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29511708                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.146041                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         358850480                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          94060362                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.615173                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1006127019                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660408                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913353                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               538434924     53.52%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               348229846     34.61%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                62113002      6.17%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43843098      4.36%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10383797      1.03%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1840296      0.18%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  261703      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     447      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1019906      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1006127019                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       72325515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8400223                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147082017                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.571378                       # Inst execution rate
system.cpu0.iew.exec_refs                   274961633                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74356399                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148731110                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            202110786                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021094                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5339722                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75172894                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          625301618                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            200605234                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7116568                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            616204551                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1037557                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2122232                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8286128                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4302502                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68666                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8867296                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        57269                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5148                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2194742                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22161279                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3240655                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5148                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       875845                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7524378                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                274050362                       # num instructions consuming a value
system.cpu0.iew.wb_count                    608944583                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840069                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230221091                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.564647                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     608993242                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               750841504                       # number of integer regfile reads
system.cpu0.int_regfile_writes              392064206                       # number of integer regfile writes
system.cpu0.ipc                              0.538069                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.538069                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038437      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            337766194     54.19%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213009      0.68%     55.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018047      0.16%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           204616514     32.83%     88.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73668860     11.82%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             623321119                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     62                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                120                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1216096                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001951                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 192510     15.83%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                890047     73.19%     89.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               133532     10.98%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             622498716                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2254065030                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    608944531                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        669305826                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 622242771                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                623321119                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058847                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       43999861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            79797                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           402                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15270211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1006127019                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619525                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844633                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          567990777     56.45%     56.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          298155721     29.63%     86.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102034704     10.14%     96.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32285159      3.21%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4822690      0.48%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             310404      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             366528      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              89723      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              71313      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1006127019                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.577977                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10000579                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2337212                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           202110786                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75172894                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    875                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1078452534                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11549271                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              160362994                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370569272                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6717384                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               382665621                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3200672                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                10780                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            777981628                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             639184871                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          416249576                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                438373982                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6288608                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8286128                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16346022                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                45680300                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       777981584                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         92272                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2786                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13963207                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2780                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1604294585                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1262216997                       # The number of ROB writes
system.cpu0.timesIdled                       10903696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  842                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.023106                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4411532                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4955491                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           818625                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7558934                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            255803                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         399037                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          143234                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8526840                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3225                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017928                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485010                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095514                       # Number of branches committed
system.cpu1.commit.bw_lim_events               712837                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054426                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3559041                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263016                       # Number of instructions committed
system.cpu1.commit.committedOps              33281114                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    191471722                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173817                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.814323                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    177327419     92.61%     92.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7149153      3.73%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2495301      1.30%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2115347      1.10%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       432020      0.23%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       188776      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       935421      0.49%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       115448      0.06%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       712837      0.37%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    191471722                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320806                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047784                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248572                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082647     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266500     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895859      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281114                       # Class of committed instruction
system.cpu1.commit.refs                      12162371                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263016                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281114                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.969095                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.969095                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170125548                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337074                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4245438                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39054817                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6219348                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13378062                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485198                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               625121                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2032084                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8526840                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6243569                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    184797209                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               114788                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      39855067                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                1637632                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044277                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6624177                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4667335                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206952                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         192240240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.646264                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167364000     87.06%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14852762      7.73%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5572312      2.90%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3355367      1.75%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  799225      0.42%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  166400      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129921      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     240      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           192240240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         340764                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              505964                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7591591                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184018                       # Inst execution rate
system.cpu1.iew.exec_refs                    12809194                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2943999                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147719382                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9952780                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018588                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           819259                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2981521                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36834377                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9865195                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           621719                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35438417                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                726644                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1500249                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485198                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3376480                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14078                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          164832                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5696                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          337                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       704208                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        67722                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           132                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        87094                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        418870                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20335913                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35228538                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.866096                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17612854                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182928                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35236510                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43635558                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23873317                       # number of integer regfile writes
system.cpu1.ipc                              0.167530                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167530                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036071      5.65%      5.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21139449     58.62%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10950395     30.37%     94.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1934077      5.36%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36060136                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1050746                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029139                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 154883     14.74%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                804100     76.53%     91.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91759      8.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35074795                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         265469314                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35228526                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40387728                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33779700                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36060136                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054677                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3553262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            58084                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           251                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1537667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    192240240                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187579                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.624054                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169175338     88.00%     88.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15860096      8.25%     96.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4001697      2.08%     98.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1471664      0.77%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1289076      0.67%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             141046      0.07%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             219973      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              50518      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              30832      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      192240240                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187247                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6176574                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          541242                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9952780                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2981521                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       192581004                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   897401827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158414856                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412857                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6763019                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7417698                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1345803                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4930                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47551207                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38531630                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26513331                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13654405                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3909695                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485198                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12243851                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4100474                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47551195                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24232                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               635                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13350183                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           634                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   227598780                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74450213                       # The number of ROB writes
system.cpu1.timesIdled                           4906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3883133                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1621                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3904709                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 96409                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5228438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10418752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       181288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        68254                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26113642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2053853                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52202281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2122107                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3940620                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1605200                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3584977                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              347                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1286509                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1286505                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3940620                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           847                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15645877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15645877                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    437268800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               437268800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5228575                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5228575    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5228575                       # Request fanout histogram
system.membus.respLayer1.occupancy        27025171652                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         18173121252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1154927600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1106590504.285088                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      8853500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2889365000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   539226261500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5774638000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     93549694                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        93549694                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     93549694                       # number of overall hits
system.cpu0.icache.overall_hits::total       93549694                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15443195                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15443195                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15443195                       # number of overall misses
system.cpu0.icache.overall_misses::total     15443195                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 198857855994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 198857855994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 198857855994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 198857855994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    108992889                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108992889                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    108992889                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108992889                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141690                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141690                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141690                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141690                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12876.730236                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12876.730236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12876.730236                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12876.730236                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3776                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     13906164                       # number of writebacks
system.cpu0.icache.writebacks::total         13906164                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1536995                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1536995                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1536995                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1536995                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     13906200                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     13906200                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     13906200                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     13906200                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 171820762996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 171820762996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 171820762996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 171820762996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127588                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127588                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127588                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127588                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12355.694798                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12355.694798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12355.694798                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12355.694798                       # average overall mshr miss latency
system.cpu0.icache.replacements              13906164                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     93549694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       93549694                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15443195                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15443195                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 198857855994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 198857855994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    108992889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108992889                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141690                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141690                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12876.730236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12876.730236                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1536995                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1536995                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     13906200                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     13906200                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 171820762996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 171820762996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127588                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127588                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12355.694798                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12355.694798                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999923                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          107454419                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         13906167                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.727105                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999923                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        231891977                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       231891977                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244636634                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244636634                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244636634                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244636634                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15531334                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15531334                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15531334                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15531334                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 456824020527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 456824020527                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 456824020527                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 456824020527                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    260167968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    260167968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    260167968                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    260167968                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059697                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059697                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059697                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059697                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29413.057534                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29413.057534                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29413.057534                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29413.057534                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3703681                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       144211                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            80289                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1969                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.129370                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    73.240731                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11145012                       # number of writebacks
system.cpu0.dcache.writebacks::total         11145012                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4779531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4779531                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4779531                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4779531                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10751803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10751803                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10751803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10751803                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 216266366331                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 216266366331                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 216266366331                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 216266366331                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041326                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041326                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041326                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041326                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20114.427909                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20114.427909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20114.427909                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20114.427909                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11145012                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    177177719                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      177177719                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12078035                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12078035                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 297400807500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 297400807500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    189255754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    189255754                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063819                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24623.277503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24623.277503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2658243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2658243                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9419792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9419792                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 161131601000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 161131601000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17105.643203                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17105.643203                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67458915                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67458915                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3453299                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3453299                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 159423213027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 159423213027                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70912214                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70912214                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048698                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46165.482058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46165.482058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2121288                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2121288                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1332011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1332011                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  55134765331                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  55134765331                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018784                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018784                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41392.124638                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41392.124638                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1155                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1155                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          731                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6758500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6758500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1886                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.387593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.387593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9245.554036                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9245.554036                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          718                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          718                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006893                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006893                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65961.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65961.538462                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1686                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       679000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       679000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1831                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.079192                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079192                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4682.758621                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4682.758621                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       534000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       534000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.079192                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079192                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3682.758621                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3682.758621                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612241                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612241                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31874056000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31874056000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018192                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018192                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398698                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398698                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78517.003284                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78517.003284                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31468105000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31468105000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398698                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398698                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77517.003284                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77517.003284                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.956829                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          256409611                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11157529                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.980860                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.956829                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998651                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998651                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        533537315                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       533537315                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13851699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10037236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              194175                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24085986                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13851699                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10037236                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2876                       # number of overall hits
system.l2.overall_hits::.cpu1.data             194175                       # number of overall hits
system.l2.overall_hits::total                24085986                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             54495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1105421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            837976                       # number of demand (read+write) misses
system.l2.demand_misses::total                2000559                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            54495                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1105421                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2667                       # number of overall misses
system.l2.overall_misses::.cpu1.data           837976                       # number of overall misses
system.l2.overall_misses::total               2000559                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4687723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104627953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    247253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83740013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     193302942000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4687723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104627953000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    247253000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83740013000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    193302942000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        13906194                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11142657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1032151                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26086545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       13906194                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11142657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1032151                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26086545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.099206                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.481147                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.811873                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076689                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.099206                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.481147                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.811873                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076689                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86021.157904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94649.869145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92708.286464                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99931.278461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96624.464462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86021.157904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94649.869145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92708.286464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99931.278461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96624.464462                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3007831                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1605201                       # number of writebacks
system.l2.writebacks::total                   1605201                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             85                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         140469                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          58785                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              199417                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            85                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        140469                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         58785                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             199417                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        54410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       964952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       779191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1801142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        54410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       964952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       779191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3508552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5309694                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4138378000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  85458623501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    217298500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  71298440501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 161112740502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4138378000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  85458623501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    217298500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  71298440501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 272278445517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 433391186019                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.086600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.467076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.754920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.069045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.086600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.467076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.754920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203541                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76059.143540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88562.564253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83931.440711                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91503.162255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89450.326794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76059.143540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88562.564253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83931.440711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91503.162255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77604.221205                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81622.629481                       # average overall mshr miss latency
system.l2.replacements                        7214212                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2617686                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2617686                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2617686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2617686                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23389789                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23389789                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23389789                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23389789                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3508552                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3508552                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 272278445517                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 272278445517                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77604.221205                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77604.221205                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 69                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       218500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       337500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.935484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.952381                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.945205                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4103.448276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5462.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4891.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       588500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       838500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1427000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.931507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20293.103448                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20985.294118                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         2950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       143000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       202000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22444.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           974367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            91218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1065585                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         748961                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         643641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1392602                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  72783154500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64736217500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  137519372000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1723328                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734859                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2458187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.434602                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.566516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97178.831074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100578.144494                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98749.945785                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79419                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        36592                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           116011                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       669542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       607049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1276591                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60066050500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  55499235501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115565286001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.388517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.826075                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.519322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89712.147259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91424.638705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90526.477158                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13851699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13854575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        54495                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4687723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    247253000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4934976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     13906194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       13911737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.481147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86021.157904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92708.286464                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86333.158392                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           85                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           78                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        54410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56999                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4138378000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    217298500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4355676500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.467076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76059.143540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83931.440711                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76416.717837                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9062869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       102957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9165826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       356460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       194335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          550795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  31844798500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  19003795500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50848594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9419329                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9716621                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037843                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.653684                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89336.246704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97788.846579                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92318.546828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        61050                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        22193                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        83243                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       295410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       172142                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       467552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  25392573001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15799205000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41191778001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.031362                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.579033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048119                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85957.052913                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91780.071104                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88100.955618                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          107                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               111                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1057                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1075                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13229000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       208500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13437500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.908076                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.818182                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.906408                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12515.610218                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11583.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        12500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          226                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          231                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          831                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          844                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     16376997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       262000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     16638997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.713918                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.590909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.711636                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19707.577617                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20153.846154                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19714.451422                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999887                       # Cycle average of tags in use
system.l2.tags.total_refs                    55320549                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7214551                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.667913                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.155585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.569683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.395976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.864860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.004098                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.424306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.131187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.359439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            55                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 423976951                       # Number of tag accesses
system.l2.tags.data_accesses                423976951                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3482304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      62165824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        165696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      50148736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    218573440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          334536000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3482304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       165696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3648000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102732800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102732800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          54411                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         971341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         783574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3415210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5227125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1605200                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1605200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6389538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114065544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           304029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92015877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    401051522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613826510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6389538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       304029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6693567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188500239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188500239                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188500239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6389538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114065544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          304029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92015877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    401051522                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            802326749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1590727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     54410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    945914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    766891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3399290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003948700750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97676                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97677                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10211578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1497255                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5227125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1605200                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5227125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1605200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  58031                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 14473                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            227492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            248269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            332325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            356413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            410391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            468069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            464672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            403643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            349079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           396493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           269319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           270674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           260249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           242987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           244130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            137037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            163460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            158276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133369                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70111                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 154014075641                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                25845470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            250934588141                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29795.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48545.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4068952                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1013636                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5227125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1605200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1051246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1108735                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1178534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  524775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  363331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  111686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   79796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  74505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  96338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 103588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 106129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  99441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1677201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.944497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.395904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   246.950452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       446297     26.61%     26.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       730144     43.53%     70.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       160691      9.58%     79.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       124678      7.43%     87.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        53825      3.21%     90.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        28274      1.69%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24798      1.48%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16955      1.01%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        91539      5.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1677201                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.920278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.935063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    225.463115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        97672     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97677                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.285403                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.267319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85199     87.23%     87.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1498      1.53%     88.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7776      7.96%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2317      2.37%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              671      0.69%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              128      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               20      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97676                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              330822016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3713984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               101804928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               334536000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102732800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       607.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  545000891500                       # Total gap between requests
system.mem_ctrls.avgGap                      79768.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3482240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     60538496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       165696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     49081024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    217554560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    101804928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6389420.647185555659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111079625.841975331306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 304028.856011089985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90056776.135651141405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 399182020.065638482571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186797724.725590109825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        54411                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       971341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       783574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3415210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1605200                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1888338136                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45434088307                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    108561971                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  38891739428                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 164611860299                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12979218240489                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34705.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46774.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41932.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49633.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48199.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8085732.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5916618120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3144741930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17397138360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3853169100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43021726800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98810121300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     126071822400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       298215338010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.183203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 326694859332                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18198700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 200107340168                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6058647000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3220235865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         19510192800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4450264020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43021726800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     148876110060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83910989760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       309048166305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.059920                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 216555052709                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18198700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 310247146791                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5748556057.692307                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26642432042.679157                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     96.15%     96.15% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.28%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 204965689000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96613527000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 448387372500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6237328                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6237328                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6237328                       # number of overall hits
system.cpu1.icache.overall_hits::total        6237328                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6241                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6241                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6241                       # number of overall misses
system.cpu1.icache.overall_misses::total         6241                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    323378000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    323378000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    323378000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    323378000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6243569                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6243569                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6243569                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6243569                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001000                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001000                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 51815.093735                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51815.093735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 51815.093735                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51815.093735                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           94                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           47                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5511                       # number of writebacks
system.cpu1.icache.writebacks::total             5511                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          698                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          698                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5543                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5543                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5543                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    287952000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    287952000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    287952000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    287952000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000888                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000888                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000888                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000888                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51948.764207                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51948.764207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51948.764207                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51948.764207                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5511                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6237328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6237328                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6241                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6241                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    323378000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    323378000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6243569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6243569                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 51815.093735                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51815.093735                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          698                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5543                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    287952000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    287952000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000888                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000888                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51948.764207                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51948.764207                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980954                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6150076                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5511                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1115.963709                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323078000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980954                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999405                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12492681                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12492681                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9385654                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9385654                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9385654                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9385654                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2160140                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2160140                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2160140                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2160140                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 177724047979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 177724047979                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 177724047979                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 177724047979                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11545794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11545794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11545794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11545794                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.187093                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.187093                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.187093                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.187093                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82274.319247                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82274.319247                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82274.319247                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82274.319247                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       901987                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        46647                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15952                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            541                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.543819                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    86.223660                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1030983                       # number of writebacks
system.cpu1.dcache.writebacks::total          1030983                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1541152                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1541152                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1541152                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1541152                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618988                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618988                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618988                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52282905329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52282905329                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52282905329                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52282905329                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053612                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053612                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053612                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053612                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84465.135558                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84465.135558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84465.135558                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84465.135558                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1030983                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8361139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8361139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1289214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1289214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  89200049000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  89200049000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9650353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9650353                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69189.482119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69189.482119                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       991714                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       991714                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297500                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  20714429000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  20714429000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030828                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69628.332773                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69628.332773                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1024515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1024515                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       870926                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       870926                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  88523998979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  88523998979                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895441                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895441                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459485                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101643.536855                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101643.536855                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       549438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       549438                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321488                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321488                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  31568476329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31568476329                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169611                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169611                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98194.882325                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98194.882325                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6512000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6512000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.313559                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.313559                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        44000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        44000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3282500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3282500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.105932                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.105932                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        65650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          315                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          111                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       652000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       652000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.260563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.260563                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5873.873874                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5873.873874                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       543000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       543000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.255869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.255869                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4981.651376                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4981.651376                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592112                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592112                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425816                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425816                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35956620500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35956620500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017928                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418316                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418316                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84441.684906                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84441.684906                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35530804500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35530804500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418316                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418316                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83441.684906                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83441.684906                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.978489                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11021429                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044687                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.549982                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323089500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.978489                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.936828                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.936828                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26173954                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26173954                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 545000899500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          23629091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4222887                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23469975                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5609011                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5381927                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2483741                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2483740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      13911743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9717349                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1186                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1186                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     41718557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33446778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3108170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78290102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1779990848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1426410624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       707456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132040640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3339149568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12622950                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104415808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38710759                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.061946                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248340                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               36381472     93.98%     93.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2260853      5.84%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  68161      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    273      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38710759                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52188807987                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16736870463                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       20865517038                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1567734380                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8359410                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               613275724500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 303812                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706480                       # Number of bytes of host memory used
host_op_rate                                   304767                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2360.66                       # Real time elapsed on the host
host_tick_rate                               28921882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717197967                       # Number of instructions simulated
sim_ops                                     719452465                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068275                       # Number of seconds simulated
sim_ticks                                 68274825000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.834692                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14334636                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14957669                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2634610                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26018986                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34869                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          53098                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18229                       # Number of indirect misses.
system.cpu0.branchPred.lookups               27844788                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11589                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5050                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2234077                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11625939                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2674621                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252533                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44370595                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53286694                       # Number of instructions committed
system.cpu0.commit.committedOps              53408522                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    116702407                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.457647                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.448276                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     96609424     82.78%     82.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11177356      9.58%     92.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2786100      2.39%     94.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1470846      1.26%     96.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       691917      0.59%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       313489      0.27%     96.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       336231      0.29%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       642423      0.55%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2674621      2.29%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    116702407                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69717                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52558920                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13284199                       # Number of loads committed
system.cpu0.commit.membars                     183679                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184363      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38160121     71.45%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6836      0.01%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13288675     24.88%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1763383      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53408522                       # Class of committed instruction
system.cpu0.commit.refs                      15052941                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53286694                       # Number of Instructions Simulated
system.cpu0.committedOps                     53408522                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.507525                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.507525                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             52618786                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               403263                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12508870                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             108469821                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12644070                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54946813                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2235847                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1233621                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2005502                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   27844788                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7235796                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    111097713                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               137068                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          880                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     123271639                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 297                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           84                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5272786                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.208391                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10715651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14369505                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.922570                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         124451018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.995496                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.056027                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                50217672     40.35%     40.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39247896     31.54%     71.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22991978     18.47%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10666514      8.57%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  465547      0.37%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  557869      0.45%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  196980      0.16%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26785      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   79777      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           124451018                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2828                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2050                       # number of floating regfile writes
system.cpu0.idleCycles                        9166691                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2492921                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18280425                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.642115                       # Inst execution rate
system.cpu0.iew.exec_refs                    24394930                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1976985                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               16185223                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24268438                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            117753                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1143443                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2203144                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97699647                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22417945                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2636659                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             85797955                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                133759                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              5807950                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2235847                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6031142                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       171005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31609                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10984239                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       434402                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           325                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       889279                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1603642                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60358109                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82407749                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.823803                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49723202                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.616743                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83012758                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110269006                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62689734                       # number of integer regfile writes
system.cpu0.ipc                              0.398800                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.398800                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185922      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62769501     70.98%     71.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7296      0.01%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1969      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1382      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23472605     26.54%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1993971      2.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            622      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           333      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88434614                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3380                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6734                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3308                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3474                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     435876                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004929                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 272152     62.44%     62.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    63      0.01%     62.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     49      0.01%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                152519     34.99%     97.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11063      2.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               10      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88681188                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         301885094                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82404441                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        141987603                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97327580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88434614                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             372067                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44291127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           135706                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        119534                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17915074                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    124451018                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.710598                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.168810                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           77019179     61.89%     61.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24972259     20.07%     81.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11879515      9.55%     91.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5550507      4.46%     95.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3362768      2.70%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             827832      0.67%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             484616      0.39%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             280860      0.23%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73482      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      124451018                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.661848                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           250491                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           19502                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24268438                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2203144                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5049                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       133617709                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2931949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30427455                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39933388                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                822032                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15246785                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14151019                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               423332                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            134842743                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             103956279                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78291504                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53823761                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                484507                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2235847                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15981834                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38358120                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2912                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       134839831                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6735336                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            111000                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4701320                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        111024                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   211789119                       # The number of ROB reads
system.cpu0.rob.rob_writes                  203321950                       # The number of ROB writes
system.cpu0.timesIdled                         114549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1499                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.252629                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14153535                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14553370                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2604653                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25414800                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15519                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18828                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3309                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27135528                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1394                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4424                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2231914                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11260761                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2455130                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196907                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45132588                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51365978                       # Number of instructions committed
system.cpu1.commit.committedOps              51461075                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    111541192                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.461364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.435448                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     91618830     82.14%     82.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11297324     10.13%     92.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2777241      2.49%     94.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1438557      1.29%     96.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       664639      0.60%     96.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       346947      0.31%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       338401      0.30%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604123      0.54%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2455130      2.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    111541192                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23174                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50665769                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12793203                       # Number of loads committed
system.cpu1.commit.membars                     143643                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143643      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37101054     72.10%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12797627     24.87%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1418120      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51461075                       # Class of committed instruction
system.cpu1.commit.refs                      14215747                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51365978                       # Number of Instructions Simulated
system.cpu1.committedOps                     51461075                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.366863                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.366863                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             49601807                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               374631                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12463491                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             107322644                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10731635                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 54832209                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2232724                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1192891                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1963718                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27135528                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7076209                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108208686                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               108330                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     121624069                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5210926                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.223198                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8547944                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14169054                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.000394                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         119362093                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.021553                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.036720                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45665696     38.26%     38.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39206295     32.85%     71.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22814063     19.11%     90.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10566947      8.85%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  415050      0.35%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  543593      0.46%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   81126      0.07%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20082      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   49241      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           119362093                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2214115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2495409                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17970470                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.693654                       # Inst execution rate
system.cpu1.iew.exec_refs                    23570398                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1666470                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16661158                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23770779                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             77521                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1112643                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1983684                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96522812                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21903928                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2657502                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84331850                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                135589                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4799937                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2232724                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5030308                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       143282                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21128                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10977576                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       561140                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       920792                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1574617                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59328695                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81029652                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.822132                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48776029                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.666493                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81665345                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108314690                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61964549                       # number of integer regfile writes
system.cpu1.ipc                              0.422500                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.422500                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144395      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62224108     71.53%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 328      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22947594     26.38%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1672573      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86989352                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     393751                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004526                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 257639     65.43%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     65.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                134140     34.07%     99.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1972      0.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              87238708                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         293881522                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81029652                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        141584620                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96263710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86989352                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             259102                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45061737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           146974                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62195                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18315190                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    119362093                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.728785                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.172233                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           72789865     60.98%     60.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24152699     20.23%     81.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11982801     10.04%     91.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5546369      4.65%     95.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3350539      2.81%     98.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             784583      0.66%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             440635      0.37%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             253753      0.21%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              60849      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      119362093                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.715513                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           243248                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           20170                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23770779                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1983684                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    752                       # number of misc regfile reads
system.cpu1.numCycles                       121576208                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14896247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               30002808                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38699896                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                757998                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13325428                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              13609463                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               431643                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            133432812                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102794239                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           77740926                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53665323                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                141584                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2232724                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15030413                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39041030                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       133432812                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5105397                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70688                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4488495                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70720                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   205676345                       # The number of ROB reads
system.cpu1.rob.rob_writes                  201022716                       # The number of ROB writes
system.cpu1.timesIdled                          23006                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3552178                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5896                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3589434                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 80544                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4421749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8693881                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       292726                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       144156                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2719188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1862350                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5439860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2006506                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4319782                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374398                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3898276                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22413                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10029                       # Transaction distribution
system.membus.trans_dist::ReadExReq             68906                       # Transaction distribution
system.membus.trans_dist::ReadExResp            68775                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4319782                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            74                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13082438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13082438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    304829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               304829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29192                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4421204                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4421204    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4421204                       # Request fanout histogram
system.membus.respLayer1.occupancy        22620518859                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             33.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11072421500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                260                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11277226.923077                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22203038.959024                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          130    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     71731500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    66808785500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1466039500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7117492                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7117492                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7117492                       # number of overall hits
system.cpu0.icache.overall_hits::total        7117492                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       118301                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        118301                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       118301                       # number of overall misses
system.cpu0.icache.overall_misses::total       118301                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7390965493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7390965493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7390965493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7390965493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7235793                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7235793                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7235793                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7235793                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016349                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016349                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016349                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016349                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62475.934210                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62475.934210                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62475.934210                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62475.934210                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28016                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              397                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    70.569270                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109038                       # number of writebacks
system.cpu0.icache.writebacks::total           109038                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         9226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         9226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         9226                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         9226                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109075                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109075                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109075                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109075                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6829783993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6829783993                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6829783993                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6829783993                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015074                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015074                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015074                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015074                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 62615.484694                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 62615.484694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 62615.484694                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 62615.484694                       # average overall mshr miss latency
system.cpu0.icache.replacements                109038                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7117492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7117492                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       118301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       118301                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7390965493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7390965493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7235793                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7235793                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016349                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016349                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62475.934210                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62475.934210                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         9226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         9226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109075                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109075                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6829783993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6829783993                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 62615.484694                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 62615.484694                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7228041                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109107                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.247271                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14580661                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14580661                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17603780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17603780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17603780                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17603780                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5661544                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5661544                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5661544                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5661544                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 351233116032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 351233116032                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 351233116032                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 351233116032                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23265324                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23265324                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23265324                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23265324                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.243347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.243347                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.243347                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.243347                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 62038.397305                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 62038.397305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 62038.397305                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 62038.397305                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8600732                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       127965                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           187297                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2121                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.920287                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.332390                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1324193                       # number of writebacks
system.cpu0.dcache.writebacks::total          1324193                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4308383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4308383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4308383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4308383                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1353161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1353161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1353161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1353161                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  91947816227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91947816227                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  91947816227                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91947816227                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058162                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 67950.388924                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67950.388924                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 67950.388924                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67950.388924                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1324181                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16383711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16383711                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5179541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5179541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 321682438500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 321682438500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21563252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21563252                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.240202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.240202                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 62106.360100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 62106.360100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3919139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3919139                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1260402                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1260402                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  86518188500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  86518188500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 68643.328478                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68643.328478                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1220069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1220069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       482003                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       482003                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  29550677532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  29550677532                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1702072                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1702072                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.283186                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.283186                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61308.078024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61308.078024                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       389244                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       389244                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92759                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92759                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5429627727                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5429627727                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054498                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054498                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 58534.780744                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 58534.780744                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60838                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60838                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1477                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1477                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43241500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43241500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023702                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023702                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29276.574137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29276.574137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          439                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          439                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      4192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      4192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007045                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007045                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9548.974943                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9548.974943                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5572                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5572                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41264000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41264000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61526                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61526                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090563                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090563                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7405.599426                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7405.599426                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5463                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5463                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     35826000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35826000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088792                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088792                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6557.935200                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6557.935200                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       434000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       434000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       409000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       409000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2819                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2819                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     54019500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     54019500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5050                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5050                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.558218                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.558218                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19162.646328                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19162.646328                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2819                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2819                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     51200500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     51200500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.558218                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.558218                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18162.646328                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18162.646328                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.871594                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19087030                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1344537                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.195987                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.871594                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48132935                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48132935                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41742                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              406871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              390613                       # number of demand (read+write) hits
system.l2.demand_hits::total                   845950                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41742                       # number of overall hits
system.l2.overall_hits::.cpu0.data             406871                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6724                       # number of overall hits
system.l2.overall_hits::.cpu1.data             390613                       # number of overall hits
system.l2.overall_hits::total                  845950                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            915773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            836338                       # number of demand (read+write) misses
system.l2.demand_misses::total                1834984                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67295                       # number of overall misses
system.l2.overall_misses::.cpu0.data           915773                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15578                       # number of overall misses
system.l2.overall_misses::.cpu1.data           836338                       # number of overall misses
system.l2.overall_misses::total               1834984                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6208751498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  84642423496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1480532000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77615037995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     169946744989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6208751498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  84642423496                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1480532000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77615037995                       # number of overall miss cycles
system.l2.overall_miss_latency::total    169946744989                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109037                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1322644                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22302                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1226951                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2680934                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109037                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1322644                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22302                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1226951                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2680934                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.617176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.692381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.698502                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.681639                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.684457                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.617176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.692381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.698502                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.681639                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.684457                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92261.705892                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92427.297481                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95039.928104                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 92803.433534                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92614.837508                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92261.705892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92427.297481                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95039.928104                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 92803.433534                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92614.837508                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               9209                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       295                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.216949                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2417444                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              374395                       # number of writebacks
system.l2.writebacks::total                    374395                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            524                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         129163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         111584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              241756                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           524                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        129163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        111584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             241756                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        66771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       786610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15093                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       724754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1593228                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        66771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       786610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15093                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       724754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2952131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4545359                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5507840005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  69796877506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1306477503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  64500498502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141111693516                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5507840005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  69796877506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1306477503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  64500498502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 209160326161                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 350272019677                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.612370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.594725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.676755                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.590695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.594281                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.612370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.594725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.676755                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.590695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.695439                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82488.505564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88731.235944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86561.816935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88996.402230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88569.679616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82488.505564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88731.235944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86561.816935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88996.402230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 70850.624908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77061.464161                       # average overall mshr miss latency
system.l2.replacements                        6099078                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       443401                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           443401                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       443403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       443403                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1990108                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1990108                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1990111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1990111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2952131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2952131                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 209160326161                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 209160326161                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 70850.624908                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 70850.624908                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             993                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2118                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1279                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2437                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1790500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2218000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      4008500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2151                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4555                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.538354                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.532030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.535016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1546.200345                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1734.167318                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1644.850226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1155                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1273                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2428                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     23344492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     25697489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     49041981                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.536960                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.529534                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.533041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20211.681385                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20186.558523                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20198.509473                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           198                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           227                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                425                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          591                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          357                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              948                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3619000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1817500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5436500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          789                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          584                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1373                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.749049                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.611301                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.690459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6123.519459                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5091.036415                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5734.704641                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          580                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          351                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          931                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11971500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      7085500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19057000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.735108                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.601027                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.678077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20640.517241                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20186.609687                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20469.387755                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21935                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42860                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          57991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          32793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               90784                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4955267000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3083328000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8038595000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53718                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.725559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.610466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.679297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85448.897243                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 94023.968530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88546.384826                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18552                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3916                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            22468                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        39439                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        28877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          68316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3427426000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2557689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5985115500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.493444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.537567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.511179                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86904.485408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88571.856495                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87609.278939                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6724                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15578                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            82873                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6208751498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1480532000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7689283498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109037                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.617176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.698502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.630985                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92261.705892                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95039.928104                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92783.940463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          524                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          485                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1009                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        66771                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        81864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5507840005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1306477503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6814317508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.612370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.676755                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.623303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82488.505564                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86561.816935                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83239.488762                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       384936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       369688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            754624                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       857782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       803545                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1661327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  79687156496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  74531709995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 154218866491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1242718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1173233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2415951                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.690247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.684898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.687649                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92899.077500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 92753.623002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92828.724562                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       110611                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       107668                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       218279                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       747171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       695877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1443048                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  66369451506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61942809002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 128312260508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.601239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.593128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.597300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88827.659941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89014.019722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88917.527697                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           13                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                47                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           67                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           61                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             128                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3749000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       912000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4661000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          101                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           74                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           175                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.663366                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.824324                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.731429                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 55955.223881                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14950.819672                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 36414.062500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           57                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           47                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           71                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       480498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       930999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1411497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.237624                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.635135                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.405714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20020.750000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19808.489362                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19880.239437                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999933                       # Cycle average of tags in use
system.l2.tags.total_refs                     7671044                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6099243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.257704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.158515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.389982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.141982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.102109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.790243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.417101                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.236852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.064718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.059223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.631517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  47064515                       # Number of tag accesses
system.l2.tags.data_accesses                 47064515                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4273408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      50458432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        966144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      46480064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    178689600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          280867648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4273408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       966144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5239552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23961472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23961472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          66772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         788413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         726251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2792025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4388557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374398                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374398                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         62591270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        739048866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         14150809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        680778955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2617210663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4113780563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     62591270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     14150809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         76742079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      350956183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            350956183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      350956183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        62591270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       739048866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        14150809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       680778955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2617210663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4464736746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    363597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     66770.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    774687.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    717715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2781756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000365576750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22089                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22088                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7676143                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             343375                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4388557                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374401                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4388557                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32533                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10804                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            167654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            202668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            187055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            198668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            292554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            279775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            257642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            206747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            216366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            201865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           322607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           376084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           546947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           561107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           169468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           168817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15636                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 115013245422                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21780120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            196688695422                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26403.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45153.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3818237                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4388557                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374401                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  545428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  645508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  745491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  584634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  512715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  405007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  286957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  210105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  145517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   98003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  67883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  47886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  28310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       572438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    527.661183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   383.982445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.122712                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32330      5.65%      5.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176129     30.77%     36.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61517     10.75%     47.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53499      9.35%     56.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29023      5.07%     61.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17754      3.10%     64.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15853      2.77%     67.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13001      2.27%     69.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       173332     30.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       572438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22088                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     197.209707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    119.317845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    210.835336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15410     69.77%     69.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5281     23.91%     93.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         1005      4.55%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          220      1.00%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           89      0.40%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           45      0.20%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           19      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22088                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.461135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.426554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.130375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18149     82.16%     82.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              574      2.60%     84.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1759      7.96%     92.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              883      4.00%     96.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              416      1.88%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              171      0.77%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.33%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               42      0.19%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22089                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              278785536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2082112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23270464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               280867648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23961664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4083.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       340.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4113.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    350.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    31.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68274752500                       # Total gap between requests
system.mem_ctrls.avgGap                      14334.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4273280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     49579968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       966144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     45933760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    178032384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23270464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 62589395.139423646033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 726182278.753552317619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 14150808.881604604423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 672777411.000321149826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2607584625.811930179596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 340835205.363030970097                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        66772                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       788413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       726251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2792025                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374401                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2734843072                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  37202787630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    677225239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  34441409351                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 121632430130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1683848664471                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40957.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47186.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44861.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47423.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43564.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4497447.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2525982060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1342583715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18301683540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          969489720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5389163520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30004540080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        950551680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        59483994315                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        871.243453                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2170638187                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2279680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63824506813                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1561275240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            829818495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12800327820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          928538820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5389163520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28578293490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2151601440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52239018825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.128564                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5238878139                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2279680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60756266861                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                984                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          493                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15186545.638945                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20127681.938210                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          493    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    216474000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            493                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60787858000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7486967000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7052595                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7052595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7052595                       # number of overall hits
system.cpu1.icache.overall_hits::total        7052595                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23614                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23614                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23614                       # number of overall misses
system.cpu1.icache.overall_misses::total        23614                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1705038000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1705038000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1705038000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1705038000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7076209                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7076209                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7076209                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7076209                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003337                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003337                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003337                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003337                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72204.539680                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72204.539680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72204.539680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72204.539680                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          174                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22302                       # number of writebacks
system.cpu1.icache.writebacks::total            22302                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1312                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1312                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1312                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1312                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22302                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22302                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22302                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22302                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1589980500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1589980500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1589980500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1589980500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003152                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003152                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003152                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003152                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71293.179984                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71293.179984                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71293.179984                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71293.179984                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22302                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7052595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7052595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23614                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23614                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1705038000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1705038000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7076209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7076209                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003337                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72204.539680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72204.539680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1312                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1312                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22302                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22302                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1589980500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1589980500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003152                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003152                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71293.179984                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71293.179984                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7167692                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22334                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           320.931853                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14174720                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14174720                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17185100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17185100                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17185100                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17185100                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5335272                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5335272                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5335272                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5335272                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 331707456814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 331707456814                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 331707456814                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 331707456814                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22520372                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22520372                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22520372                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22520372                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.236909                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.236909                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.236909                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.236909                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 62172.548431                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 62172.548431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 62172.548431                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 62172.548431                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7034930                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       137385                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           155775                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2174                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.160841                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.194572                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1225832                       # number of writebacks
system.cpu1.dcache.writebacks::total          1225832                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4079220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4079220                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4079220                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4079220                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1256052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1256052                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1256052                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1256052                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  84509075803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  84509075803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  84509075803                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  84509075803                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055774                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055774                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055774                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055774                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 67281.510481                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67281.510481                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 67281.510481                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67281.510481                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1225826                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16113973                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16113973                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5036367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5036367                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 313922961500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 313922961500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21150340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21150340                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.238122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.238122                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62331.232315                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62331.232315                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3846439                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3846439                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1189928                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1189928                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  81032106500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  81032106500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056260                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056260                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68098.327378                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68098.327378                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1071127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1071127                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       298905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       298905                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  17784495314                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  17784495314                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1370032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1370032                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.218174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.218174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 59498.821746                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59498.821746                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       232781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       232781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66124                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3476969303                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3476969303                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048265                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048265                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 52582.561596                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52582.561596                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47472                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47472                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          874                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          874                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     41023000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     41023000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48346                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018078                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018078                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46937.070938                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46937.070938                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          213                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          213                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          661                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          661                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     24116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     24116000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013672                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013672                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36484.114977                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36484.114977                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42817                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42817                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     32698000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     32698000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.107645                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.107645                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6330.687318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6330.687318                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5066                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5066                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     27674000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     27674000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.105581                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.105581                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5462.692460                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5462.692460                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       710000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       710000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       668000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       668000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1628                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1628                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2796                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2796                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63283000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63283000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4424                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4424                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.632007                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.632007                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22633.404864                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22633.404864                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2793                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2793                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     60476500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     60476500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.631329                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.631329                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21652.882206                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21652.882206                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.420891                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18545469                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1247627                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.864594                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.420891                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.981903                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981903                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46489848                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46489848                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68274825000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2582557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       817798                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2237946                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5724686                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4492787                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24527                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10462                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          34989                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140700                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140701                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131376                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2451180                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          175                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          175                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4012087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3720736                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8126879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13956864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    169397248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2854656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156977728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              343186496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10663322                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26674432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13350365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.185732                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.415740                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11014973     82.51%     82.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2191210     16.41%     98.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 144166      1.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13350365                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5402255044                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2028973392                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163725773                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1883366042                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33699007                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
