TimeQuest Timing Analyzer report for WaveformGenerator
Mon Aug 24 15:21:56 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'FrequencyRegulator:inst4|clk_div'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'FrequencyRegulator:inst4|clk_div'
 15. Slow Model Minimum Pulse Width: 'FrequencyRegulator:inst4|clk_div'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'FrequencyRegulator:inst4|clk_div'
 29. Fast Model Setup: 'clk'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'FrequencyRegulator:inst4|clk_div'
 32. Fast Model Minimum Pulse Width: 'FrequencyRegulator:inst4|clk_div'
 33. Fast Model Minimum Pulse Width: 'clk'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; WaveformGenerator                                                 ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AF256A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                             ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; Clock Name                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                              ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+
; clk                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                              ;
; FrequencyRegulator:inst4|clk_div ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FrequencyRegulator:inst4|clk_div } ;
+----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------+


+------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                ;
+------------+-----------------+----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                       ; Note ;
+------------+-----------------+----------------------------------+------+
; 113.2 MHz  ; 113.2 MHz       ; FrequencyRegulator:inst4|clk_div ;      ;
; 309.79 MHz ; 309.79 MHz      ; clk                              ;      ;
+------------+-----------------+----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------+
; Slow Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; FrequencyRegulator:inst4|clk_div ; -7.834 ; -224.337      ;
; clk                              ; -2.228 ; -19.263       ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk                              ; -2.421 ; -2.421        ;
; FrequencyRegulator:inst4|clk_div ; 0.460  ; 0.000         ;
+----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; FrequencyRegulator:inst4|clk_div ; -1.814 ; -165.432      ;
; clk                              ; -1.631 ; -12.629       ;
+----------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                              ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -7.834 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.864      ;
; -7.798 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.834      ;
; -7.731 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.774      ;
; -7.673 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.703      ;
; -7.646 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.676      ;
; -7.637 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.673      ;
; -7.630 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.660      ;
; -7.610 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.646      ;
; -7.594 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.630      ;
; -7.570 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.613      ;
; -7.543 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.586      ;
; -7.527 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.570      ;
; -7.524 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.554      ;
; -7.488 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.524      ;
; -7.421 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.464      ;
; -7.401 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.431      ;
; -7.365 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.401      ;
; -7.311 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.341      ;
; -7.298 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.341      ;
; -7.275 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.311      ;
; -7.234 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.264      ;
; -7.230 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.260      ;
; -7.208 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.251      ;
; -7.198 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.234      ;
; -7.194 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.230      ;
; -7.190 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.220      ;
; -7.176 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.219      ;
; -7.154 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.190      ;
; -7.152 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.182      ;
; -7.131 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.174      ;
; -7.127 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.170      ;
; -7.118 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.148      ;
; -7.116 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.152      ;
; -7.087 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.130      ;
; -7.082 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.118      ;
; -7.077 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 8.105      ;
; -7.066 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.096      ;
; -7.049 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.092      ;
; -7.030 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.066      ;
; -7.026 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.056      ;
; -7.026 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 8.056      ;
; -7.015 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.058      ;
; -7.015 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.058      ;
; -6.990 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 8.026      ;
; -6.988 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.031      ;
; -6.972 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.015      ;
; -6.963 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 8.006      ;
; -6.953 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.983      ;
; -6.944 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.974      ;
; -6.923 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.966      ;
; -6.916 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 7.944      ;
; -6.908 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.944      ;
; -6.889 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 7.917      ;
; -6.880 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.910      ;
; -6.873 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 7.901      ;
; -6.866 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.909      ;
; -6.865 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.895      ;
; -6.844 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.880      ;
; -6.841 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.884      ;
; -6.838 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.868      ;
; -6.836 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.866      ;
; -6.827 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.857      ;
; -6.822 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.852      ;
; -6.800 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.836      ;
; -6.792 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.822      ;
; -6.791 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.827      ;
; -6.777 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.820      ;
; -6.767 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 7.795      ;
; -6.765 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.795      ;
; -6.749 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.779      ;
; -6.743 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.786      ;
; -6.733 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.776      ;
; -6.724 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.767      ;
; -6.716 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.746      ;
; -6.712 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[0] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.748      ;
; -6.681 ; waveform_generator:inst|full_wave:fw|pre_sine[8]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.711      ;
; -6.653 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.696      ;
; -6.645 ; waveform_generator:inst|full_wave:fw|pre_sine[8]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.681      ;
; -6.644 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 7.672      ;
; -6.643 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.673      ;
; -6.593 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.623      ;
; -6.578 ; waveform_generator:inst|full_wave:fw|pre_sine[8]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.621      ;
; -6.576 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.619      ;
; -6.572 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.615      ;
; -6.558 ; waveform_generator:inst|full_wave:fw|pre_sine[9]    ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.588      ;
; -6.554 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 7.582      ;
; -6.551 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[0] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.587      ;
; -6.532 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.575      ;
; -6.524 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[0] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.560      ;
; -6.522 ; waveform_generator:inst|full_wave:fw|pre_sine[9]    ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.558      ;
; -6.520 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[1] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.550      ;
; -6.518 ; waveform_generator:inst|full_wave:fw|pre_sine[10]   ; waveform_generator:inst|wave_out[7] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.548      ;
; -6.508 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[0] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.544      ;
; -6.503 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[2] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 7.533      ;
; -6.494 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.537      ;
; -6.482 ; waveform_generator:inst|full_wave:fw|pre_sine[10]   ; waveform_generator:inst|wave_out[5] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 7.518      ;
; -6.477 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 7.505      ;
; -6.473 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[3] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 7.501      ;
; -6.460 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[4] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.503      ;
; -6.455 ; waveform_generator:inst|full_wave:fw|pre_sine[9]    ; waveform_generator:inst|wave_out[6] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 7.498      ;
+--------+-----------------------------------------------------+-------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.228 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.267      ;
; -2.228 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.267      ;
; -2.228 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.267      ;
; -2.228 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.267      ;
; -2.228 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.267      ;
; -2.228 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.267      ;
; -2.228 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.267      ;
; -2.228 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.267      ;
; -2.183 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.222      ;
; -2.183 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.222      ;
; -2.183 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.222      ;
; -2.183 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.222      ;
; -2.183 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.222      ;
; -2.183 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.222      ;
; -2.183 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.222      ;
; -2.183 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.222      ;
; -2.072 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.111      ;
; -2.072 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.111      ;
; -2.072 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.111      ;
; -2.072 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.111      ;
; -2.072 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.111      ;
; -2.072 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.111      ;
; -2.072 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.111      ;
; -2.072 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.111      ;
; -2.052 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.091      ;
; -2.052 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.091      ;
; -2.052 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.091      ;
; -2.052 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.091      ;
; -2.052 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.091      ;
; -2.052 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.091      ;
; -2.052 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.091      ;
; -2.052 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.091      ;
; -2.032 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.071      ;
; -2.032 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.071      ;
; -2.032 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.071      ;
; -2.032 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.071      ;
; -2.032 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.071      ;
; -2.032 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.071      ;
; -2.032 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.071      ;
; -2.032 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.071      ;
; -2.031 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.070      ;
; -2.031 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.070      ;
; -2.031 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.070      ;
; -2.031 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.070      ;
; -2.031 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.070      ;
; -2.031 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.070      ;
; -2.031 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.070      ;
; -2.031 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.070      ;
; -2.012 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.051      ;
; -2.012 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.051      ;
; -2.012 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.051      ;
; -2.012 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.051      ;
; -2.012 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.051      ;
; -2.012 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.051      ;
; -2.012 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.051      ;
; -2.012 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 3.051      ;
; -1.697 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.697 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.697 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.697 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.697 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.697 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.697 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.697 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.736      ;
; -1.439 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.478      ;
; -1.394 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.433      ;
; -1.283 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.322      ;
; -1.263 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.302      ;
; -1.243 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.282      ;
; -1.242 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.281      ;
; -1.223 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 2.262      ;
; -0.908 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.947      ;
; 2.664  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 0.500        ; 2.595      ; 0.756      ;
; 3.164  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 1.000        ; 2.595      ; 0.756      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                   ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -2.421 ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 0.000        ; 2.595      ; 0.756      ;
; -1.921 ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; -0.500       ; 2.595      ; 0.756      ;
; 1.012  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.308      ;
; 1.020  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.316      ;
; 1.020  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.316      ;
; 1.055  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.351      ;
; 1.056  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.352      ;
; 1.238  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.534      ;
; 1.241  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.537      ;
; 1.279  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.575      ;
; 1.459  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.755      ;
; 1.467  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.763      ;
; 1.467  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.763      ;
; 1.503  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.799      ;
; 1.504  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.800      ;
; 1.549  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.845      ;
; 1.549  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.845      ;
; 1.585  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.881      ;
; 1.586  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.882      ;
; 1.631  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.927      ;
; 1.631  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.927      ;
; 1.651  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.947      ;
; 1.667  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.963      ;
; 1.668  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.964      ;
; 1.685  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.981      ;
; 1.713  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.009      ;
; 1.749  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.045      ;
; 1.750  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.046      ;
; 1.767  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.063      ;
; 1.791  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.087      ;
; 1.795  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.091      ;
; 1.831  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.127      ;
; 1.873  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.169      ;
; 1.913  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.209      ;
; 1.955  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.251      ;
; 1.966  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.262      ;
; 1.985  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.281      ;
; 1.986  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.282      ;
; 2.006  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.302      ;
; 2.026  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.322      ;
; 2.037  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.333      ;
; 2.119  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.415      ;
; 2.137  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.433      ;
; 2.182  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.478      ;
; 2.201  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.497      ;
; 2.283  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.579      ;
; 2.440  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.736      ;
; 2.440  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.736      ;
; 2.440  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.736      ;
; 2.440  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.736      ;
; 2.440  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.736      ;
; 2.440  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.736      ;
; 2.440  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 2.736      ;
; 2.755  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.051      ;
; 2.774  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.070      ;
; 2.774  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.070      ;
; 2.795  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.091      ;
; 2.795  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.091      ;
; 2.795  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.091      ;
; 2.795  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.091      ;
; 2.795  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.091      ;
; 2.795  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.091      ;
; 2.815  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.111      ;
; 2.815  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.111      ;
; 2.815  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.111      ;
; 2.815  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.111      ;
; 2.926  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.222      ;
; 2.926  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.222      ;
; 2.926  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.222      ;
; 2.971  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.267      ;
; 2.971  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.267      ;
; 2.971  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.267      ;
; 2.971  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.267      ;
; 2.971  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 3.267      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.460 ; waveform_generator:inst|sineSquare_wave:sw4|toggle    ; waveform_generator:inst|sineSquare_wave:sw4|toggle                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.756      ;
; 0.670 ; counter_1:inst1|counter_out[9]                        ; counter_1:inst1|counter_out[9]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.966      ;
; 0.688 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|counter[7]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.984      ;
; 0.689 ; waveform_generator:inst|counter[1]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[1]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.985      ;
; 0.692 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.988      ;
; 0.838 ; counter_1:inst1|counter_out[1]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.180      ;
; 0.841 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.137      ;
; 0.849 ; counter_1:inst1|counter_out[2]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.191      ;
; 0.849 ; counter_1:inst1|counter_out[0]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.191      ;
; 0.937 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[7]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.002     ; 1.231      ;
; 0.994 ; waveform_generator:inst|full_wave:fw|pre_cosine[4]    ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.290      ;
; 0.998 ; waveform_generator:inst|full_wave:fw|pre_sine[1]      ; waveform_generator:inst|full_wave:fw|pre_sine[1]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.294      ;
; 0.999 ; waveform_generator:inst|full_wave:fw|pre_sine[9]      ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.295      ;
; 0.999 ; waveform_generator:inst|full_wave:fw|pre_sine[11]     ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.295      ;
; 1.003 ; waveform_generator:inst|full_wave:fw|pre_cosine[14]   ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.299      ;
; 1.003 ; waveform_generator:inst|full_wave:fw|pre_cosine[0]    ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.299      ;
; 1.003 ; waveform_generator:inst|full_wave:fw|pre_cosine[1]    ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.299      ;
; 1.004 ; waveform_generator:inst|full_wave:fw|pre_sine[7]      ; waveform_generator:inst|full_wave:fw|pre_sine[7]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.300      ;
; 1.004 ; waveform_generator:inst|full_wave:fw|pre_sine[2]      ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.300      ;
; 1.004 ; waveform_generator:inst|full_wave:fw|pre_sine[4]      ; waveform_generator:inst|full_wave:fw|pre_sine[4]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.300      ;
; 1.008 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.304      ;
; 1.008 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]    ; waveform_generator:inst|full_wave:fw|pre_cosine[7]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.304      ;
; 1.009 ; waveform_generator:inst|full_wave:fw|pre_sine[13]     ; waveform_generator:inst|full_wave:fw|pre_sine[13]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.305      ;
; 1.012 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_cosine[9]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.308      ;
; 1.012 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.308      ;
; 1.014 ; waveform_generator:inst|full_wave:fw|pre_sine[14]     ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.310      ;
; 1.017 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[5]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.313      ;
; 1.019 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[0]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.315      ;
; 1.023 ; counter_1:inst1|counter_out[5]                        ; counter_1:inst1|counter_out[5]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.319      ;
; 1.024 ; counter_1:inst1|counter_out[0]                        ; counter_1:inst1|counter_out[0]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.320      ;
; 1.024 ; counter_1:inst1|counter_out[7]                        ; counter_1:inst1|counter_out[7]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.320      ;
; 1.025 ; counter_1:inst1|counter_out[3]                        ; counter_1:inst1|counter_out[3]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.321      ;
; 1.031 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.327      ;
; 1.031 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.327      ;
; 1.032 ; waveform_generator:inst|counter[3]                    ; waveform_generator:inst|counter[3]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.328      ;
; 1.039 ; waveform_generator:inst|counter[1]                    ; waveform_generator:inst|counter[1]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.335      ;
; 1.040 ; waveform_generator:inst|counter[5]                    ; waveform_generator:inst|counter[5]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.336      ;
; 1.040 ; waveform_generator:inst|counter[6]                    ; waveform_generator:inst|counter[6]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.336      ;
; 1.044 ; waveform_generator:inst|full_wave:fw|pre_cosine[3]    ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.340      ;
; 1.045 ; waveform_generator:inst|full_wave:fw|pre_sine[3]      ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.341      ;
; 1.045 ; waveform_generator:inst|full_wave:fw|pre_sine[5]      ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.341      ;
; 1.047 ; waveform_generator:inst|full_wave:fw|pre_cosine[5]    ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.343      ;
; 1.047 ; waveform_generator:inst|full_wave:fw|pre_sine[12]     ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.343      ;
; 1.047 ; waveform_generator:inst|full_wave:fw|pre_sine[10]     ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.343      ;
; 1.048 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.344      ;
; 1.048 ; waveform_generator:inst|full_wave:fw|pre_sine[8]      ; waveform_generator:inst|full_wave:fw|pre_sine[8]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.344      ;
; 1.048 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]    ; waveform_generator:inst|full_wave:fw|pre_cosine[8]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.344      ;
; 1.048 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[1]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.344      ;
; 1.049 ; waveform_generator:inst|full_wave:fw|pre_sine[6]      ; waveform_generator:inst|full_wave:fw|pre_sine[6]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.345      ;
; 1.057 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]    ; waveform_generator:inst|full_wave:fw|pre_cosine[6]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.353      ;
; 1.061 ; counter_1:inst1|counter_out[2]                        ; counter_1:inst1|counter_out[2]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.357      ;
; 1.063 ; counter_1:inst1|counter_out[4]                        ; counter_1:inst1|counter_out[4]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.359      ;
; 1.064 ; counter_1:inst1|counter_out[6]                        ; counter_1:inst1|counter_out[6]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.360      ;
; 1.070 ; counter_1:inst1|counter_out[1]                        ; counter_1:inst1|counter_out[1]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.366      ;
; 1.073 ; waveform_generator:inst|counter[4]                    ; waveform_generator:inst|counter[4]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.369      ;
; 1.075 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|counter[0]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.371      ;
; 1.075 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|counter[2]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.371      ;
; 1.169 ; counter_1:inst1|counter_out[5]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.511      ;
; 1.174 ; counter_1:inst1|counter_out[6]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.516      ;
; 1.176 ; counter_1:inst1|counter_out[8]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.518      ;
; 1.179 ; counter_1:inst1|counter_out[4]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.521      ;
; 1.184 ; counter_1:inst1|counter_out[0]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.083      ; 1.525      ;
; 1.190 ; counter_1:inst1|counter_out[4]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.083      ; 1.531      ;
; 1.191 ; counter_1:inst1|counter_out[3]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.533      ;
; 1.196 ; counter_1:inst1|counter_out[2]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.083      ; 1.537      ;
; 1.240 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]    ; waveform_generator:inst|full_wave:fw|pre_sine[0]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.536      ;
; 1.240 ; waveform_generator:inst|full_wave:fw|pre_cosine[10]   ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.536      ;
; 1.244 ; waveform_generator:inst|full_wave:fw|pre_cosine[14]   ; waveform_generator:inst|full_wave:fw|pre_sine[8]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.540      ;
; 1.249 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.545      ;
; 1.252 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.548      ;
; 1.254 ; counter_1:inst1|counter_out[8]                        ; counter_1:inst1|counter_out[8]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.550      ;
; 1.254 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_sine[6]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.550      ;
; 1.274 ; waveform_generator:inst|full_wave:fw|pre_cosine[2]    ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.570      ;
; 1.280 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[13]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.576      ;
; 1.281 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.577      ;
; 1.281 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.577      ;
; 1.282 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.578      ;
; 1.284 ; waveform_generator:inst|full_wave:fw|pre_sine[0]      ; waveform_generator:inst|full_wave:fw|pre_sine[0]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.580      ;
; 1.296 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]    ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.592      ;
; 1.297 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_sine[7]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.593      ;
; 1.325 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[0]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.002     ; 1.619      ;
; 1.388 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[1]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.006     ; 1.678      ;
; 1.446 ; waveform_generator:inst|full_wave:fw|pre_cosine[4]    ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.742      ;
; 1.448 ; counter_1:inst1|counter_out[7]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.084      ; 1.790      ;
; 1.450 ; waveform_generator:inst|full_wave:fw|pre_cosine[0]    ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.746      ;
; 1.450 ; waveform_generator:inst|full_wave:fw|pre_sine[1]      ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.746      ;
; 1.450 ; waveform_generator:inst|full_wave:fw|pre_cosine[1]    ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.746      ;
; 1.451 ; waveform_generator:inst|full_wave:fw|pre_sine[11]     ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.747      ;
; 1.451 ; waveform_generator:inst|full_wave:fw|pre_sine[9]      ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.747      ;
; 1.451 ; waveform_generator:inst|full_wave:fw|pre_sine[2]      ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.747      ;
; 1.451 ; waveform_generator:inst|full_wave:fw|pre_sine[4]      ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.747      ;
; 1.455 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.751      ;
; 1.459 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.755      ;
; 1.459 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.755      ;
; 1.461 ; waveform_generator:inst|full_wave:fw|pre_sine[13]     ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.757      ;
; 1.470 ; counter_1:inst1|counter_out[5]                        ; counter_1:inst1|counter_out[6]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.766      ;
; 1.471 ; counter_1:inst1|counter_out[0]                        ; counter_1:inst1|counter_out[1]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.767      ;
; 1.471 ; counter_1:inst1|counter_out[7]                        ; counter_1:inst1|counter_out[8]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.767      ;
; 1.479 ; waveform_generator:inst|counter[3]                    ; waveform_generator:inst|counter[4]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.775      ;
; 1.486 ; waveform_generator:inst|counter[1]                    ; waveform_generator:inst|counter[2]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 1.782      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg9 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[0]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[0]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[1]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[1]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[2]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[2]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[3]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[3]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[4]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[4]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[5]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[5]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[6]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[6]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[7]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[7]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[8]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[8]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[9]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[9]                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[5]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[5]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[6]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[6]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[7]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[7]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                               ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|clk_div  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|clk_div  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|clk_div|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|clk_div|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[7]|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; 9.783 ; 9.783 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; 9.535 ; 9.535 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; 6.149 ; 6.149 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; 9.783 ; 9.783 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; 2.791 ; 2.791 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; 9.042 ; 9.042 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; 9.042 ; 9.042 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; 8.958 ; 8.958 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; 8.421 ; 8.421 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; 8.609 ; 8.609 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; 8.662 ; 8.662 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; 7.778 ; 7.778 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; 4.048 ; 4.048 ; Rise       ; clk                              ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; -1.752 ; -1.752 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; -5.200 ; -5.200 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; -1.752 ; -1.752 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; -5.016 ; -5.016 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; -0.822 ; -0.822 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; -2.070 ; -2.070 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; -6.554 ; -6.554 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; -6.491 ; -6.491 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; -5.954 ; -5.954 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; -6.142 ; -6.142 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; -6.195 ; -6.195 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; -5.707 ; -5.707 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; -2.070 ; -2.070 ; Rise       ; clk                              ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port  ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------+----------------------------------+--------+--------+------------+----------------------------------+
; result[*]  ; FrequencyRegulator:inst4|clk_div ; 11.563 ; 11.563 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[0] ; FrequencyRegulator:inst4|clk_div ; 11.168 ; 11.168 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[1] ; FrequencyRegulator:inst4|clk_div ; 11.273 ; 11.273 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[2] ; FrequencyRegulator:inst4|clk_div ; 11.206 ; 11.206 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[3] ; FrequencyRegulator:inst4|clk_div ; 11.004 ; 11.004 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[4] ; FrequencyRegulator:inst4|clk_div ; 11.563 ; 11.563 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[5] ; FrequencyRegulator:inst4|clk_div ; 11.543 ; 11.543 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[6] ; FrequencyRegulator:inst4|clk_div ; 11.534 ; 11.534 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[7] ; FrequencyRegulator:inst4|clk_div ; 11.221 ; 11.221 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+------------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port  ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+
; result[*]  ; FrequencyRegulator:inst4|clk_div ; 7.263 ; 7.263 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[0] ; FrequencyRegulator:inst4|clk_div ; 7.351 ; 7.351 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[1] ; FrequencyRegulator:inst4|clk_div ; 7.635 ; 7.635 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[2] ; FrequencyRegulator:inst4|clk_div ; 7.610 ; 7.610 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[3] ; FrequencyRegulator:inst4|clk_div ; 8.942 ; 8.942 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[4] ; FrequencyRegulator:inst4|clk_div ; 7.304 ; 7.304 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[5] ; FrequencyRegulator:inst4|clk_div ; 7.362 ; 7.362 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[6] ; FrequencyRegulator:inst4|clk_div ; 7.745 ; 7.745 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[7] ; FrequencyRegulator:inst4|clk_div ; 7.263 ; 7.263 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; result[0]   ; 11.596 ; 11.596 ; 11.596 ; 11.596 ;
; SW[8]      ; result[1]   ; 12.139 ; 12.139 ; 12.139 ; 12.139 ;
; SW[8]      ; result[2]   ; 12.083 ; 12.083 ; 12.083 ; 12.083 ;
; SW[8]      ; result[3]   ; 11.753 ; 11.753 ; 11.753 ; 11.753 ;
; SW[8]      ; result[4]   ; 12.123 ; 12.123 ; 12.123 ; 12.123 ;
; SW[8]      ; result[5]   ; 11.349 ; 11.349 ; 11.349 ; 11.349 ;
; SW[8]      ; result[6]   ; 11.751 ; 11.751 ; 11.751 ; 11.751 ;
; SW[8]      ; result[7]   ; 11.795 ; 11.795 ; 11.795 ; 11.795 ;
; SW[9]      ; result[0]   ; 8.256  ; 8.256  ; 8.256  ; 8.256  ;
; SW[9]      ; result[1]   ; 8.799  ; 8.799  ; 8.799  ; 8.799  ;
; SW[9]      ; result[2]   ; 8.743  ; 8.743  ; 8.743  ; 8.743  ;
; SW[9]      ; result[3]   ; 8.413  ; 8.413  ; 8.413  ; 8.413  ;
; SW[9]      ; result[4]   ; 8.783  ; 8.783  ; 8.783  ; 8.783  ;
; SW[9]      ; result[5]   ; 8.009  ; 8.009  ; 8.009  ; 8.009  ;
; SW[9]      ; result[6]   ; 8.411  ; 8.411  ; 8.411  ; 8.411  ;
; SW[9]      ; result[7]   ; 8.455  ; 8.455  ; 8.455  ; 8.455  ;
; SW[10]     ; result[0]   ; 11.813 ; 11.813 ; 11.813 ; 11.813 ;
; SW[10]     ; result[1]   ; 12.356 ; 12.356 ; 12.356 ; 12.356 ;
; SW[10]     ; result[2]   ; 12.300 ; 12.300 ; 12.300 ; 12.300 ;
; SW[10]     ; result[3]   ; 11.970 ; 11.970 ; 11.970 ; 11.970 ;
; SW[10]     ; result[4]   ; 12.340 ; 12.340 ; 12.340 ; 12.340 ;
; SW[10]     ; result[5]   ; 11.566 ; 11.566 ; 11.566 ; 11.566 ;
; SW[10]     ; result[6]   ; 11.968 ; 11.968 ; 11.968 ; 11.968 ;
; SW[10]     ; result[7]   ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; result[0]   ; 11.596 ; 11.596 ; 11.596 ; 11.596 ;
; SW[8]      ; result[1]   ; 12.139 ; 12.139 ; 12.139 ; 12.139 ;
; SW[8]      ; result[2]   ; 12.083 ; 12.083 ; 12.083 ; 12.083 ;
; SW[8]      ; result[3]   ; 11.753 ; 11.753 ; 11.753 ; 11.753 ;
; SW[8]      ; result[4]   ; 12.123 ; 12.123 ; 12.123 ; 12.123 ;
; SW[8]      ; result[5]   ; 11.349 ; 11.349 ; 11.349 ; 11.349 ;
; SW[8]      ; result[6]   ; 11.751 ; 11.751 ; 11.751 ; 11.751 ;
; SW[8]      ; result[7]   ; 11.795 ; 11.795 ; 11.795 ; 11.795 ;
; SW[9]      ; result[0]   ; 8.256  ; 8.256  ; 8.256  ; 8.256  ;
; SW[9]      ; result[1]   ; 8.799  ; 8.799  ; 8.799  ; 8.799  ;
; SW[9]      ; result[2]   ; 8.743  ; 8.743  ; 8.743  ; 8.743  ;
; SW[9]      ; result[3]   ; 8.413  ; 8.413  ; 8.413  ; 8.413  ;
; SW[9]      ; result[4]   ; 8.783  ; 8.783  ; 8.783  ; 8.783  ;
; SW[9]      ; result[5]   ; 8.009  ; 8.009  ; 8.009  ; 8.009  ;
; SW[9]      ; result[6]   ; 8.411  ; 8.411  ; 8.411  ; 8.411  ;
; SW[9]      ; result[7]   ; 8.455  ; 8.455  ; 8.455  ; 8.455  ;
; SW[10]     ; result[0]   ; 11.813 ; 11.813 ; 11.813 ; 11.813 ;
; SW[10]     ; result[1]   ; 12.356 ; 12.356 ; 12.356 ; 12.356 ;
; SW[10]     ; result[2]   ; 12.300 ; 12.300 ; 12.300 ; 12.300 ;
; SW[10]     ; result[3]   ; 11.970 ; 11.970 ; 11.970 ; 11.970 ;
; SW[10]     ; result[4]   ; 12.340 ; 12.340 ; 12.340 ; 12.340 ;
; SW[10]     ; result[5]   ; 11.566 ; 11.566 ; 11.566 ; 11.566 ;
; SW[10]     ; result[6]   ; 11.968 ; 11.968 ; 11.968 ; 11.968 ;
; SW[10]     ; result[7]   ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
+------------+-------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Fast Model Setup Summary                                  ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; FrequencyRegulator:inst4|clk_div ; -2.008 ; -32.104       ;
; clk                              ; -0.190 ; -1.520        ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast Model Hold Summary                                   ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; clk                              ; -1.278 ; -1.278        ;
; FrequencyRegulator:inst4|clk_div ; 0.203  ; 0.000         ;
+----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; FrequencyRegulator:inst4|clk_div ; -1.423 ; -132.920      ;
; clk                              ; -1.380 ; -10.380       ;
+----------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                                              ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.008 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 3.029      ;
; -1.980 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 3.006      ;
; -1.950 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.972      ;
; -1.944 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.977      ;
; -1.937 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.958      ;
; -1.922 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.943      ;
; -1.922 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.949      ;
; -1.909 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.935      ;
; -1.894 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.920      ;
; -1.890 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.911      ;
; -1.886 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.920      ;
; -1.873 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.906      ;
; -1.862 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.888      ;
; -1.858 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.891      ;
; -1.844 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.865      ;
; -1.826 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.848      ;
; -1.826 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.859      ;
; -1.816 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.842      ;
; -1.798 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.825      ;
; -1.793 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.826      ;
; -1.793 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.815      ;
; -1.780 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.813      ;
; -1.775 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.796      ;
; -1.770 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.792      ;
; -1.765 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.792      ;
; -1.762 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.796      ;
; -1.747 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.773      ;
; -1.742 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.769      ;
; -1.741 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.762      ;
; -1.739 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.760      ;
; -1.735 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.769      ;
; -1.729 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.763      ;
; -1.725 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.747      ;
; -1.722 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.755      ;
; -1.719 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[3]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 2.738      ;
; -1.713 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.739      ;
; -1.712 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.733      ;
; -1.711 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.744      ;
; -1.707 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.740      ;
; -1.706 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.740      ;
; -1.705 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[1]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.726      ;
; -1.703 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.725      ;
; -1.697 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.724      ;
; -1.684 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.710      ;
; -1.681 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.703      ;
; -1.677 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.710      ;
; -1.675 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.702      ;
; -1.675 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.708      ;
; -1.669 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.691      ;
; -1.668 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.689      ;
; -1.661 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.695      ;
; -1.661 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[3]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.010     ; 2.681      ;
; -1.658 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|wave_out[0]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.684      ;
; -1.653 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.674      ;
; -1.648 ; waveform_generator:inst|full_wave:fw|pre_cosine[13] ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.681      ;
; -1.648 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[3]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 2.667      ;
; -1.647 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[1]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.669      ;
; -1.641 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.668      ;
; -1.639 ; waveform_generator:inst|full_wave:fw|pre_sine[5]    ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.673      ;
; -1.634 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[1]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.655      ;
; -1.633 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[3]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 2.652      ;
; -1.629 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.662      ;
; -1.621 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.642      ;
; -1.619 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[1]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.640      ;
; -1.618 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.640      ;
; -1.611 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.632      ;
; -1.611 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.645      ;
; -1.606 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.628      ;
; -1.605 ; waveform_generator:inst|full_wave:fw|pre_sine[6]    ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.639      ;
; -1.601 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[3]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 2.620      ;
; -1.600 ; waveform_generator:inst|full_wave:fw|pre_sine[0]    ; waveform_generator:inst|wave_out[0]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.627      ;
; -1.590 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.617      ;
; -1.587 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[1]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.608      ;
; -1.587 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]  ; waveform_generator:inst|wave_out[0]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.613      ;
; -1.583 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.609      ;
; -1.578 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.605      ;
; -1.578 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.612      ;
; -1.575 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.596      ;
; -1.572 ; waveform_generator:inst|full_wave:fw|pre_cosine[10] ; waveform_generator:inst|wave_out[0]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.598      ;
; -1.560 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.593      ;
; -1.557 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.579      ;
; -1.555 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.589      ;
; -1.555 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[3]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.011     ; 2.574      ;
; -1.554 ; waveform_generator:inst|full_wave:fw|pre_sine[7]    ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.588      ;
; -1.547 ; waveform_generator:inst|full_wave:fw|pre_cosine[14] ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.580      ;
; -1.543 ; waveform_generator:inst|full_wave:fw|pre_sine[8]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.565      ;
; -1.542 ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; waveform_generator:inst|wave_out[6]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.576      ;
; -1.541 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]  ; waveform_generator:inst|wave_out[1]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.562      ;
; -1.540 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]  ; waveform_generator:inst|wave_out[0]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.004     ; 2.566      ;
; -1.537 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[3]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.010     ; 2.557      ;
; -1.526 ; waveform_generator:inst|full_wave:fw|pre_cosine[12] ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.003      ; 2.559      ;
; -1.524 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.546      ;
; -1.523 ; waveform_generator:inst|full_wave:fw|pre_sine[1]    ; waveform_generator:inst|wave_out[1]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.545      ;
; -1.515 ; waveform_generator:inst|full_wave:fw|pre_sine[8]    ; waveform_generator:inst|wave_out[5]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.003     ; 2.542      ;
; -1.513 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]  ; waveform_generator:inst|full_wave:fw|pre_cosine[15] ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.001     ; 2.542      ;
; -1.510 ; waveform_generator:inst|full_wave:fw|pre_sine[4]    ; waveform_generator:inst|wave_out[4]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; 0.004      ; 2.544      ;
; -1.506 ; waveform_generator:inst|full_wave:fw|pre_cosine[11] ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.009     ; 2.527      ;
; -1.504 ; waveform_generator:inst|full_wave:fw|pre_sine[2]    ; waveform_generator:inst|wave_out[3]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.010     ; 2.524      ;
; -1.501 ; waveform_generator:inst|full_wave:fw|pre_sine[3]    ; waveform_generator:inst|wave_out[2]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.523      ;
; -1.498 ; waveform_generator:inst|full_wave:fw|pre_sine[9]    ; waveform_generator:inst|wave_out[7]                 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 1.000        ; -0.008     ; 2.520      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                  ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.190 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.190 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.190 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.190 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.190 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.190 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.190 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.190 ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.220      ;
; -0.179 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.179 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.179 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.179 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.179 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.179 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.179 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.179 ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.209      ;
; -0.151 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.181      ;
; -0.151 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.181      ;
; -0.151 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.181      ;
; -0.151 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.181      ;
; -0.151 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.181      ;
; -0.151 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.181      ;
; -0.151 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.181      ;
; -0.151 ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.181      ;
; -0.146 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.176      ;
; -0.146 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.176      ;
; -0.146 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.176      ;
; -0.146 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.176      ;
; -0.146 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.176      ;
; -0.146 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.176      ;
; -0.146 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.176      ;
; -0.146 ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.176      ;
; -0.135 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.165      ;
; -0.135 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.165      ;
; -0.135 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.165      ;
; -0.135 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.165      ;
; -0.135 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.165      ;
; -0.135 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.165      ;
; -0.135 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.165      ;
; -0.135 ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.165      ;
; -0.134 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.164      ;
; -0.134 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.164      ;
; -0.134 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.164      ;
; -0.134 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.164      ;
; -0.134 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.164      ;
; -0.134 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.164      ;
; -0.134 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.164      ;
; -0.134 ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.164      ;
; -0.123 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.153      ;
; -0.123 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.153      ;
; -0.123 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.153      ;
; -0.123 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.153      ;
; -0.123 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.153      ;
; -0.123 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.153      ;
; -0.123 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.153      ;
; -0.123 ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.153      ;
; -0.012 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.042      ;
; -0.012 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.042      ;
; -0.012 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.042      ;
; -0.012 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.042      ;
; -0.012 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.042      ;
; -0.012 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.042      ;
; -0.012 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.042      ;
; -0.012 ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 1.000        ; 0.000      ; 1.042      ;
; 0.149  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.881      ;
; 0.160  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.870      ;
; 0.188  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.842      ;
; 0.193  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.837      ;
; 0.204  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.826      ;
; 0.205  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.825      ;
; 0.216  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.814      ;
; 0.327  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 1.000        ; 0.000      ; 0.703      ;
; 1.660  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 0.500        ; 1.346      ; 0.351      ;
; 2.160  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 1.000        ; 1.346      ; 0.351      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                   ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -1.278 ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; 0.000        ; 1.346      ; 0.351      ;
; -0.778 ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div  ; FrequencyRegulator:inst4|clk_div ; clk         ; -0.500       ; 1.346      ; 0.351      ;
; 0.343  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.491      ;
; 0.345  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.493      ;
; 0.346  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.494      ;
; 0.355  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.503      ;
; 0.356  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.504      ;
; 0.413  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.561      ;
; 0.424  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.572      ;
; 0.424  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.572      ;
; 0.475  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.623      ;
; 0.477  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.625      ;
; 0.478  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.626      ;
; 0.488  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.636      ;
; 0.489  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.637      ;
; 0.511  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.659      ;
; 0.512  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.660      ;
; 0.522  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.670      ;
; 0.523  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.671      ;
; 0.545  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.693      ;
; 0.545  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.693      ;
; 0.546  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.694      ;
; 0.555  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.703      ;
; 0.556  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.704      ;
; 0.557  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.705      ;
; 0.579  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.727      ;
; 0.579  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.727      ;
; 0.590  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.738      ;
; 0.591  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.739      ;
; 0.609  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.757      ;
; 0.613  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.761      ;
; 0.624  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.772      ;
; 0.643  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.791      ;
; 0.658  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.806      ;
; 0.666  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.814      ;
; 0.677  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.825      ;
; 0.677  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.825      ;
; 0.678  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.826      ;
; 0.689  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.837      ;
; 0.694  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.842      ;
; 0.711  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.859      ;
; 0.722  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.870      ;
; 0.733  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|clk_div  ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.881      ;
; 0.745  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.893      ;
; 0.779  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.927      ;
; 0.813  ; FrequencyRegulator:inst4|count[0] ; FrequencyRegulator:inst4|count[7] ; clk                              ; clk         ; 0.000        ; 0.000      ; 0.961      ;
; 0.894  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.042      ;
; 0.894  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.042      ;
; 0.894  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.042      ;
; 0.894  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.042      ;
; 0.894  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.042      ;
; 0.894  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.042      ;
; 0.894  ; FrequencyRegulator:inst4|count[7] ; FrequencyRegulator:inst4|count[6] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.042      ;
; 1.005  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.153      ;
; 1.005  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.153      ;
; 1.005  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.153      ;
; 1.005  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.153      ;
; 1.005  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.153      ;
; 1.005  ; FrequencyRegulator:inst4|count[6] ; FrequencyRegulator:inst4|count[5] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.153      ;
; 1.016  ; FrequencyRegulator:inst4|count[1] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.164      ;
; 1.017  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.165      ;
; 1.017  ; FrequencyRegulator:inst4|count[2] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.165      ;
; 1.028  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.176      ;
; 1.028  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.176      ;
; 1.028  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.176      ;
; 1.028  ; FrequencyRegulator:inst4|count[4] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.176      ;
; 1.061  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.061  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.061  ; FrequencyRegulator:inst4|count[3] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.209      ;
; 1.072  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[0] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 1.072  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[1] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 1.072  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[2] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 1.072  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[3] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.220      ;
; 1.072  ; FrequencyRegulator:inst4|count[5] ; FrequencyRegulator:inst4|count[4] ; clk                              ; clk         ; 0.000        ; 0.000      ; 1.220      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                    ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.203 ; waveform_generator:inst|sineSquare_wave:sw4|toggle    ; waveform_generator:inst|sineSquare_wave:sw4|toggle                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.351      ;
; 0.236 ; counter_1:inst1|counter_out[9]                        ; counter_1:inst1|counter_out[9]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.384      ;
; 0.245 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|counter[7]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.393      ;
; 0.248 ; waveform_generator:inst|counter[1]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[1]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.396      ;
; 0.249 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.397      ;
; 0.271 ; counter_1:inst1|counter_out[1]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.463      ;
; 0.277 ; counter_1:inst1|counter_out[2]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.469      ;
; 0.277 ; counter_1:inst1|counter_out[0]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.469      ;
; 0.294 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[2]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.442      ;
; 0.337 ; waveform_generator:inst|full_wave:fw|pre_cosine[4]    ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.485      ;
; 0.338 ; waveform_generator:inst|full_wave:fw|pre_sine[1]      ; waveform_generator:inst|full_wave:fw|pre_sine[1]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.486      ;
; 0.338 ; waveform_generator:inst|full_wave:fw|pre_cosine[1]    ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.486      ;
; 0.339 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.487      ;
; 0.339 ; waveform_generator:inst|full_wave:fw|pre_sine[7]      ; waveform_generator:inst|full_wave:fw|pre_sine[7]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.487      ;
; 0.339 ; waveform_generator:inst|full_wave:fw|pre_cosine[14]   ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.487      ;
; 0.339 ; waveform_generator:inst|full_wave:fw|pre_sine[9]      ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.487      ;
; 0.339 ; waveform_generator:inst|full_wave:fw|pre_sine[11]     ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.487      ;
; 0.339 ; waveform_generator:inst|full_wave:fw|pre_cosine[7]    ; waveform_generator:inst|full_wave:fw|pre_cosine[7]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.487      ;
; 0.339 ; waveform_generator:inst|full_wave:fw|pre_sine[2]      ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.487      ;
; 0.339 ; waveform_generator:inst|full_wave:fw|pre_sine[4]      ; waveform_generator:inst|full_wave:fw|pre_sine[4]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.487      ;
; 0.341 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_cosine[9]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.489      ;
; 0.341 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.489      ;
; 0.341 ; waveform_generator:inst|full_wave:fw|pre_cosine[0]    ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.489      ;
; 0.344 ; waveform_generator:inst|full_wave:fw|pre_sine[13]     ; waveform_generator:inst|full_wave:fw|pre_sine[13]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.492      ;
; 0.344 ; waveform_generator:inst|full_wave:fw|pre_sine[14]     ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.492      ;
; 0.344 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[5]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.492      ;
; 0.346 ; counter_1:inst1|counter_out[5]                        ; counter_1:inst1|counter_out[5]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.494      ;
; 0.346 ; counter_1:inst1|counter_out[7]                        ; counter_1:inst1|counter_out[7]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.494      ;
; 0.346 ; waveform_generator:inst|square_wave:sw2|square_out[0] ; waveform_generator:inst|wave_out[0]                                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.494      ;
; 0.347 ; counter_1:inst1|counter_out[0]                        ; counter_1:inst1|counter_out[0]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.495      ;
; 0.348 ; counter_1:inst1|counter_out[3]                        ; counter_1:inst1|counter_out[3]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.496      ;
; 0.349 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.497      ;
; 0.349 ; waveform_generator:inst|full_wave:fw|pre_sine[8]      ; waveform_generator:inst|full_wave:fw|pre_sine[8]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.497      ;
; 0.349 ; waveform_generator:inst|full_wave:fw|pre_sine[10]     ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.497      ;
; 0.349 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]    ; waveform_generator:inst|full_wave:fw|pre_cosine[8]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.497      ;
; 0.349 ; waveform_generator:inst|full_wave:fw|pre_sine[3]      ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.497      ;
; 0.349 ; waveform_generator:inst|full_wave:fw|pre_cosine[3]    ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.497      ;
; 0.350 ; waveform_generator:inst|full_wave:fw|pre_sine[12]     ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.498      ;
; 0.350 ; waveform_generator:inst|full_wave:fw|pre_sine[6]      ; waveform_generator:inst|full_wave:fw|pre_sine[6]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.498      ;
; 0.350 ; waveform_generator:inst|full_wave:fw|pre_sine[5]      ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.498      ;
; 0.350 ; waveform_generator:inst|full_wave:fw|pre_cosine[5]    ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.498      ;
; 0.350 ; waveform_generator:inst|counter[3]                    ; waveform_generator:inst|counter[3]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.498      ;
; 0.350 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.498      ;
; 0.351 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.499      ;
; 0.352 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]    ; waveform_generator:inst|full_wave:fw|pre_cosine[6]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.500      ;
; 0.352 ; waveform_generator:inst|counter[1]                    ; waveform_generator:inst|counter[1]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.500      ;
; 0.352 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[7]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.002     ; 0.498      ;
; 0.353 ; waveform_generator:inst|counter[5]                    ; waveform_generator:inst|counter[5]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.501      ;
; 0.353 ; waveform_generator:inst|counter[6]                    ; waveform_generator:inst|counter[6]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.501      ;
; 0.356 ; counter_1:inst1|counter_out[2]                        ; counter_1:inst1|counter_out[2]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.504      ;
; 0.356 ; counter_1:inst1|counter_out[4]                        ; counter_1:inst1|counter_out[4]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.504      ;
; 0.357 ; counter_1:inst1|counter_out[6]                        ; counter_1:inst1|counter_out[6]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.505      ;
; 0.359 ; counter_1:inst1|counter_out[1]                        ; counter_1:inst1|counter_out[1]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; waveform_generator:inst|counter[7]                    ; waveform_generator:inst|triangle_wave:tw|triangle_out[1]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.507      ;
; 0.360 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|counter[0]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.508      ;
; 0.362 ; waveform_generator:inst|counter[4]                    ; waveform_generator:inst|counter[4]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.510      ;
; 0.363 ; waveform_generator:inst|counter[2]                    ; waveform_generator:inst|counter[2]                                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.511      ;
; 0.390 ; counter_1:inst1|counter_out[0]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.056      ; 0.581      ;
; 0.392 ; counter_1:inst1|counter_out[5]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.584      ;
; 0.395 ; counter_1:inst1|counter_out[8]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.587      ;
; 0.395 ; counter_1:inst1|counter_out[6]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.587      ;
; 0.397 ; counter_1:inst1|counter_out[2]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.056      ; 0.588      ;
; 0.400 ; counter_1:inst1|counter_out[4]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.592      ;
; 0.404 ; counter_1:inst1|counter_out[3]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.057      ; 0.596      ;
; 0.406 ; counter_1:inst1|counter_out[4]                        ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.056      ; 0.597      ;
; 0.418 ; waveform_generator:inst|full_wave:fw|pre_cosine[6]    ; waveform_generator:inst|full_wave:fw|pre_sine[0]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.001     ; 0.565      ;
; 0.418 ; waveform_generator:inst|full_wave:fw|pre_cosine[10]   ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.566      ;
; 0.418 ; waveform_generator:inst|full_wave:fw|pre_cosine[14]   ; waveform_generator:inst|full_wave:fw|pre_sine[8]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.001     ; 0.565      ;
; 0.419 ; counter_1:inst1|counter_out[8]                        ; counter_1:inst1|counter_out[8]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.567      ;
; 0.422 ; waveform_generator:inst|full_wave:fw|pre_cosine[2]    ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.570      ;
; 0.423 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_sine[6]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.001     ; 0.570      ;
; 0.423 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.001     ; 0.570      ;
; 0.424 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.001     ; 0.571      ;
; 0.427 ; waveform_generator:inst|full_wave:fw|pre_sine[0]      ; waveform_generator:inst|full_wave:fw|pre_sine[0]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.575      ;
; 0.432 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_sine[7]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.001     ; 0.579      ;
; 0.435 ; waveform_generator:inst|full_wave:fw|pre_cosine[8]    ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.001     ; 0.582      ;
; 0.445 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[13]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.593      ;
; 0.445 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.593      ;
; 0.446 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.594      ;
; 0.446 ; waveform_generator:inst|full_wave:fw|pre_cosine[15]   ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.594      ;
; 0.449 ; waveform_generator:inst|counter[0]                    ; waveform_generator:inst|rhomboid_wave:rw|rhomboid_out[0]                                                   ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; -0.002     ; 0.595      ;
; 0.469 ; waveform_generator:inst|full_wave:fw|pre_cosine[4]    ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.617      ;
; 0.470 ; waveform_generator:inst|full_wave:fw|pre_cosine[0]    ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.618      ;
; 0.470 ; waveform_generator:inst|full_wave:fw|pre_sine[1]      ; waveform_generator:inst|full_wave:fw|pre_sine[2]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.618      ;
; 0.470 ; waveform_generator:inst|full_wave:fw|pre_cosine[1]    ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.618      ;
; 0.471 ; waveform_generator:inst|full_wave:fw|pre_cosine[13]   ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.619      ;
; 0.471 ; waveform_generator:inst|full_wave:fw|pre_sine[9]      ; waveform_generator:inst|full_wave:fw|pre_sine[10]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.619      ;
; 0.471 ; waveform_generator:inst|full_wave:fw|pre_sine[2]      ; waveform_generator:inst|full_wave:fw|pre_sine[3]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.619      ;
; 0.471 ; waveform_generator:inst|full_wave:fw|pre_sine[11]     ; waveform_generator:inst|full_wave:fw|pre_sine[12]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.619      ;
; 0.471 ; waveform_generator:inst|full_wave:fw|pre_sine[4]      ; waveform_generator:inst|full_wave:fw|pre_sine[5]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.619      ;
; 0.473 ; waveform_generator:inst|full_wave:fw|pre_cosine[11]   ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.621      ;
; 0.473 ; waveform_generator:inst|full_wave:fw|pre_cosine[9]    ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.621      ;
; 0.476 ; waveform_generator:inst|full_wave:fw|pre_sine[13]     ; waveform_generator:inst|full_wave:fw|pre_sine[14]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.624      ;
; 0.478 ; counter_1:inst1|counter_out[5]                        ; counter_1:inst1|counter_out[6]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.626      ;
; 0.478 ; counter_1:inst1|counter_out[7]                        ; counter_1:inst1|counter_out[8]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.626      ;
; 0.479 ; counter_1:inst1|counter_out[0]                        ; counter_1:inst1|counter_out[1]                                                                             ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.627      ;
; 0.482 ; waveform_generator:inst|full_wave:fw|pre_cosine[3]    ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.630      ;
; 0.482 ; waveform_generator:inst|full_wave:fw|pre_cosine[12]   ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.630      ;
; 0.482 ; waveform_generator:inst|full_wave:fw|pre_sine[8]      ; waveform_generator:inst|full_wave:fw|pre_sine[9]                                                           ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.630      ;
; 0.482 ; waveform_generator:inst|full_wave:fw|pre_sine[10]     ; waveform_generator:inst|full_wave:fw|pre_sine[11]                                                          ; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 0.000        ; 0.000      ; 0.630      ;
+-------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FrequencyRegulator:inst4|clk_div'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; ROM_1:inst2|altsyncram:altsyncram_component|altsyncram_e781:auto_generated|ram_block1a4~porta_address_reg9 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[0]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[1]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[2]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[3]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[4]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[5]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[6]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[7]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[8]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; counter_1:inst1|counter_out[9]                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|counter[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[0]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[10]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[11]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[12]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[13]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[14]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[15]                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[1]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[2]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[3]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[4]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; FrequencyRegulator:inst4|clk_div ; Rise       ; waveform_generator:inst|full_wave:fw|pre_cosine[5]                                                         ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|clk_div  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|clk_div  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Rise       ; FrequencyRegulator:inst4|count[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Rise       ; FrequencyRegulator:inst4|count[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|clk_div|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|clk_div|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst4|count[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|count[7]|clk                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; 3.954 ; 3.954 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; 3.830 ; 3.830 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; 1.972 ; 1.972 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; 3.954 ; 3.954 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; 0.905 ; 0.905 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; 3.658 ; 3.658 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; 3.658 ; 3.658 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; 3.614 ; 3.614 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; 3.408 ; 3.408 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; 3.461 ; 3.461 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; 3.485 ; 3.485 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; 3.206 ; 3.206 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; 1.133 ; 1.133 ; Rise       ; clk                              ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; -0.419 ; -0.419 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; -2.353 ; -2.353 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; -0.419 ; -0.419 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; -2.312 ; -2.312 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; -0.147 ; -0.147 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; -0.380 ; -0.380 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; -2.720 ; -2.720 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; -2.713 ; -2.713 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; -2.507 ; -2.507 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; -2.560 ; -2.560 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; -2.584 ; -2.584 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; -2.403 ; -2.403 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; -0.380 ; -0.380 ; Rise       ; clk                              ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port  ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+
; result[*]  ; FrequencyRegulator:inst4|clk_div ; 5.419 ; 5.419 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[0] ; FrequencyRegulator:inst4|clk_div ; 5.275 ; 5.275 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[1] ; FrequencyRegulator:inst4|clk_div ; 5.322 ; 5.322 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[2] ; FrequencyRegulator:inst4|clk_div ; 5.292 ; 5.292 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[3] ; FrequencyRegulator:inst4|clk_div ; 5.258 ; 5.258 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[4] ; FrequencyRegulator:inst4|clk_div ; 5.419 ; 5.419 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[5] ; FrequencyRegulator:inst4|clk_div ; 5.393 ; 5.393 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[6] ; FrequencyRegulator:inst4|clk_div ; 5.402 ; 5.402 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[7] ; FrequencyRegulator:inst4|clk_div ; 5.281 ; 5.281 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port  ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+
; result[*]  ; FrequencyRegulator:inst4|clk_div ; 3.299 ; 3.299 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[0] ; FrequencyRegulator:inst4|clk_div ; 3.327 ; 3.327 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[1] ; FrequencyRegulator:inst4|clk_div ; 3.425 ; 3.425 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[2] ; FrequencyRegulator:inst4|clk_div ; 3.397 ; 3.397 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[3] ; FrequencyRegulator:inst4|clk_div ; 3.970 ; 3.970 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[4] ; FrequencyRegulator:inst4|clk_div ; 3.335 ; 3.335 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[5] ; FrequencyRegulator:inst4|clk_div ; 3.358 ; 3.358 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[6] ; FrequencyRegulator:inst4|clk_div ; 3.451 ; 3.451 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[7] ; FrequencyRegulator:inst4|clk_div ; 3.299 ; 3.299 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; result[0]   ; 5.341 ; 5.341 ; 5.341 ; 5.341 ;
; SW[8]      ; result[1]   ; 5.541 ; 5.541 ; 5.541 ; 5.541 ;
; SW[8]      ; result[2]   ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; SW[8]      ; result[3]   ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; SW[8]      ; result[4]   ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; SW[8]      ; result[5]   ; 5.264 ; 5.264 ; 5.264 ; 5.264 ;
; SW[8]      ; result[6]   ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; SW[8]      ; result[7]   ; 5.410 ; 5.410 ; 5.410 ; 5.410 ;
; SW[9]      ; result[0]   ; 3.508 ; 3.508 ; 3.508 ; 3.508 ;
; SW[9]      ; result[1]   ; 3.708 ; 3.708 ; 3.708 ; 3.708 ;
; SW[9]      ; result[2]   ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; SW[9]      ; result[3]   ; 3.603 ; 3.603 ; 3.603 ; 3.603 ;
; SW[9]      ; result[4]   ; 3.705 ; 3.705 ; 3.705 ; 3.705 ;
; SW[9]      ; result[5]   ; 3.431 ; 3.431 ; 3.431 ; 3.431 ;
; SW[9]      ; result[6]   ; 3.582 ; 3.582 ; 3.582 ; 3.582 ;
; SW[9]      ; result[7]   ; 3.577 ; 3.577 ; 3.577 ; 3.577 ;
; SW[10]     ; result[0]   ; 5.470 ; 5.470 ; 5.470 ; 5.470 ;
; SW[10]     ; result[1]   ; 5.670 ; 5.670 ; 5.670 ; 5.670 ;
; SW[10]     ; result[2]   ; 5.625 ; 5.625 ; 5.625 ; 5.625 ;
; SW[10]     ; result[3]   ; 5.565 ; 5.565 ; 5.565 ; 5.565 ;
; SW[10]     ; result[4]   ; 5.667 ; 5.667 ; 5.667 ; 5.667 ;
; SW[10]     ; result[5]   ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; SW[10]     ; result[6]   ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; SW[10]     ; result[7]   ; 5.539 ; 5.539 ; 5.539 ; 5.539 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; result[0]   ; 5.341 ; 5.341 ; 5.341 ; 5.341 ;
; SW[8]      ; result[1]   ; 5.541 ; 5.541 ; 5.541 ; 5.541 ;
; SW[8]      ; result[2]   ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; SW[8]      ; result[3]   ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; SW[8]      ; result[4]   ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; SW[8]      ; result[5]   ; 5.264 ; 5.264 ; 5.264 ; 5.264 ;
; SW[8]      ; result[6]   ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; SW[8]      ; result[7]   ; 5.410 ; 5.410 ; 5.410 ; 5.410 ;
; SW[9]      ; result[0]   ; 3.508 ; 3.508 ; 3.508 ; 3.508 ;
; SW[9]      ; result[1]   ; 3.708 ; 3.708 ; 3.708 ; 3.708 ;
; SW[9]      ; result[2]   ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; SW[9]      ; result[3]   ; 3.603 ; 3.603 ; 3.603 ; 3.603 ;
; SW[9]      ; result[4]   ; 3.705 ; 3.705 ; 3.705 ; 3.705 ;
; SW[9]      ; result[5]   ; 3.431 ; 3.431 ; 3.431 ; 3.431 ;
; SW[9]      ; result[6]   ; 3.582 ; 3.582 ; 3.582 ; 3.582 ;
; SW[9]      ; result[7]   ; 3.577 ; 3.577 ; 3.577 ; 3.577 ;
; SW[10]     ; result[0]   ; 5.470 ; 5.470 ; 5.470 ; 5.470 ;
; SW[10]     ; result[1]   ; 5.670 ; 5.670 ; 5.670 ; 5.670 ;
; SW[10]     ; result[2]   ; 5.625 ; 5.625 ; 5.625 ; 5.625 ;
; SW[10]     ; result[3]   ; 5.565 ; 5.565 ; 5.565 ; 5.565 ;
; SW[10]     ; result[4]   ; 5.667 ; 5.667 ; 5.667 ; 5.667 ;
; SW[10]     ; result[5]   ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; SW[10]     ; result[6]   ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; SW[10]     ; result[7]   ; 5.539 ; 5.539 ; 5.539 ; 5.539 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                  ; -7.834   ; -2.421 ; N/A      ; N/A     ; -1.814              ;
;  FrequencyRegulator:inst4|clk_div ; -7.834   ; 0.203  ; N/A      ; N/A     ; -1.814              ;
;  clk                              ; -2.228   ; -2.421 ; N/A      ; N/A     ; -1.631              ;
; Design-wide TNS                   ; -243.6   ; -2.421 ; 0.0      ; 0.0     ; -178.061            ;
;  FrequencyRegulator:inst4|clk_div ; -224.337 ; 0.000  ; N/A      ; N/A     ; -165.432            ;
;  clk                              ; -19.263  ; -2.421 ; N/A      ; N/A     ; -12.629             ;
+-----------------------------------+----------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; 9.783 ; 9.783 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; 9.535 ; 9.535 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; 6.149 ; 6.149 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; 9.783 ; 9.783 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; 2.791 ; 2.791 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; 9.042 ; 9.042 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; 9.042 ; 9.042 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; 8.958 ; 8.958 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; 8.421 ; 8.421 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; 8.609 ; 8.609 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; 8.662 ; 8.662 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; 7.778 ; 7.778 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; 4.048 ; 4.048 ; Rise       ; clk                              ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+
; SW[*]     ; FrequencyRegulator:inst4|clk_div ; -0.419 ; -0.419 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[8]    ; FrequencyRegulator:inst4|clk_div ; -2.353 ; -2.353 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[9]    ; FrequencyRegulator:inst4|clk_div ; -0.419 ; -0.419 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  SW[10]   ; FrequencyRegulator:inst4|clk_div ; -2.312 ; -2.312 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; rst       ; FrequencyRegulator:inst4|clk_div ; -0.147 ; -0.147 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
; SW[*]     ; clk                              ; -0.380 ; -0.380 ; Rise       ; clk                              ;
;  SW[1]    ; clk                              ; -2.720 ; -2.720 ; Rise       ; clk                              ;
;  SW[2]    ; clk                              ; -2.713 ; -2.713 ; Rise       ; clk                              ;
;  SW[3]    ; clk                              ; -2.507 ; -2.507 ; Rise       ; clk                              ;
;  SW[4]    ; clk                              ; -2.560 ; -2.560 ; Rise       ; clk                              ;
;  SW[5]    ; clk                              ; -2.584 ; -2.584 ; Rise       ; clk                              ;
;  SW[6]    ; clk                              ; -2.403 ; -2.403 ; Rise       ; clk                              ;
;  SW[7]    ; clk                              ; -0.380 ; -0.380 ; Rise       ; clk                              ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port  ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------+----------------------------------+--------+--------+------------+----------------------------------+
; result[*]  ; FrequencyRegulator:inst4|clk_div ; 11.563 ; 11.563 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[0] ; FrequencyRegulator:inst4|clk_div ; 11.168 ; 11.168 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[1] ; FrequencyRegulator:inst4|clk_div ; 11.273 ; 11.273 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[2] ; FrequencyRegulator:inst4|clk_div ; 11.206 ; 11.206 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[3] ; FrequencyRegulator:inst4|clk_div ; 11.004 ; 11.004 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[4] ; FrequencyRegulator:inst4|clk_div ; 11.563 ; 11.563 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[5] ; FrequencyRegulator:inst4|clk_div ; 11.543 ; 11.543 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[6] ; FrequencyRegulator:inst4|clk_div ; 11.534 ; 11.534 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[7] ; FrequencyRegulator:inst4|clk_div ; 11.221 ; 11.221 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+------------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port  ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+
; result[*]  ; FrequencyRegulator:inst4|clk_div ; 3.299 ; 3.299 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[0] ; FrequencyRegulator:inst4|clk_div ; 3.327 ; 3.327 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[1] ; FrequencyRegulator:inst4|clk_div ; 3.425 ; 3.425 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[2] ; FrequencyRegulator:inst4|clk_div ; 3.397 ; 3.397 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[3] ; FrequencyRegulator:inst4|clk_div ; 3.970 ; 3.970 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[4] ; FrequencyRegulator:inst4|clk_div ; 3.335 ; 3.335 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[5] ; FrequencyRegulator:inst4|clk_div ; 3.358 ; 3.358 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[6] ; FrequencyRegulator:inst4|clk_div ; 3.451 ; 3.451 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
;  result[7] ; FrequencyRegulator:inst4|clk_div ; 3.299 ; 3.299 ; Rise       ; FrequencyRegulator:inst4|clk_div ;
+------------+----------------------------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; result[0]   ; 11.596 ; 11.596 ; 11.596 ; 11.596 ;
; SW[8]      ; result[1]   ; 12.139 ; 12.139 ; 12.139 ; 12.139 ;
; SW[8]      ; result[2]   ; 12.083 ; 12.083 ; 12.083 ; 12.083 ;
; SW[8]      ; result[3]   ; 11.753 ; 11.753 ; 11.753 ; 11.753 ;
; SW[8]      ; result[4]   ; 12.123 ; 12.123 ; 12.123 ; 12.123 ;
; SW[8]      ; result[5]   ; 11.349 ; 11.349 ; 11.349 ; 11.349 ;
; SW[8]      ; result[6]   ; 11.751 ; 11.751 ; 11.751 ; 11.751 ;
; SW[8]      ; result[7]   ; 11.795 ; 11.795 ; 11.795 ; 11.795 ;
; SW[9]      ; result[0]   ; 8.256  ; 8.256  ; 8.256  ; 8.256  ;
; SW[9]      ; result[1]   ; 8.799  ; 8.799  ; 8.799  ; 8.799  ;
; SW[9]      ; result[2]   ; 8.743  ; 8.743  ; 8.743  ; 8.743  ;
; SW[9]      ; result[3]   ; 8.413  ; 8.413  ; 8.413  ; 8.413  ;
; SW[9]      ; result[4]   ; 8.783  ; 8.783  ; 8.783  ; 8.783  ;
; SW[9]      ; result[5]   ; 8.009  ; 8.009  ; 8.009  ; 8.009  ;
; SW[9]      ; result[6]   ; 8.411  ; 8.411  ; 8.411  ; 8.411  ;
; SW[9]      ; result[7]   ; 8.455  ; 8.455  ; 8.455  ; 8.455  ;
; SW[10]     ; result[0]   ; 11.813 ; 11.813 ; 11.813 ; 11.813 ;
; SW[10]     ; result[1]   ; 12.356 ; 12.356 ; 12.356 ; 12.356 ;
; SW[10]     ; result[2]   ; 12.300 ; 12.300 ; 12.300 ; 12.300 ;
; SW[10]     ; result[3]   ; 11.970 ; 11.970 ; 11.970 ; 11.970 ;
; SW[10]     ; result[4]   ; 12.340 ; 12.340 ; 12.340 ; 12.340 ;
; SW[10]     ; result[5]   ; 11.566 ; 11.566 ; 11.566 ; 11.566 ;
; SW[10]     ; result[6]   ; 11.968 ; 11.968 ; 11.968 ; 11.968 ;
; SW[10]     ; result[7]   ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; result[0]   ; 5.341 ; 5.341 ; 5.341 ; 5.341 ;
; SW[8]      ; result[1]   ; 5.541 ; 5.541 ; 5.541 ; 5.541 ;
; SW[8]      ; result[2]   ; 5.496 ; 5.496 ; 5.496 ; 5.496 ;
; SW[8]      ; result[3]   ; 5.436 ; 5.436 ; 5.436 ; 5.436 ;
; SW[8]      ; result[4]   ; 5.538 ; 5.538 ; 5.538 ; 5.538 ;
; SW[8]      ; result[5]   ; 5.264 ; 5.264 ; 5.264 ; 5.264 ;
; SW[8]      ; result[6]   ; 5.415 ; 5.415 ; 5.415 ; 5.415 ;
; SW[8]      ; result[7]   ; 5.410 ; 5.410 ; 5.410 ; 5.410 ;
; SW[9]      ; result[0]   ; 3.508 ; 3.508 ; 3.508 ; 3.508 ;
; SW[9]      ; result[1]   ; 3.708 ; 3.708 ; 3.708 ; 3.708 ;
; SW[9]      ; result[2]   ; 3.663 ; 3.663 ; 3.663 ; 3.663 ;
; SW[9]      ; result[3]   ; 3.603 ; 3.603 ; 3.603 ; 3.603 ;
; SW[9]      ; result[4]   ; 3.705 ; 3.705 ; 3.705 ; 3.705 ;
; SW[9]      ; result[5]   ; 3.431 ; 3.431 ; 3.431 ; 3.431 ;
; SW[9]      ; result[6]   ; 3.582 ; 3.582 ; 3.582 ; 3.582 ;
; SW[9]      ; result[7]   ; 3.577 ; 3.577 ; 3.577 ; 3.577 ;
; SW[10]     ; result[0]   ; 5.470 ; 5.470 ; 5.470 ; 5.470 ;
; SW[10]     ; result[1]   ; 5.670 ; 5.670 ; 5.670 ; 5.670 ;
; SW[10]     ; result[2]   ; 5.625 ; 5.625 ; 5.625 ; 5.625 ;
; SW[10]     ; result[3]   ; 5.565 ; 5.565 ; 5.565 ; 5.565 ;
; SW[10]     ; result[4]   ; 5.667 ; 5.667 ; 5.667 ; 5.667 ;
; SW[10]     ; result[5]   ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; SW[10]     ; result[6]   ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; SW[10]     ; result[7]   ; 5.539 ; 5.539 ; 5.539 ; 5.539 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                 ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk                              ; clk                              ; 108      ; 0        ; 0        ; 0        ;
; FrequencyRegulator:inst4|clk_div ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 11605    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                  ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; clk                              ; clk                              ; 108      ; 0        ; 0        ; 0        ;
; FrequencyRegulator:inst4|clk_div ; clk                              ; 1        ; 1        ; 0        ; 0        ;
; FrequencyRegulator:inst4|clk_div ; FrequencyRegulator:inst4|clk_div ; 11605    ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 180   ; 180  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 24 15:21:54 2020
Info: Command: quartus_sta WaveformGenerator -c WaveformGenerator
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'WaveformGenerator.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FrequencyRegulator:inst4|clk_div FrequencyRegulator:inst4|clk_div
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.834
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.834      -224.337 FrequencyRegulator:inst4|clk_div 
    Info (332119):    -2.228       -19.263 clk 
Info (332146): Worst-case hold slack is -2.421
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.421        -2.421 clk 
    Info (332119):     0.460         0.000 FrequencyRegulator:inst4|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -165.432 FrequencyRegulator:inst4|clk_div 
    Info (332119):    -1.631       -12.629 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.008       -32.104 FrequencyRegulator:inst4|clk_div 
    Info (332119):    -0.190        -1.520 clk 
Info (332146): Worst-case hold slack is -1.278
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.278        -1.278 clk 
    Info (332119):     0.203         0.000 FrequencyRegulator:inst4|clk_div 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -132.920 FrequencyRegulator:inst4|clk_div 
    Info (332119):    -1.380       -10.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Mon Aug 24 15:21:56 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


