{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515869579806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515869579811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 13 13:52:59 2018 " "Processing started: Sat Jan 13 13:52:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515869579811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515869579811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515869579811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1515869580350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1515869580351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab1_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep_lab1_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab1_top " "Found entity 1: LogicalStep_Lab1_top" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515869590200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515869590200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_gates-simple_gates " "Found design unit 1: VHDL_gates-simple_gates" {  } { { "VHDL_gates.vhd" "" { Text "D:/ECE-124/Lab1/VHDL_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515869590604 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_gates " "Found entity 1: VHDL_gates" {  } { { "VHDL_gates.vhd" "" { Text "D:/ECE-124/Lab1/VHDL_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515869590604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515869590604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polaritychangecontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file polaritychangecontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PolarityChangeControl " "Found entity 1: PolarityChangeControl" {  } { { "PolarityChangeControl.bdf" "" { Schematic "D:/ECE-124/Lab1/PolarityChangeControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515869590606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515869590606 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PolarityChangeControl.vhd " "Can't analyze file -- file PolarityChangeControl.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515869590608 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PolarityChangeControlVHDL.vhd " "Can't analyze file -- file PolarityChangeControlVHDL.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515869590610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_newgates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_newgates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_newGates-new_gates " "Found design unit 1: VHDL_newGates-new_gates" {  } { { "VHDL_newGates.vhd" "" { Text "D:/ECE-124/Lab1/VHDL_newGates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515869590613 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_newGates " "Found entity 1: VHDL_newGates" {  } { { "VHDL_newGates.vhd" "" { Text "D:/ECE-124/Lab1/VHDL_newGates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515869590613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515869590613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab1_top " "Elaborating entity \"LogicalStep_Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515869590652 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "schem_gates inst3 " "Logic function of type schem_gates and instance \"inst3\" is already defined as a signal name or another logic function" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "D:/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { 40 664 872 232 "inst3" "" } { 576 928 960 608 "inst3" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1515869590654 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515869590655 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515869590753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 13 13:53:10 2018 " "Processing ended: Sat Jan 13 13:53:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515869590753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515869590753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515869590753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515869590753 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515869591403 ""}
