{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475377499309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475377499314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 22:04:59 2016 " "Processing started: Sat Oct 01 22:04:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475377499314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475377499314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475377499314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475377499700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDREG LDReg registerFIle.sv(22) " "Verilog HDL Declaration information at registerFIle.sv(22): object \"LDREG\" differs only in case from object \"LDReg\" in the same scope" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475377508922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv 5 5 " "Found 5 design units, including 5 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR2MUX " "Found entity 1: ADDR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder " "Found entity 3: Adder" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""} { "Info" "ISGN_ENTITY_NAME" "4 SR2MUX " "Found entity 4: SR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BR_NZP " "Found entity 1: BR_NZP" {  } { { "../lab06_2/breakNZP.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/breakNZP.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508930 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508934 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475377508936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Test_Bench.sv(82) " "Verilog HDL Expression warning at Test_Bench.sv(82): truncated literal to match 16 bits" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475377508937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_testbench " "Found entity 1: RegFile_testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475377508939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../lab06_2/TestBench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/TestBench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508945 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "inSW SRAM test_memory matching object in present scope is not a port, net, or variable slc3.sv(102) " "SystemVerilog error at slc3.sv(102): can't implicitly connect port \"inSW\" on instance \"SRAM\" of module \"test_memory\" - matching object in present scope is not a port, net, or variable" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 102 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Quartus II" 0 -1 1475377508951 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "inSW SLC3_2.sv(55) " "HDL error at SLC3_2.sv(55): see declaration for object \"inSW\"" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 55 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475377508951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475377508983 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475377509048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 01 22:05:09 2016 " "Processing ended: Sat Oct 01 22:05:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475377509048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475377509048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475377509048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475377509048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475377499309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475377499314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 22:04:59 2016 " "Processing started: Sat Oct 01 22:04:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475377499314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475377499314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SLC_1 -c SLC_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475377499314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475377499700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LDREG LDReg registerFIle.sv(22) " "Verilog HDL Declaration information at registerFIle.sv(22): object \"LDREG\" differs only in case from object \"LDReg\" in the same scope" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1475377508922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../lab06_2/registerFIle.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/registerFIle.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv 5 5 " "Found 5 design units, including 5 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/data_path_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR2MUX " "Found entity 1: ADDR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDR1MUX " "Found entity 2: ADDR1MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder " "Found entity 3: Adder" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""} { "Info" "ISGN_ENTITY_NAME" "4 SR2MUX " "Found entity 4: SR2MUX" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "../lab06_2/data_path_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/data_path_modules.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/breaknzp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BR_NZP " "Found entity 1: BR_NZP" {  } { { "../lab06_2/breakNZP.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/breakNZP.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/tristate.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 2 1 " "Found 2 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508930 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/test_memory.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 0 0 " "Found 0 design units, including 0 entities, in source file slc3_2.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Mem2IO.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508934 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ISDU.sv(68) " "Verilog HDL information at ISDU.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475377508936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/ISDU.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Test_Bench.sv(82) " "Verilog HDL Expression warning at Test_Bench.sv(82): truncated literal to match 16 bits" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1475377508937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_testbench " "Found entity 1: RegFile_testbench" {  } { { "Test_Bench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Test_Bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "standard_modules.sv(62) " "Verilog HDL information at standard_modules.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475377508939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "standard_modules.sv 7 7 " "Found 7 design units, including 7 entities, in source file standard_modules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwoInputMux " "Found entity 1: TwoInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "2 FourInputMux " "Found entity 2: FourInputMux" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder " "Found entity 3: FullAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "4 FlipFlop " "Found entity 4: FlipFlop" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "5 SixteenBitShiftRegister " "Found entity 5: SixteenBitShiftRegister" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "6 SixteenBitRippleAdder " "Found entity 6: SixteenBitRippleAdder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""} { "Info" "ISGN_ENTITY_NAME" "7 four_ripple_adder " "Found entity 7: four_ripple_adder" {  } { { "standard_modules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/standard_modules.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorymodules.sv 7 7 " "Found 7 design units, including 7 entities, in source file memorymodules.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAR " "Found entity 2: MAR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "3 PCR " "Found entity 3: PCR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "4 IR " "Found entity 4: IR" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_INC " "Found entity 5: PC_INC" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "6 MIO_MUX " "Found entity 6: MIO_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""} { "Info" "ISGN_ENTITY_NAME" "7 PC_MUX " "Found entity 7: PC_MUX" {  } { { "MemoryModules.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/MemoryModules.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/Datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /school/university of illinois/ece 385/ece_385/lab06_2/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../lab06_2/TestBench.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_2/TestBench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475377508945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475377508945 ""}
{ "Error" "EVRFX_SV_ILLEGAL_IMPLICIT_PORT_CONNECT" "inSW SRAM test_memory matching object in present scope is not a port, net, or variable slc3.sv(102) " "SystemVerilog error at slc3.sv(102): can't implicitly connect port \"inSW\" on instance \"SRAM\" of module \"test_memory\" - matching object in present scope is not a port, net, or variable" {  } { { "slc3.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/slc3.sv" 102 0 0 } }  } 0 10897 "SystemVerilog error at %5!s!: can't implicitly connect port \"%1!s!\" on instance \"%2!s!\" of module \"%3!s!\" - %4!s!" 0 0 "Quartus II" 0 -1 1475377508951 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "inSW SLC3_2.sv(55) " "HDL error at SLC3_2.sv(55): see declaration for object \"inSW\"" {  } { { "SLC3_2.sv" "" { Text "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/SLC3_2.sv" 55 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475377508951 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg " "Generated suppressed messages file E:/School/University of Illinois/ECE 385/ECE_385/lab06_1/output_files/SLC_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475377508983 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "669 " "Peak virtual memory: 669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475377509048 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 01 22:05:09 2016 " "Processing ended: Sat Oct 01 22:05:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475377509048 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475377509048 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475377509048 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475377509048 ""}
