<stg><name>process_data_Pipeline_frame_chan_loop</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %iChan = alloca i32 1

]]></Node>
<StgValue><ssdm name="iChan"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
newFuncRoot:1 %phi_mul_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:2 %adc_words = alloca i64 1

]]></Node>
<StgValue><ssdm name="adc_words"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i9 0, i9 %iChan

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %iChan_1 = load i9 %iChan

]]></Node>
<StgValue><ssdm name="iChan_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %icmp_ln66 = icmp_eq  i9 %iChan_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:3 %iChan_2 = add i9 %iChan_1, i9 1

]]></Node>
<StgValue><ssdm name="iChan_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln66 = br i1 %icmp_ln66, void %for.inc.split_ifconv, void %for.inc29.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="9">
<![CDATA[
for.inc.split_ifconv:0 %empty = trunc i9 %iChan_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:3 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %iChan_1, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
for.inc.split_ifconv:15 %trunc_ln102 = trunc i9 %iChan_1

]]></Node>
<StgValue><ssdm name="trunc_ln102"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
for.inc.split_ifconv:16 %shl_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln102, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="12">
<![CDATA[
for.inc.split_ifconv:17 %zext_ln102 = zext i12 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split_ifconv:18 %shl_ln102 = shl i9 %iChan_1, i9 1

]]></Node>
<StgValue><ssdm name="shl_ln102"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="9">
<![CDATA[
for.inc.split_ifconv:19 %zext_ln102_1 = zext i9 %shl_ln102

]]></Node>
<StgValue><ssdm name="zext_ln102_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split_ifconv:20 %sub_ln102 = sub i13 %zext_ln102, i13 %zext_ln102_1

]]></Node>
<StgValue><ssdm name="sub_ln102"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="13">
<![CDATA[
for.inc.split_ifconv:21 %first_bit_position = trunc i13 %sub_ln102

]]></Node>
<StgValue><ssdm name="first_bit_position"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split_ifconv:22 %word_index = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln102, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="word_index"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:29 %zext_ln108 = zext i8 %word_index

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:30 %adc_words_addr = getelementptr i32 %adc_words, i64 0, i64 %zext_ln108

]]></Node>
<StgValue><ssdm name="adc_words_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:31 %adc_words_load = load i8 %adc_words_addr

]]></Node>
<StgValue><ssdm name="adc_words_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split_ifconv:35 %add_ln111 = add i8 %word_index, i8 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:36 %zext_ln111 = zext i8 %add_ln111

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:37 %adc_words_addr_1 = getelementptr i32 %adc_words, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="adc_words_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:38 %adc_words_load_1 = load i8 %adc_words_addr_1

]]></Node>
<StgValue><ssdm name="adc_words_load_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.split_ifconv:44 %switch_ln73 = switch i3 %empty, void %arrayidx288.case.7, i3 0, void %arrayidx288.case.0, i3 1, void %arrayidx288.case.1, i3 2, void %arrayidx288.case.2, i3 3, void %arrayidx288.case.3, i3 4, void %arrayidx288.case.4, i3 5, void %arrayidx288.case.5, i3 6, void %arrayidx288.case.6

]]></Node>
<StgValue><ssdm name="switch_ln73"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx288.exit:0 %store_ln66 = store i9 %iChan_2, i9 %iChan

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.exit:1 %br_ln66 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
for.inc29.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split_ifconv:1 %speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln66"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split_ifconv:2 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="5">
<![CDATA[
for.inc.split_ifconv:4 %zext_ln73 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc.split_ifconv:5 %add_ln73 = add i18 %phi_mul_read, i18 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="18">
<![CDATA[
for.inc.split_ifconv:6 %zext_ln73_1 = zext i18 %add_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:7 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:8 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:9 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:10 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:11 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:12 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:13 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split_ifconv:14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, i64 0, i64 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split_ifconv:23 %zext_ln104 = zext i5 %first_bit_position

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="5">
<![CDATA[
for.inc.split_ifconv:24 %zext_ln104_1 = zext i5 %first_bit_position

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:25 %sub_ln106 = sub i6 32, i6 %zext_ln104_1

]]></Node>
<StgValue><ssdm name="sub_ln106"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="6">
<![CDATA[
for.inc.split_ifconv:26 %trunc_ln106 = trunc i6 %sub_ln106

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split_ifconv:27 %icmp_ln106 = icmp_ugt  i6 %sub_ln106, i6 14

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc.split_ifconv:28 %bits_from_first_word = select i1 %icmp_ln106, i4 14, i4 %trunc_ln106

]]></Node>
<StgValue><ssdm name="bits_from_first_word"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:31 %adc_words_load = load i8 %adc_words_addr

]]></Node>
<StgValue><ssdm name="adc_words_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split_ifconv:32 %adc = lshr i32 %adc_words_load, i32 %zext_ln104

]]></Node>
<StgValue><ssdm name="adc"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:33 %trunc_ln108 = trunc i32 %adc

]]></Node>
<StgValue><ssdm name="trunc_ln108"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split_ifconv:34 %icmp_ln110 = icmp_ult  i4 %bits_from_first_word, i4 14

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split_ifconv:38 %adc_words_load_1 = load i8 %adc_words_addr_1

]]></Node>
<StgValue><ssdm name="adc_words_load_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="32">
<![CDATA[
for.inc.split_ifconv:39 %empty_102 = trunc i32 %adc_words_load_1

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="4">
<![CDATA[
for.inc.split_ifconv:40 %bits_from_first_wordcast = zext i4 %bits_from_first_word

]]></Node>
<StgValue><ssdm name="bits_from_first_wordcast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split_ifconv:41 %shl_ln111 = shl i14 %empty_102, i14 %bits_from_first_wordcast

]]></Node>
<StgValue><ssdm name="shl_ln111"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc.split_ifconv:42 %select_ln110 = select i1 %icmp_ln110, i14 %shl_ln111, i14 0

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc.split_ifconv:43 %adc_1 = or i14 %trunc_ln108, i14 %select_ln110

]]></Node>
<StgValue><ssdm name="adc_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.6:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.6:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.5:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.5:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.4:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.4:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.3:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.3:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.2:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.2:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.1:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.1:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.0:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.0:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="14" op_1_bw="18">
<![CDATA[
arrayidx288.case.7:0 %store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx288.case.7:1 %br_ln73 = br void %arrayidx288.exit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
