// Seed: 1686171527
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  always_latch @(id_2) disable id_7;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = 1;
  always force id_5 = 1;
  tri id_8 = id_6, id_9;
  assign id_5 = 1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_2,
      id_9
  );
  always @(posedge id_6 or 1) id_3 <= 1;
  wire id_10;
  assign id_3 = id_3;
endmodule
