

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_ap_0'
================================================================
* Date:           Mon Jul 14 02:16:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.617 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      328|      328|  3.280 us|  3.280 us|  321|  321|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_ap_0  |      326|      326|         8|          1|          1|   320|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     4|       -|       -|    -|
|Expression       |        -|     -|       0|     163|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|     404|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|     404|     268|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_24_1_1_U3  |mul_16s_16s_24_1_1  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U4  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U5  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U6  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U7  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_2_fu_256_p2   |         +|   0|  0|  16|           9|           2|
    |add_ln23_4_fu_267_p2   |         +|   0|  0|  16|           9|           2|
    |add_ln23_6_fu_278_p2   |         +|   0|  0|  16|           9|           3|
    |add_ln23_fu_240_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln25_1_fu_413_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln25_2_fu_423_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln25_fu_400_p2     |         +|   0|  0|  24|          17|          17|
    |icmp_ln17_fu_234_p2    |      icmp|   0|  0|  16|           9|           9|
    |select_ln25_fu_428_p3  |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 163|          91|          64|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_y_1     |   9|          2|    9|         18|
    |y_fu_72                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |OutPadConv0_load_2_reg_560                |  16|   0|   16|          0|
    |OutPadConv0_load_3_reg_565                |  16|   0|   16|          0|
    |OutPadConv0_load_3_reg_565_pp0_iter2_reg  |  16|   0|   16|          0|
    |OutPadConv0_load_4_reg_570                |  16|   0|   16|          0|
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |   1|   0|    1|          0|
    |conv_i_i16_i86_i_cast_reg_486             |  17|   0|   17|          0|
    |p_cast41_cast_cast_reg_481                |  10|   0|   11|          1|
    |sext_ln23_2_cast_reg_511                  |  24|   0|   24|          0|
    |sext_ln23_4_cast_reg_506                  |  24|   0|   24|          0|
    |sext_ln23_6_cast_reg_501                  |  24|   0|   24|          0|
    |sext_ln23_8_cast_reg_496                  |  24|   0|   24|          0|
    |sext_ln23_9_cast_reg_491                  |  24|   0|   24|          0|
    |tmp_s_reg_555                             |  16|   0|   16|          0|
    |tmp_s_reg_555_pp0_iter2_reg               |  16|   0|   16|          0|
    |y_1_reg_516                               |   9|   0|    9|          0|
    |y_fu_72                                   |   9|   0|    9|          0|
    |OutPadConv0_load_4_reg_570                |  64|  32|   16|          0|
    |y_1_reg_516                               |  64|  32|    9|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 404|  64|  302|          1|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_0|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_0|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_0|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_0|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_0|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_0|  return value|
|OutPadConv0_address0  |  out|    9|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_ce0       |  out|    1|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_q0        |   in|   16|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_address1  |  out|    9|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_ce1       |  out|    1|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_q1        |   in|   16|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_address2  |  out|    9|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_ce2       |  out|    1|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_q2        |   in|   16|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_address3  |  out|    9|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_ce3       |  out|    1|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_q3        |   in|   16|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_address4  |  out|    9|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_ce4       |  out|    1|   ap_memory|                 OutPadConv0|         array|
|OutPadConv0_q4        |   in|   16|   ap_memory|                 OutPadConv0|         array|
|sext_ln23_2           |   in|   16|     ap_none|                 sext_ln23_2|        scalar|
|sext_ln23_4           |   in|   16|     ap_none|                 sext_ln23_4|        scalar|
|sext_ln23_6           |   in|   16|     ap_none|                 sext_ln23_6|        scalar|
|sext_ln23_8           |   in|   16|     ap_none|                 sext_ln23_8|        scalar|
|sext_ln23_9           |   in|   16|     ap_none|                 sext_ln23_9|        scalar|
|conv_i_i16_i86_i      |   in|   16|     ap_none|            conv_i_i16_i86_i|        scalar|
|p_cast41_cast         |   in|   10|     ap_none|               p_cast41_cast|        scalar|
|OutConv0_address0     |  out|   11|   ap_memory|                    OutConv0|         array|
|OutConv0_ce0          |  out|    1|   ap_memory|                    OutConv0|         array|
|OutConv0_we0          |  out|    1|   ap_memory|                    OutConv0|         array|
|OutConv0_d0           |  out|   16|   ap_memory|                    OutConv0|         array|
|Weights_load          |   in|   16|     ap_none|                Weights_load|        scalar|
+----------------------+-----+-----+------------+----------------------------+--------------+

