\hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h}{}\doxysection{sysdeps/sparc/fpu/fpu\+\_\+control.h File Reference}
\label{sysdeps_2sparc_2fpu_2fpu__control_8h}\index{sysdeps/sparc/fpu/fpu\_control.h@{sysdeps/sparc/fpu/fpu\_control.h}}
{\ttfamily \#include $<$features.\+h$>$}\newline
{\ttfamily \#include $<$bits/wordsize.\+h$>$}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+IM}}~0x08000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+OM}}~0x04000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+UM}}~0x02000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+ZM}}~0x01000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+PM}}~0x00800000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a794f39e9512b954a887e95466dd88ebe}{\+\_\+\+F\+P\+U\+\_\+\+E\+X\+T\+E\+N\+D\+ED}}~0x00000000     /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a6eac90096cc12acbea4f73e4c66faf24}{\+\_\+\+F\+P\+U\+\_\+\+D\+O\+U\+B\+LE}}~0x20000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a0a7f987b95522dcfd8a5a73904e68043}{\+\_\+\+F\+P\+U\+\_\+80\+B\+IT}}~0x30000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a943af67d7e5b6c2d51db2980b65f9943}{\+\_\+\+F\+P\+U\+\_\+\+S\+I\+N\+G\+LE}}~0x10000000     /$\ast$ D\+O N\+O\+T U\+S\+E $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+D\+O\+WN}}~0xc0000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+UP}}~0x80000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+Z\+E\+RO}}~0x40000000
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+N\+E\+A\+R\+E\+ST}}~0x0        /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}{\+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~0x30300000  /$\ast$ Reserved bits in cw $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}}~0x0
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}{\+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE}}~0x0
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}{\+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW}}(cw)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}st \%\%fsr,\%0\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{tst-fini1mod_8c_aa2e3edb156b8116204fda5c7cd008e98}{m}}\char`\"{} ($\ast$\&cw))
\item 
\#define \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}{\+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW}}(cw)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}ld \%0,\%\%fsr\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{tst-fini1mod_8c_aa2e3edb156b8116204fda5c7cd008e98}{m}}\char`\"{} ($\ast$\&cw))
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned \mbox{\hyperlink{x86__64_2dl-trampoline_8h_a864fea7f31bc2c0f82c60cd4d7949745}{long}} \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a6bda3d4ebe0fb4027e517f8782edde81}{fpu\+\_\+control\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2sparc_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}{\+\_\+\+\_\+fpu\+\_\+control}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a0a7f987b95522dcfd8a5a73904e68043}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a0a7f987b95522dcfd8a5a73904e68043}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_80BIT@{\_FPU\_80BIT}}
\index{\_FPU\_80BIT@{\_FPU\_80BIT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_80BIT}{\_FPU\_80BIT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+80\+B\+IT~0x30000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DEFAULT@{\_FPU\_DEFAULT}}
\index{\_FPU\_DEFAULT@{\_FPU\_DEFAULT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DEFAULT}{\_FPU\_DEFAULT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT~0x0}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a6eac90096cc12acbea4f73e4c66faf24}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a6eac90096cc12acbea4f73e4c66faf24}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DOUBLE@{\_FPU\_DOUBLE}}
\index{\_FPU\_DOUBLE@{\_FPU\_DOUBLE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DOUBLE}{\_FPU\_DOUBLE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+O\+U\+B\+LE~0x20000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a794f39e9512b954a887e95466dd88ebe}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a794f39e9512b954a887e95466dd88ebe}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_EXTENDED@{\_FPU\_EXTENDED}}
\index{\_FPU\_EXTENDED@{\_FPU\_EXTENDED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_EXTENDED}{\_FPU\_EXTENDED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+E\+X\+T\+E\+N\+D\+ED~0x00000000     /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_GETCW@{\_FPU\_GETCW}}
\index{\_FPU\_GETCW@{\_FPU\_GETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_GETCW}{\_FPU\_GETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}st \%\%fsr,\%0\char`\"{} \+: \char`\"{}=\mbox{\hyperlink{tst-fini1mod_8c_aa2e3edb156b8116204fda5c7cd008e98}{m}}\char`\"{} ($\ast$\&cw))}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_IEEE@{\_FPU\_IEEE}}
\index{\_FPU\_IEEE@{\_FPU\_IEEE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_IEEE}{\_FPU\_IEEE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE~0x0}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_IM@{\_FPU\_MASK\_IM}}
\index{\_FPU\_MASK\_IM@{\_FPU\_MASK\_IM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_IM}{\_FPU\_MASK\_IM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+IM~0x08000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_OM@{\_FPU\_MASK\_OM}}
\index{\_FPU\_MASK\_OM@{\_FPU\_MASK\_OM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_OM}{\_FPU\_MASK\_OM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+OM~0x04000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a89f037d5d1290f81df654815aa6a6ef8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_PM@{\_FPU\_MASK\_PM}}
\index{\_FPU\_MASK\_PM@{\_FPU\_MASK\_PM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_PM}{\_FPU\_MASK\_PM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+PM~0x00800000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_UM@{\_FPU\_MASK\_UM}}
\index{\_FPU\_MASK\_UM@{\_FPU\_MASK\_UM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_UM}{\_FPU\_MASK\_UM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+UM~0x02000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_ZM@{\_FPU\_MASK\_ZM}}
\index{\_FPU\_MASK\_ZM@{\_FPU\_MASK\_ZM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_ZM}{\_FPU\_MASK\_ZM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+ZM~0x01000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_DOWN@{\_FPU\_RC\_DOWN}}
\index{\_FPU\_RC\_DOWN@{\_FPU\_RC\_DOWN}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_DOWN}{\_FPU\_RC\_DOWN}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+D\+O\+WN~0xc0000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_NEAREST@{\_FPU\_RC\_NEAREST}}
\index{\_FPU\_RC\_NEAREST@{\_FPU\_RC\_NEAREST}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_NEAREST}{\_FPU\_RC\_NEAREST}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+N\+E\+A\+R\+E\+ST~0x0        /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_UP@{\_FPU\_RC\_UP}}
\index{\_FPU\_RC\_UP@{\_FPU\_RC\_UP}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_UP}{\_FPU\_RC\_UP}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+UP~0x80000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_ZERO@{\_FPU\_RC\_ZERO}}
\index{\_FPU\_RC\_ZERO@{\_FPU\_RC\_ZERO}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_ZERO}{\_FPU\_RC\_ZERO}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+Z\+E\+RO~0x40000000}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RESERVED@{\_FPU\_RESERVED}}
\index{\_FPU\_RESERVED@{\_FPU\_RESERVED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RESERVED}{\_FPU\_RESERVED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED~0x30300000  /$\ast$ Reserved bits in cw $\ast$/}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SETCW@{\_FPU\_SETCW}}
\index{\_FPU\_SETCW@{\_FPU\_SETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SETCW}{\_FPU\_SETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} \mbox{\hyperlink{tile_2tilepro_2atomic-machine_8h_a4f4f750db64434d27bfb6fc439b3776a}{\+\_\+\+\_\+volatile\+\_\+\+\_\+}} (\char`\"{}ld \%0,\%\%fsr\char`\"{} \+: \+: \char`\"{}\mbox{\hyperlink{tst-fini1mod_8c_aa2e3edb156b8116204fda5c7cd008e98}{m}}\char`\"{} ($\ast$\&cw))}

\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a943af67d7e5b6c2d51db2980b65f9943}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a943af67d7e5b6c2d51db2980b65f9943}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SINGLE@{\_FPU\_SINGLE}}
\index{\_FPU\_SINGLE@{\_FPU\_SINGLE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SINGLE}{\_FPU\_SINGLE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+I\+N\+G\+LE~0x10000000     /$\ast$ D\+O N\+O\+T U\+S\+E $\ast$/}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a6bda3d4ebe0fb4027e517f8782edde81}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a6bda3d4ebe0fb4027e517f8782edde81}} 
\index{fpu\_control.h@{fpu\_control.h}!fpu\_control\_t@{fpu\_control\_t}}
\index{fpu\_control\_t@{fpu\_control\_t}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{fpu\_control\_t}{fpu\_control\_t}}
{\footnotesize\ttfamily typedef unsigned \mbox{\hyperlink{x86__64_2dl-trampoline_8h_a864fea7f31bc2c0f82c60cd4d7949745}{long}} \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sysdeps_2sparc_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}\label{sysdeps_2sparc_2fpu_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_fpu\_control@{\_\_fpu\_control}}
\index{\_\_fpu\_control@{\_\_fpu\_control}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_fpu\_control}{\_\_fpu\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \+\_\+\+\_\+fpu\+\_\+control}

