Analysis & Elaboration report for Lab2_P1
Mon Feb 19 01:52:50 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Mon Feb 19 01:52:50 2024              ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; Lab2_P1                                        ;
; Top-level Entity Name              ; top_level                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; top_level          ; Lab2_P1            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Mon Feb 19 01:52:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2_P1 -c Lab2_P1 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fsm.vhd
    Info (12022): Found design unit 1: FSm-Id_S_5DcFF587_1295F637_E File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fsm.vhd Line: 9
    Info (12023): Found entity 1: FSm File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fsm.vhd Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-rtl File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/reg.vhd Line: 18
    Info (12023): Found entity 1: reg File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: top_level-default File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/top_level.vhd Line: 25
    Info (12023): Found entity 1: top_level File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/top_level.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decode7seg.vhd
    Info (12022): Found design unit 1: decode7seg-rtl File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/decode7seg.vhd Line: 11
    Info (12023): Found entity 1: decode7seg File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/decode7seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fib.vhd
    Info (12022): Found design unit 1: fib-fib_arch File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fib.vhd Line: 19
    Info (12023): Found entity 1: fib File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fib.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-rtl File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 44
    Info (12023): Found entity 1: datapath File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file fib_tb.vhd
    Info (12022): Found design unit 1: fib_tb-tb File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fib_tb.vhd Line: 12
    Info (12023): Found entity 1: fib_tb File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/fib_tb.vhd Line: 9
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-rtl File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd Line: 19
    Info (12023): Found entity 1: mux File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file add.vhd
    Info (12022): Found design unit 1: add-arch File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/add.vhd Line: 17
    Info (12023): Found entity 1: add File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/add.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file comparator.vhd
    Info (12022): Found design unit 1: comparator-behavioral File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/comparator.vhd Line: 18
    Info (12023): Found entity 1: comparator File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/comparator.vhd Line: 6
Error (10465): VHDL error at datapath.vhd(52): name "i_mux" cannot be used because it is already used for a previously declared item File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 52
Error (10349): VHDL Association List error at datapath.vhd(54): formal "width" does not exist File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 54
Error (10349): VHDL Association List error at datapath.vhd(57): formal "input1" does not exist File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 57
Error (10346): VHDL error at datapath.vhd(52): formal port or parameter "input1" must have actual or default value File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 52
Error (10784): HDL error at mux.vhd(11): see declaration for object "input1" File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd Line: 11
Error (10346): VHDL error at datapath.vhd(52): formal port or parameter "input2" must have actual or default value File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 52
Error (10784): HDL error at mux.vhd(12): see declaration for object "input2" File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd Line: 12
Error (10346): VHDL error at datapath.vhd(52): formal port or parameter "sel" must have actual or default value File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 52
Error (10784): HDL error at mux.vhd(13): see declaration for object "sel" File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd Line: 13
Error (10346): VHDL error at datapath.vhd(52): formal port or parameter "output" must have actual or default value File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/datapath.vhd Line: 52
Error (10784): HDL error at mux.vhd(14): see declaration for object "output" File: C:/Users/coler/Documents/uf/spring24/dd/lab2/P1/mux.vhd Line: 14
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 11 errors, 2 warnings
    Error: Peak virtual memory: 4798 megabytes
    Error: Processing ended: Mon Feb 19 01:52:50 2024
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:04


