{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 12 01:11:17 2020 " "Info: Processing started: Thu Mar 12 01:11:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BankRegister -c BankRegister --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BankRegister -c BankRegister --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "flopenr:regFile\|q\[0\] a\[1\] clk 5.056 ns register " "Info: tsu for register \"flopenr:regFile\|q\[0\]\" (data pin = \"a\[1\]\", clock pin = \"clk\") is 5.056 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.421 ns + Longest pin register " "Info: + Longest pin to register delay is 7.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns a\[1\] 1 PIN PIN_94 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_94; Fanout = 2; PIN Node = 'a\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.421 ns) + CELL(0.398 ns) 6.671 ns decoder:decofica\|decoder3x8:decoder3x8_0\|y\[0\]~0 2 COMB LCCOMB_X14_Y6_N2 1 " "Info: 2: + IC(5.421 ns) + CELL(0.398 ns) = 6.671 ns; Loc. = LCCOMB_X14_Y6_N2; Fanout = 1; COMB Node = 'decoder:decofica\|decoder3x8:decoder3x8_0\|y\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.819 ns" { a[1] decoder:decofica|decoder3x8:decoder3x8_0|y[0]~0 } "NODE_NAME" } } { "../Decoder/Decodificador/decoder.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/Decoder/Decodificador/decoder.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.420 ns) 7.337 ns decoder:decofica\|decoder3x8:decoder3x8_0\|y\[0\]~1 3 COMB LCCOMB_X14_Y6_N26 1 " "Info: 3: + IC(0.246 ns) + CELL(0.420 ns) = 7.337 ns; Loc. = LCCOMB_X14_Y6_N26; Fanout = 1; COMB Node = 'decoder:decofica\|decoder3x8:decoder3x8_0\|y\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.666 ns" { decoder:decofica|decoder3x8:decoder3x8_0|y[0]~0 decoder:decofica|decoder3x8:decoder3x8_0|y[0]~1 } "NODE_NAME" } } { "../Decoder/Decodificador/decoder.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/Decoder/Decodificador/decoder.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.421 ns flopenr:regFile\|q\[0\] 4 REG LCFF_X14_Y6_N27 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.421 ns; Loc. = LCFF_X14_Y6_N27; Fanout = 2; REG Node = 'flopenr:regFile\|q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { decoder:decofica|decoder3x8:decoder3x8_0|y[0]~1 flopenr:regFile|q[0] } "NODE_NAME" } } { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 23.64 % ) " "Info: Total cell delay = 1.754 ns ( 23.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.667 ns ( 76.36 % ) " "Info: Total interconnect delay = 5.667 ns ( 76.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { a[1] decoder:decofica|decoder3x8:decoder3x8_0|y[0]~0 decoder:decofica|decoder3x8:decoder3x8_0|y[0]~1 flopenr:regFile|q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { a[1] {} a[1]~combout {} decoder:decofica|decoder3x8:decoder3x8_0|y[0]~0 {} decoder:decofica|decoder3x8:decoder3x8_0|y[0]~1 {} flopenr:regFile|q[0] {} } { 0.000ns 0.000ns 5.421ns 0.246ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.329 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.537 ns) 2.329 ns flopenr:regFile\|q\[0\] 3 REG LCFF_X14_Y6_N27 2 " "Info: 3: + IC(0.681 ns) + CELL(0.537 ns) = 2.329 ns; Loc. = LCFF_X14_Y6_N27; Fanout = 2; REG Node = 'flopenr:regFile\|q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { clk~clkctrl flopenr:regFile|q[0] } "NODE_NAME" } } { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.52 % ) " "Info: Total cell delay = 1.526 ns ( 65.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 34.48 % ) " "Info: Total interconnect delay = 0.803 ns ( 34.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl flopenr:regFile|q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} flopenr:regFile|q[0] {} } { 0.000ns 0.000ns 0.122ns 0.681ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { a[1] decoder:decofica|decoder3x8:decoder3x8_0|y[0]~0 decoder:decofica|decoder3x8:decoder3x8_0|y[0]~1 flopenr:regFile|q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { a[1] {} a[1]~combout {} decoder:decofica|decoder3x8:decoder3x8_0|y[0]~0 {} decoder:decofica|decoder3x8:decoder3x8_0|y[0]~1 {} flopenr:regFile|q[0] {} } { 0.000ns 0.000ns 5.421ns 0.246ns 0.000ns } { 0.000ns 0.852ns 0.398ns 0.420ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl flopenr:regFile|q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} flopenr:regFile|q[0] {} } { 0.000ns 0.000ns 0.122ns 0.681ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk regDataB flopenr:regFile\|q\[15\] 7.647 ns register " "Info: tco from clock \"clk\" to destination pin \"regDataB\" through register \"flopenr:regFile\|q\[15\]\" is 7.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.329 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.537 ns) 2.329 ns flopenr:regFile\|q\[15\] 3 REG LCFF_X14_Y6_N1 2 " "Info: 3: + IC(0.681 ns) + CELL(0.537 ns) = 2.329 ns; Loc. = LCFF_X14_Y6_N1; Fanout = 2; REG Node = 'flopenr:regFile\|q\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { clk~clkctrl flopenr:regFile|q[15] } "NODE_NAME" } } { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.52 % ) " "Info: Total cell delay = 1.526 ns ( 65.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 34.48 % ) " "Info: Total interconnect delay = 0.803 ns ( 34.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl flopenr:regFile|q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} flopenr:regFile|q[15] {} } { 0.000ns 0.000ns 0.122ns 0.681ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.068 ns + Longest register pin " "Info: + Longest register to pin delay is 5.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flopenr:regFile\|q\[15\] 1 REG LCFF_X14_Y6_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y6_N1; Fanout = 2; REG Node = 'flopenr:regFile\|q\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { flopenr:regFile|q[15] } "NODE_NAME" } } { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.419 ns) 0.732 ns mux2:muxinho2\|y\[0\]~0 2 COMB LCCOMB_X14_Y6_N30 1 " "Info: 2: + IC(0.313 ns) + CELL(0.419 ns) = 0.732 ns; Loc. = LCCOMB_X14_Y6_N30; Fanout = 1; COMB Node = 'mux2:muxinho2\|y\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { flopenr:regFile|q[15] mux2:muxinho2|y[0]~0 } "NODE_NAME" } } { "../mux/mux.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(2.642 ns) 5.068 ns regDataB 3 PIN PIN_24 0 " "Info: 3: + IC(1.694 ns) + CELL(2.642 ns) = 5.068 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'regDataB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { mux2:muxinho2|y[0]~0 regDataB } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.061 ns ( 60.40 % ) " "Info: Total cell delay = 3.061 ns ( 60.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.007 ns ( 39.60 % ) " "Info: Total interconnect delay = 2.007 ns ( 39.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { flopenr:regFile|q[15] mux2:muxinho2|y[0]~0 regDataB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { flopenr:regFile|q[15] {} mux2:muxinho2|y[0]~0 {} regDataB {} } { 0.000ns 0.313ns 1.694ns } { 0.000ns 0.419ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl flopenr:regFile|q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} flopenr:regFile|q[15] {} } { 0.000ns 0.000ns 0.122ns 0.681ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.068 ns" { flopenr:regFile|q[15] mux2:muxinho2|y[0]~0 regDataB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.068 ns" { flopenr:regFile|q[15] {} mux2:muxinho2|y[0]~0 {} regDataB {} } { 0.000ns 0.313ns 1.694ns } { 0.000ns 0.419ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ra2\[0\] regDataB 6.659 ns Longest " "Info: Longest tpd from source pin \"ra2\[0\]\" to destination pin \"regDataB\" is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ra2\[0\] 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'ra2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ra2[0] } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.275 ns) 2.323 ns mux2:muxinho2\|y\[0\]~0 2 COMB LCCOMB_X14_Y6_N30 1 " "Info: 2: + IC(1.049 ns) + CELL(0.275 ns) = 2.323 ns; Loc. = LCCOMB_X14_Y6_N30; Fanout = 1; COMB Node = 'mux2:muxinho2\|y\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { ra2[0] mux2:muxinho2|y[0]~0 } "NODE_NAME" } } { "../mux/mux.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/mux/mux.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.694 ns) + CELL(2.642 ns) 6.659 ns regDataB 3 PIN PIN_24 0 " "Info: 3: + IC(1.694 ns) + CELL(2.642 ns) = 6.659 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'regDataB'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { mux2:muxinho2|y[0]~0 regDataB } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.916 ns ( 58.81 % ) " "Info: Total cell delay = 3.916 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.743 ns ( 41.19 % ) " "Info: Total interconnect delay = 2.743 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { ra2[0] mux2:muxinho2|y[0]~0 regDataB } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { ra2[0] {} ra2[0]~combout {} mux2:muxinho2|y[0]~0 {} regDataB {} } { 0.000ns 0.000ns 1.049ns 1.694ns } { 0.000ns 0.999ns 0.275ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "flopenr:regFile\|q\[15\] a\[0\] clk -0.575 ns register " "Info: th for register \"flopenr:regFile\|q\[15\]\" (data pin = \"a\[0\]\", clock pin = \"clk\") is -0.575 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.329 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk~clkctrl 2 COMB CLKCTRL_G2 2 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 2; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.537 ns) 2.329 ns flopenr:regFile\|q\[15\] 3 REG LCFF_X14_Y6_N1 2 " "Info: 3: + IC(0.681 ns) + CELL(0.537 ns) = 2.329 ns; Loc. = LCFF_X14_Y6_N1; Fanout = 2; REG Node = 'flopenr:regFile\|q\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { clk~clkctrl flopenr:regFile|q[15] } "NODE_NAME" } } { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.52 % ) " "Info: Total cell delay = 1.526 ns ( 65.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 34.48 % ) " "Info: Total interconnect delay = 0.803 ns ( 34.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl flopenr:regFile|q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} flopenr:regFile|q[15] {} } { 0.000ns 0.000ns 0.122ns 0.681ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.170 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns a\[0\] 1 PIN PIN_91 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_91; Fanout = 2; PIN Node = 'a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "BankRegister.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/BankRegister/BankRegister.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.275 ns) 2.564 ns decoder:decofica\|decoder3x8:decoder3x8_1\|y\[7\]~0 2 COMB LCCOMB_X14_Y6_N8 1 " "Info: 2: + IC(1.290 ns) + CELL(0.275 ns) = 2.564 ns; Loc. = LCCOMB_X14_Y6_N8; Fanout = 1; COMB Node = 'decoder:decofica\|decoder3x8:decoder3x8_1\|y\[7\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { a[0] decoder:decofica|decoder3x8:decoder3x8_1|y[7]~0 } "NODE_NAME" } } { "../Decoder/Decodificador/decoder.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/Decoder/Decodificador/decoder.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 3.086 ns decoder:decofica\|decoder3x8:decoder3x8_1\|y\[7\]~1 3 COMB LCCOMB_X14_Y6_N0 1 " "Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 3.086 ns; Loc. = LCCOMB_X14_Y6_N0; Fanout = 1; COMB Node = 'decoder:decofica\|decoder3x8:decoder3x8_1\|y\[7\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { decoder:decofica|decoder3x8:decoder3x8_1|y[7]~0 decoder:decofica|decoder3x8:decoder3x8_1|y[7]~1 } "NODE_NAME" } } { "../Decoder/Decodificador/decoder.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/Decoder/Decodificador/decoder.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.170 ns flopenr:regFile\|q\[15\] 4 REG LCFF_X14_Y6_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.170 ns; Loc. = LCFF_X14_Y6_N1; Fanout = 2; REG Node = 'flopenr:regFile\|q\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { decoder:decofica|decoder3x8:decoder3x8_1|y[7]~1 flopenr:regFile|q[15] } "NODE_NAME" } } { "../flopenr/flopenr.sv" "" { Text "C:/Users/julio/Programacao/Concepcao/MIPS/flopenr/flopenr.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 51.51 % ) " "Info: Total cell delay = 1.633 ns ( 51.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.537 ns ( 48.49 % ) " "Info: Total interconnect delay = 1.537 ns ( 48.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { a[0] decoder:decofica|decoder3x8:decoder3x8_1|y[7]~0 decoder:decofica|decoder3x8:decoder3x8_1|y[7]~1 flopenr:regFile|q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { a[0] {} a[0]~combout {} decoder:decofica|decoder3x8:decoder3x8_1|y[7]~0 {} decoder:decofica|decoder3x8:decoder3x8_1|y[7]~1 {} flopenr:regFile|q[15] {} } { 0.000ns 0.000ns 1.290ns 0.247ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.329 ns" { clk clk~clkctrl flopenr:regFile|q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.329 ns" { clk {} clk~combout {} clk~clkctrl {} flopenr:regFile|q[15] {} } { 0.000ns 0.000ns 0.122ns 0.681ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.170 ns" { a[0] decoder:decofica|decoder3x8:decoder3x8_1|y[7]~0 decoder:decofica|decoder3x8:decoder3x8_1|y[7]~1 flopenr:regFile|q[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.170 ns" { a[0] {} a[0]~combout {} decoder:decofica|decoder3x8:decoder3x8_1|y[7]~0 {} decoder:decofica|decoder3x8:decoder3x8_1|y[7]~1 {} flopenr:regFile|q[15] {} } { 0.000ns 0.000ns 1.290ns 0.247ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 12 01:11:18 2020 " "Info: Processing ended: Thu Mar 12 01:11:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
