// Seed: 1181826740
module module_0 (
    output supply0 id_0,
    input tri0 id_1#(.id_8(1)),
    output wand id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    output wand id_6
);
  wire id_9;
endmodule
module module_1 (
    inout tri1 id_0,
    input supply0 id_1,
    output uwire id_2,
    input wor id_3,
    output tri0 id_4,
    output tri0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output supply0 id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_5,
      id_3,
      id_8,
      id_9,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
