#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Fri Sep 16 10:57:28 2016
# Process ID: 9659
# Log file: /media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/planAhead_run_1/planAhead.log
# Journal file: /media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/pa.fromNetlist.tcl
# create_project -name DIGIF_DESERIAL_LOOPBACK -dir "/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/planAhead_run_1" -part xc6slx45csg324-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/DIGIF_DESERIAL_LOOPBACK.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK} }
# set_property target_constrs_file "constraints.ucf" [current_fileset -constrset]
Adding file '/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/constraints.ucf' to fileset 'constrs_1'
# add_files [list {constraints.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45csg324-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DIGIF_DESERIAL_LOOPBACK.ngc ...
WARNING:NetListWriters:298 - No output is written to
   DIGIF_DESERIAL_LOOPBACK.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   DIGIF_INST/sck_counter[7]_sck_counter[7]_mux_7_OUT<7 : 0> on block
   DIGIF_DESERIAL_LOOPBACK is not reconstructed, because there are some missing
   bus signals.
  finished :Prep
Writing EDIF netlist file DIGIF_DESERIAL_LOOPBACK.edif ...
ngc2edif: Total memory usage is 104376 kilobytes

Parsing EDIF File [./planAhead_run_1/DIGIF_DESERIAL_LOOPBACK.data/cache/DIGIF_DESERIAL_LOOPBACK_ngc_ea01e252.edif]
Finished Parsing EDIF File [./planAhead_run_1/DIGIF_DESERIAL_LOOPBACK.data/cache/DIGIF_DESERIAL_LOOPBACK_ngc_ea01e252.edif]
Loading clock regions from /media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from /media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from /media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from /media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /media/storage/opt/xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/constraints.ucf]
Finished Parsing UCF File [/media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/constraints.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e7223763
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2874.559 ; gain = 170.543
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See /media/design/fpga/projects/DIGIF_DESERIAL_LOOPBACK/planAhead_pid9659.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Sep 16 10:58:32 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
