Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o J:/My Documents/Hardware/Research Project/Tomasulos-FPGA/CPU/registerStatusTable_isim_beh.exe -prj J:/My Documents/Hardware/Research Project/Tomasulos-FPGA/CPU/registerStatusTable_beh.prj work.registerStatusTable 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "J:/My Documents/Hardware/Research Project/Tomasulos-FPGA/CPU/registerStatusTable.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 59228 KB
Fuse CPU Usage: 171 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity registerstatustable
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable J:/My Documents/Hardware/Research Project/Tomasulos-FPGA/CPU/registerStatusTable_isim_beh.exe
Fuse Memory Usage: 84956 KB
Fuse CPU Usage: 234 ms
