<profile>

<section name = "Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_16u_config2_s'" level="0">
<item name = "Date">Mon Dec  6 16:55:42 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.908 ns, 0.42 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3138, 3138, 10.459 us, 10.459 us, 3138, 3138, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255">shift_line_buffer_array_ap_ufixed_1u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">3136, 3136, 4, 4, 16, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 787, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 129, 64, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 260, -</column>
<column name="Register">-, -, 434, -, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="call_ret_shift_line_buffer_array_ap_ufixed_1u_config2_s_fu_255">shift_line_buffer_array_ap_ufixed_1u_config2_s, 0, 0, 129, 64, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_11_V_fu_849_p2">+, 0, 0, 18, 11, 3</column>
<column name="acc_12_V_fu_878_p2">+, 0, 0, 17, 10, 4</column>
<column name="acc_14_V_fu_922_p2">+, 0, 0, 18, 11, 11</column>
<column name="acc_1_V_fu_838_p2">+, 0, 0, 17, 10, 10</column>
<column name="acc_2_V_fu_817_p2">+, 0, 0, 18, 11, 3</column>
<column name="acc_8_V_fu_911_p2">+, 0, 0, 18, 11, 4</column>
<column name="acc_9_V_fu_803_p2">+, 0, 0, 17, 10, 3</column>
<column name="add_ln301_fu_984_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln303_fu_995_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln306_fu_938_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln308_fu_949_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln703_2000_fu_610_p2">+, 0, 0, 18, 11, 6</column>
<column name="add_ln703_2003_fu_828_p2">+, 0, 0, 15, 8, 4</column>
<column name="add_ln703_2012_fu_616_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln708_1_fu_667_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln708_2_fu_745_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln708_fu_478_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln78_fu_276_p2">+, 0, 0, 17, 10, 1</column>
<column name="res_V_data_13_V_din">+, 0, 0, 19, 12, 12</column>
<column name="res_V_data_5_V_din">+, 0, 0, 19, 12, 12</column>
<column name="tmp_data_0_V_4_fu_860_p2">+, 0, 0, 15, 8, 3</column>
<column name="sub_ln1118_1_fu_512_p2">-, 0, 0, 19, 12, 12</column>
<column name="sub_ln1118_2_fu_687_p2">-, 0, 0, 18, 1, 11</column>
<column name="sub_ln1118_3_fu_590_p2">-, 0, 0, 16, 1, 9</column>
<column name="sub_ln1118_4_fu_783_p2">-, 0, 0, 18, 1, 11</column>
<column name="sub_ln1118_fu_502_p2">-, 0, 0, 18, 1, 11</column>
<column name="sub_ln708_fu_560_p2">-, 0, 0, 18, 11, 11</column>
<column name="and_ln272_1_fu_450_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln272_2_fu_456_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln272_fu_444_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_249">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_301">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_821">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op156_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op156">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln272_1_fu_398_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln272_4_fu_418_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln272_5_fu_438_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln272_fu_388_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln293_fu_933_p2">icmp, 0, 0, 20, 32, 5</column>
<column name="icmp_ln297_fu_979_p2">icmp, 0, 0, 20, 32, 5</column>
<column name="icmp_ln78_fu_270_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="acc_4_V_fu_889_p2">or, 0, 0, 9, 9, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln303_fu_1000_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln308_fu_954_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge_i_i_phi_fu_248_p4">15, 3, 32, 96</column>
<column name="data_V_data_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_234">9, 2, 10, 20</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="sX_2">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln703_2000_reg_1115">11, 0, 11, 0</column>
<column name="add_ln703_2012_reg_1120">11, 0, 11, 0</column>
<column name="add_ln78_reg_1024">10, 0, 10, 0</column>
<column name="and_ln272_2_reg_1096">1, 0, 1, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="icmp_ln272_1_reg_1079">1, 0, 1, 0</column>
<column name="icmp_ln272_reg_1069">1, 0, 1, 0</column>
<column name="icmp_ln78_reg_1020">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_234">10, 0, 10, 0</column>
<column name="kernel_data_V_1_0_ret_reg_1040">8, 0, 8, 0</column>
<column name="kernel_data_V_1_1">8, 0, 8, 0</column>
<column name="kernel_data_V_1_2">8, 0, 8, 0</column>
<column name="kernel_data_V_1_4">8, 0, 8, 0</column>
<column name="kernel_data_V_1_5">8, 0, 8, 0</column>
<column name="kernel_data_V_1_5_ret_reg_1045">8, 0, 8, 0</column>
<column name="kernel_data_V_1_6_ret_reg_1034">8, 0, 8, 0</column>
<column name="kernel_data_V_1_7">8, 0, 8, 0</column>
<column name="kernel_data_V_1_7_ret_reg_1052">8, 0, 8, 0</column>
<column name="kernel_data_V_1_8">8, 0, 8, 0</column>
<column name="kernel_data_V_1_8_ret_reg_1058">8, 0, 8, 0</column>
<column name="lshr_ln708_1_reg_1110">7, 0, 7, 0</column>
<column name="lshr_ln708_s_reg_1105">10, 0, 10, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pX_2_load_reg_1090">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="pY_2_load_reg_1084">32, 0, 32, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sX_2_load_reg_1064">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="sY_2_load_reg_1074">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_reg_1029">8, 0, 8, 0</column>
<column name="trunc_ln_reg_1100">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array,array&lt;ap_fixed,16u&gt;,config2&gt;, return value</column>
<column name="data_V_data_V_dout">in, 8, ap_fifo, data_V_data_V, pointer</column>
<column name="data_V_data_V_empty_n">in, 1, ap_fifo, data_V_data_V, pointer</column>
<column name="data_V_data_V_read">out, 1, ap_fifo, data_V_data_V, pointer</column>
<column name="res_V_data_0_V_din">out, 12, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 12, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 12, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 12, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_4_V_din">out, 12, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_full_n">in, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_4_V_write">out, 1, ap_fifo, res_V_data_4_V, pointer</column>
<column name="res_V_data_5_V_din">out, 12, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_full_n">in, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_5_V_write">out, 1, ap_fifo, res_V_data_5_V, pointer</column>
<column name="res_V_data_6_V_din">out, 12, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_full_n">in, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_6_V_write">out, 1, ap_fifo, res_V_data_6_V, pointer</column>
<column name="res_V_data_7_V_din">out, 12, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_full_n">in, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_7_V_write">out, 1, ap_fifo, res_V_data_7_V, pointer</column>
<column name="res_V_data_8_V_din">out, 12, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_full_n">in, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_8_V_write">out, 1, ap_fifo, res_V_data_8_V, pointer</column>
<column name="res_V_data_9_V_din">out, 12, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_full_n">in, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_9_V_write">out, 1, ap_fifo, res_V_data_9_V, pointer</column>
<column name="res_V_data_10_V_din">out, 12, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_full_n">in, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_10_V_write">out, 1, ap_fifo, res_V_data_10_V, pointer</column>
<column name="res_V_data_11_V_din">out, 12, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_full_n">in, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_11_V_write">out, 1, ap_fifo, res_V_data_11_V, pointer</column>
<column name="res_V_data_12_V_din">out, 12, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_full_n">in, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_12_V_write">out, 1, ap_fifo, res_V_data_12_V, pointer</column>
<column name="res_V_data_13_V_din">out, 12, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_full_n">in, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_13_V_write">out, 1, ap_fifo, res_V_data_13_V, pointer</column>
<column name="res_V_data_14_V_din">out, 12, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_full_n">in, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_14_V_write">out, 1, ap_fifo, res_V_data_14_V, pointer</column>
<column name="res_V_data_15_V_din">out, 12, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_full_n">in, 1, ap_fifo, res_V_data_15_V, pointer</column>
<column name="res_V_data_15_V_write">out, 1, ap_fifo, res_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
