
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9060886 heartbeat IPC: 1.97445 cumulative IPC: 1.97445 (Simulation time: 0 hr 1 min 54 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14312703 heartbeat IPC: 1.9041 cumulative IPC: 1.93864 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18721173 heartbeat IPC: 2.26836 cumulative IPC: 2.03735 (Simulation time: 0 hr 4 min 7 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23819213 heartbeat IPC: 1.96154 cumulative IPC: 2.01786 (Simulation time: 0 hr 5 min 14 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28731742 heartbeat IPC: 2.03561 cumulative IPC: 2.02138 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33620196 heartbeat IPC: 2.04564 cumulative IPC: 2.02538 (Simulation time: 0 hr 7 min 26 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38180786 heartbeat IPC: 2.1927 cumulative IPC: 2.04771 (Simulation time: 0 hr 8 min 30 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42540626 heartbeat IPC: 2.29366 cumulative IPC: 2.07553 (Simulation time: 0 hr 9 min 35 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46876378 heartbeat IPC: 2.3064 cumulative IPC: 2.09887 (Simulation time: 0 hr 10 min 41 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51223863 heartbeat IPC: 2.30018 cumulative IPC: 2.1174 (Simulation time: 0 hr 11 min 46 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47227674 cumulative IPC: 2.1174 (Simulation time: 0 hr 11 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.1174 instructions: 100000001 cycles: 47227674
cpu0_DTLB TOTAL     ACCESS:   40468062  HIT:   40460112  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32304605  HIT:   32301739  MISS:       2866
cpu0_DTLB RFO       ACCESS:    8163457  HIT:    8158373  MISS:       5084
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.0579 cycles
cpu0_ITLB TOTAL     ACCESS:     797029  HIT:     796922  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797029  HIT:     796922  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64636  HIT:      64300  MISS:        336
cpu0_L1I LOAD      ACCESS:      64636  HIT:      64300  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 316.122 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2973  HIT:       2806  MISS:        167
cpu0_STLB RFO       ACCESS:       5084  HIT:       4471  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.405 cycles
cpu0_L1D TOTAL     ACCESS:   32398621  HIT:   31932888  MISS:     465733
cpu0_L1D LOAD      ACCESS:   28656127  HIT:   28499565  MISS:     156562
cpu0_L1D RFO       ACCESS:    3741724  HIT:    3432739  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        770  HIT:        584  MISS:        186
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 379.557 cycles
cpu0_L2C TOTAL     ACCESS:     772001  HIT:     484798  MISS:     287203
cpu0_L2C LOAD      ACCESS:     156898  HIT:     142201  MISS:      14697
cpu0_L2C RFO       ACCESS:     308985  HIT:      36533  MISS:     272452
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     305932  HIT:     305895  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        186  HIT:        169  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 598 cycles
LLC TOTAL     ACCESS:     557169  HIT:     297979  MISS:     259190
LLC LOAD      ACCESS:      14697  HIT:      11712  MISS:       2985
LLC RFO       ACCESS:     272306  HIT:     123704  MISS:     148602
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270149  HIT:     162556  MISS:     107593
LLC TRANSLATION ACCESS:         17  HIT:          7  MISS:         10
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 639.376 cycles
Insertion Distribution: 
	LOAD 690 0 3354 240 
	RFO 9319 0 51246 118780 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 108406 
	 0 0 16 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1831  ROW_BUFFER_MISS:     149759
 DBUS AVG_CONGESTED_CYCLE:    3.99362
 WQ ROW_BUFFER_HIT:       7840  ROW_BUFFER_MISS:     136673  FULL:       1623


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.984
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

