<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3281" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3281{left:789px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3281{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_3281{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3281{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3281{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t6_3281{left:673px;bottom:1078px;}
#t7_3281{left:685px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t8_3281{left:70px;bottom:1054px;letter-spacing:-0.37px;word-spacing:-0.28px;}
#t9_3281{left:70px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3281{left:70px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_3281{left:70px;bottom:988px;letter-spacing:-0.13px;word-spacing:-1.32px;}
#tc_3281{left:70px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_3281{left:70px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_3281{left:70px;bottom:896px;letter-spacing:0.12px;}
#tf_3281{left:152px;bottom:896px;letter-spacing:0.15px;word-spacing:0.01px;}
#tg_3281{left:70px;bottom:872px;word-spacing:-1.29px;}
#th_3281{left:70px;bottom:855px;letter-spacing:0.01px;word-spacing:-0.46px;}
#ti_3281{left:188px;bottom:855px;letter-spacing:-0.01px;word-spacing:-0.52px;}
#tj_3281{left:343px;bottom:855px;letter-spacing:-0.02px;word-spacing:-0.49px;}
#tk_3281{left:70px;bottom:839px;word-spacing:-0.5px;}
#tl_3281{left:70px;bottom:814px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tm_3281{left:70px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_3281{left:70px;bottom:781px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_3281{left:70px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_3281{left:91px;bottom:733px;letter-spacing:-0.11px;}
#tq_3281{left:91px;bottom:715px;letter-spacing:-0.11px;}
#tr_3281{left:91px;bottom:697px;letter-spacing:-0.11px;}
#ts_3281{left:91px;bottom:678px;letter-spacing:-0.12px;}
#tt_3281{left:91px;bottom:648px;letter-spacing:-0.11px;}
#tu_3281{left:91px;bottom:629px;letter-spacing:-0.11px;}
#tv_3281{left:91px;bottom:611px;letter-spacing:-0.11px;}
#tw_3281{left:91px;bottom:593px;letter-spacing:-0.12px;}
#tx_3281{left:70px;bottom:568px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#ty_3281{left:70px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tz_3281{left:70px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t10_3281{left:70px;bottom:510px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t11_3281{left:70px;bottom:493px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_3281{left:70px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3281{left:70px;bottom:452px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_3281{left:573px;bottom:452px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#t15_3281{left:738px;bottom:452px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t16_3281{left:70px;bottom:435px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_3281{left:70px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t18_3281{left:70px;bottom:394px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t19_3281{left:70px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3281{left:91px;bottom:347px;letter-spacing:-0.11px;}
#t1b_3281{left:91px;bottom:328px;letter-spacing:-0.12px;}
#t1c_3281{left:91px;bottom:310px;letter-spacing:-0.11px;}
#t1d_3281{left:91px;bottom:292px;letter-spacing:-0.12px;}
#t1e_3281{left:91px;bottom:261px;letter-spacing:-0.11px;}
#t1f_3281{left:91px;bottom:243px;letter-spacing:-0.12px;}
#t1g_3281{left:217px;bottom:243px;}
#t1h_3281{left:228px;bottom:243px;letter-spacing:-0.16px;}
#t1i_3281{left:118px;bottom:224px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_3281{left:91px;bottom:206px;letter-spacing:-0.13px;}
#t1k_3281{left:91px;bottom:189px;letter-spacing:-0.11px;}
#t1l_3281{left:91px;bottom:171px;letter-spacing:-0.12px;}
#t1m_3281{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t1n_3281{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1o_3281{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3281{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3281{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3281{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3281{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3281{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3281{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3281{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3281{font-size:14px;font-family:Symbol_b5z;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3281" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3281Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3281" style="-webkit-user-select: none;"><object width="935" height="1210" data="3281/3281.svg" type="image/svg+xml" id="pdf3281" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3281" class="t s1_3281">Vol. 3A </span><span id="t2_3281" class="t s1_3281">9-5 </span>
<span id="t3_3281" class="t s2_3281">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3281" class="t s3_3281">Software enables split-lock disable by setting MSR_MEMORY_CTRL[29]. When this bit is set, a locked access to </span>
<span id="t5_3281" class="t s3_3281">multiple cache lines causes an alignment-check exception (#AC) with a zero error code. </span>
<span id="t6_3281" class="t s4_3281">2 </span>
<span id="t7_3281" class="t s3_3281">The locked access does </span>
<span id="t8_3281" class="t s3_3281">not occur. </span>
<span id="t9_3281" class="t s3_3281">While MSR_MEMORY_CTRL is not an architectural MSR, the behavior described above is consistent across </span>
<span id="ta_3281" class="t s3_3281">processor models that enumerate the support in IA32_CORE_CAPABILITIES. </span>
<span id="tb_3281" class="t s3_3281">In addition to these features that disable bus locks, there are features that allow software to detect when a bus lock </span>
<span id="tc_3281" class="t s3_3281">has occurred. See Section 18.3.1.6 for information about OS bus-lock detection and Section 26.2 for information </span>
<span id="td_3281" class="t s3_3281">about the VMM bus-lock detection. </span>
<span id="te_3281" class="t s5_3281">9.1.3 </span><span id="tf_3281" class="t s5_3281">Handling Self- and Cross-Modifying Code </span>
<span id="tg_3281" class="t s3_3281">The act of a processor writing data into a currently executing code segment with the intent of executing that data </span>
<span id="th_3281" class="t s3_3281">as code is called </span><span id="ti_3281" class="t s6_3281">self-modifying code</span><span id="tj_3281" class="t s3_3281">. IA-32 processors exhibit model-specific behavior when executing self- </span>
<span id="tk_3281" class="t s3_3281">modified code, depending upon how far ahead of the current execution pointer the code has been modified. </span>
<span id="tl_3281" class="t s3_3281">As processor microarchitectures become more complex and start to speculatively execute code ahead of the retire- </span>
<span id="tm_3281" class="t s3_3281">ment point (as in P6 and more recent processor families), the rules regarding which code should execute, pre- or </span>
<span id="tn_3281" class="t s3_3281">post-modification, become blurred. To write self-modifying code and ensure that it is compliant with current and </span>
<span id="to_3281" class="t s3_3281">future versions of the IA-32 architectures, use one of the following coding options: </span>
<span id="tp_3281" class="t s7_3281">(* OPTION 1 *) </span>
<span id="tq_3281" class="t s7_3281">Store modified code (as data) into code segment; </span>
<span id="tr_3281" class="t s7_3281">Jump to new code or an intermediate location; </span>
<span id="ts_3281" class="t s7_3281">Execute new code; </span>
<span id="tt_3281" class="t s7_3281">(* OPTION 2 *) </span>
<span id="tu_3281" class="t s7_3281">Store modified code (as data) into code segment; </span>
<span id="tv_3281" class="t s7_3281">Execute a serializing instruction; (* For example, CPUID instruction *) </span>
<span id="tw_3281" class="t s7_3281">Execute new code; </span>
<span id="tx_3281" class="t s3_3281">The use of one of these options is not required for programs intended to run on the Pentium or Intel486 processors, </span>
<span id="ty_3281" class="t s3_3281">but are recommended to ensure compatibility with the P6 and more recent processor families. </span>
<span id="tz_3281" class="t s3_3281">Self-modifying code will execute at a lower level of performance than non-self-modifying or normal code. The </span>
<span id="t10_3281" class="t s3_3281">degree of the performance deterioration will depend upon the frequency of modification and specific characteristics </span>
<span id="t11_3281" class="t s3_3281">of the code. </span>
<span id="t12_3281" class="t s3_3281">The act of one processor writing data into the currently executing code segment of a second processor with the </span>
<span id="t13_3281" class="t s3_3281">intent of having the second processor execute that data as code is called </span><span id="t14_3281" class="t s6_3281">cross-modifying code</span><span id="t15_3281" class="t s3_3281">. As with self- </span>
<span id="t16_3281" class="t s3_3281">modifying code, IA-32 processors exhibit model-specific behavior when executing cross-modifying code, </span>
<span id="t17_3281" class="t s3_3281">depending upon how far ahead of the executing processors current execution pointer the code has been modified. </span>
<span id="t18_3281" class="t s3_3281">To write cross-modifying code and ensure that it is compliant with current and future versions of the IA-32 archi- </span>
<span id="t19_3281" class="t s3_3281">tecture, the following processor synchronization algorithm must be implemented: </span>
<span id="t1a_3281" class="t s7_3281">(* Action of Modifying Processor *) </span>
<span id="t1b_3281" class="t s7_3281">Memory_Flag := 0; (* Set Memory_Flag to value other than 1 *) </span>
<span id="t1c_3281" class="t s7_3281">Store modified code (as data) into code segment; </span>
<span id="t1d_3281" class="t s7_3281">Memory_Flag := 1; </span>
<span id="t1e_3281" class="t s7_3281">(* Action of Executing Processor *) </span>
<span id="t1f_3281" class="t s7_3281">WHILE (Memory_Flag </span><span id="t1g_3281" class="t s8_3281">≠ </span><span id="t1h_3281" class="t s7_3281">1) </span>
<span id="t1i_3281" class="t s7_3281">Wait for code to update; </span>
<span id="t1j_3281" class="t s7_3281">ELIHW; </span>
<span id="t1k_3281" class="t s7_3281">Execute serializing instruction; (* For example, CPUID instruction *) </span>
<span id="t1l_3281" class="t s7_3281">Begin executing modified code; </span>
<span id="t1m_3281" class="t s7_3281">2. </span><span id="t1n_3281" class="t s7_3281">Other alignment-check exceptions occur only if CR0.AM = 1, EFLAGS.AC = 1, and CPL = 3. The alignment-check exceptions resulting </span>
<span id="t1o_3281" class="t s7_3281">from split-lock disable may occur even if CR0.AM = 0, EFLAGS.AC = 0, or CPL &lt; 3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
