Loading plugins phase: Elapsed time ==> 0s.167ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Atom.cyprj -d CY8C4245AXI-483 -s D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 16s.150ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.167ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Atom.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Atom.cyprj -dcpsoc3 Atom.v -verilog
======================================================================

======================================================================
Compiling:  Atom.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Atom.cyprj -dcpsoc3 Atom.v -verilog
======================================================================

======================================================================
Compiling:  Atom.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Atom.cyprj -dcpsoc3 -verilog Atom.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 23 09:20:45 2015


======================================================================
Compiling:  Atom.v
Program  :   vpp
Options  :    -yv2 -q10 Atom.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 23 09:20:46 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_10\Bus_Connect_v2_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Atom.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Atom.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Atom.cyprj -dcpsoc3 -verilog Atom.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 23 09:20:46 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\codegentemp\Atom.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\codegentemp\Atom.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_10\Bus_Connect_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Atom.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Atom.cyprj -dcpsoc3 -verilog Atom.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 23 09:20:46 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\codegentemp\Atom.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\codegentemp\Atom.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_10\Bus_Connect_v2_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\comm:RS485:UART:Net_452\
	\comm:RS485:UART:Net_682\
	\comm:RS485:UART:uncfg_rx_irq\
	\comm:RS485:UART:Net_754\
	\comm:RS485:UART:Net_767\
	\comm:RS485:UART:Net_547\
	\comm:RS485:UART:Net_891\
	\comm:RS485:UART:Net_474\
	\comm:RS485:UART:Net_899\
	\UART:Net_452\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_1001\
	\UART:Net_899\
	\Counter:Net_95\
	\Counter:CounterUDB:ctrl_cmod_2\
	\Counter:CounterUDB:ctrl_cmod_1\
	\Counter:CounterUDB:ctrl_cmod_0\
	Net_82
	Net_83
	\ADC:Net_3125\
	\ADC:Net_3126\


Deleted 26 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LED_net_0
Aliasing \comm:RS485:UART:Net_459\ to zero
Aliasing \comm:RS485:UART:Net_676\ to zero
Aliasing \comm:RS485:UART:Net_245\ to zero
Aliasing \comm:RS485:UART:Net_416\ to zero
Aliasing \comm:RS485:UART:tmpOE__tx_net_0\ to tmpOE__LED_net_0
Aliasing \comm:RS485:UART:tmpOE__rx_net_0\ to tmpOE__LED_net_0
Aliasing \comm:RS485:UART:Net_747\ to zero
Aliasing \comm:RS485:tmpOE__DE_net_0\ to tmpOE__LED_net_0
Aliasing \comm:RS485:tmpOE__nRE_net_0\ to tmpOE__LED_net_0
Aliasing \comm:RS485:tmpOE__WAKE_net_0\ to tmpOE__LED_net_0
Aliasing \UART:Net_459\ to zero
Aliasing \UART:Net_1194\ to zero
Aliasing \UART:Net_1195\ to zero
Aliasing \UART:Net_1196\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__LED_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__LED_net_0
Aliasing \UART:Net_747\ to zero
Aliasing \Counter:Net_89\ to tmpOE__LED_net_0
Aliasing \Counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter:CounterUDB:capt_rising\ to zero
Aliasing \Counter:CounterUDB:reset\ to zero
Aliasing \Counter:CounterUDB:tc_i\ to \Counter:CounterUDB:reload_tc\
Aliasing tmpOE__Flow_IN_1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__ON1_DIR1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__ON1_DIR2_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__ON2_DIR1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__ON2_DIR2_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__ON3_DIR1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__ON3_DIR2_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__ON4_DIR1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__ON4_DIR2_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Ctrl_5V_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Ctrl_12V_net_0 to tmpOE__LED_net_0
Aliasing \ADC:Net_3107\ to zero
Aliasing \ADC:Net_3106\ to zero
Aliasing \ADC:Net_3105\ to zero
Aliasing \ADC:Net_3104\ to zero
Aliasing \ADC:Net_3103\ to zero
Aliasing \ADC:tmpOE__Bypass_net_0\ to tmpOE__LED_net_0
Aliasing \ADC:Net_3207_1\ to zero
Aliasing \ADC:Net_3207_0\ to zero
Aliasing \ADC:Net_3235\ to zero
Aliasing tmpOE__Pressure1_net_0 to tmpOE__LED_net_0
Aliasing tmpOE__Pressure2_net_0 to tmpOE__LED_net_0
Aliasing \Counter:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter:CounterUDB:cmp_out_reg_i\\D\ to \Counter:CounterUDB:prevCompare\\D\
Removing Lhs of wire one[10] = tmpOE__LED_net_0[4]
Removing Lhs of wire \comm:RS485:UART:Net_459\[19] = zero[5]
Removing Lhs of wire \comm:RS485:UART:Net_652\[20] = zero[5]
Removing Lhs of wire \comm:RS485:UART:Net_676\[22] = zero[5]
Removing Lhs of wire \comm:RS485:UART:Net_245\[23] = zero[5]
Removing Lhs of wire \comm:RS485:UART:Net_416\[24] = zero[5]
Removing Rhs of wire \comm:RS485:UART:Net_654\[25] = \comm:RS485:UART:Net_379\[26]
Removing Lhs of wire \comm:RS485:UART:SCBclock\[29] = \comm:RS485:UART:Net_847\[18]
Removing Lhs of wire \comm:RS485:UART:Net_653\[30] = zero[5]
Removing Lhs of wire \comm:RS485:UART:Net_909\[31] = zero[5]
Removing Lhs of wire \comm:RS485:UART:Net_663\[32] = zero[5]
Removing Lhs of wire \comm:RS485:UART:tmpOE__tx_net_0\[34] = tmpOE__LED_net_0[4]
Removing Lhs of wire \comm:RS485:UART:tmpOE__rx_net_0\[45] = tmpOE__LED_net_0[4]
Removing Lhs of wire \comm:RS485:UART:Net_739\[49] = zero[5]
Removing Lhs of wire \comm:RS485:UART:Net_747\[50] = zero[5]
Removing Lhs of wire \comm:RS485:tmpOE__DE_net_0\[74] = tmpOE__LED_net_0[4]
Removing Lhs of wire \comm:RS485:tmpOE__nRE_net_0\[81] = tmpOE__LED_net_0[4]
Removing Lhs of wire \comm:RS485:tmpOE__WAKE_net_0\[88] = tmpOE__LED_net_0[4]
Removing Lhs of wire \UART:Net_459\[109] = zero[5]
Removing Lhs of wire \UART:Net_652\[110] = zero[5]
Removing Lhs of wire \UART:Net_1194\[112] = zero[5]
Removing Lhs of wire \UART:Net_1195\[113] = zero[5]
Removing Lhs of wire \UART:Net_1196\[114] = zero[5]
Removing Rhs of wire \UART:Net_654\[115] = \UART:Net_1197\[116]
Removing Lhs of wire \UART:Net_1170\[119] = \UART:Net_847\[108]
Removing Lhs of wire \UART:Net_990\[120] = zero[5]
Removing Lhs of wire \UART:Net_909\[121] = zero[5]
Removing Lhs of wire \UART:Net_663\[122] = zero[5]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[124] = tmpOE__LED_net_0[4]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[133] = tmpOE__LED_net_0[4]
Removing Lhs of wire \UART:Net_1175\[137] = zero[5]
Removing Lhs of wire \UART:Net_747\[138] = zero[5]
Removing Lhs of wire \Counter:Net_89\[162] = tmpOE__LED_net_0[4]
Removing Lhs of wire \Counter:CounterUDB:ctrl_capmode_1\[170] = zero[5]
Removing Lhs of wire \Counter:CounterUDB:ctrl_capmode_0\[171] = zero[5]
Removing Lhs of wire \Counter:CounterUDB:ctrl_enable\[183] = \Counter:CounterUDB:control_7\[175]
Removing Lhs of wire \Counter:CounterUDB:capt_rising\[185] = zero[5]
Removing Lhs of wire \Counter:CounterUDB:capt_falling\[186] = \Counter:CounterUDB:prevCapture\[184]
Removing Rhs of wire \Counter:CounterUDB:reload\[189] = \Counter:CounterUDB:reload_tc\[190]
Removing Lhs of wire \Counter:CounterUDB:final_enable\[191] = \Counter:CounterUDB:control_7\[175]
Removing Lhs of wire \Counter:CounterUDB:counter_enable\[192] = \Counter:CounterUDB:control_7\[175]
Removing Rhs of wire \Counter:CounterUDB:status_0\[193] = \Counter:CounterUDB:cmp_out_status\[194]
Removing Rhs of wire \Counter:CounterUDB:status_1\[195] = \Counter:CounterUDB:per_zero\[196]
Removing Rhs of wire \Counter:CounterUDB:status_2\[197] = \Counter:CounterUDB:overflow_status\[198]
Removing Rhs of wire \Counter:CounterUDB:status_3\[199] = \Counter:CounterUDB:underflow_status\[200]
Removing Lhs of wire \Counter:CounterUDB:status_4\[201] = \Counter:CounterUDB:hwCapture\[188]
Removing Rhs of wire \Counter:CounterUDB:status_5\[202] = \Counter:CounterUDB:fifo_full\[203]
Removing Rhs of wire \Counter:CounterUDB:status_6\[204] = \Counter:CounterUDB:fifo_nempty\[205]
Removing Lhs of wire \Counter:CounterUDB:reset\[207] = zero[5]
Removing Lhs of wire \Counter:CounterUDB:dp_dir\[210] = tmpOE__LED_net_0[4]
Removing Lhs of wire \Counter:CounterUDB:tc_i\[215] = \Counter:CounterUDB:reload\[189]
Removing Rhs of wire \Counter:CounterUDB:cmp_out_i\[218] = \Counter:CounterUDB:cmp_less\[219]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_2\[226] = tmpOE__LED_net_0[4]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_1\[227] = \Counter:CounterUDB:count_enable\[225]
Removing Lhs of wire \Counter:CounterUDB:cs_addr_0\[228] = \Counter:CounterUDB:reload\[189]
Removing Lhs of wire tmpOE__Flow_IN_1_net_0[258] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__ON1_DIR1_net_0[264] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__ON1_DIR2_net_0[270] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__ON2_DIR1_net_0[276] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__ON2_DIR2_net_0[282] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__ON3_DIR1_net_0[288] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__ON3_DIR2_net_0[294] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__ON4_DIR1_net_0[300] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__ON4_DIR2_net_0[306] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__Ctrl_5V_net_0[312] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__Ctrl_12V_net_0[318] = tmpOE__LED_net_0[4]
Removing Lhs of wire \ADC:Net_3107\[397] = zero[5]
Removing Lhs of wire \ADC:Net_3106\[398] = zero[5]
Removing Lhs of wire \ADC:Net_3105\[399] = zero[5]
Removing Lhs of wire \ADC:Net_3104\[400] = zero[5]
Removing Lhs of wire \ADC:Net_3103\[401] = zero[5]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[403] = tmpOE__LED_net_0[4]
Removing Lhs of wire \ADC:Net_17\[452] = \ADC:Net_1845\[325]
Removing Lhs of wire \ADC:Net_3207_1\[474] = zero[5]
Removing Lhs of wire \ADC:Net_3207_0\[475] = zero[5]
Removing Lhs of wire \ADC:Net_3235\[476] = zero[5]
Removing Lhs of wire tmpOE__Pressure1_net_0[546] = tmpOE__LED_net_0[4]
Removing Lhs of wire tmpOE__Pressure2_net_0[552] = tmpOE__LED_net_0[4]
Removing Lhs of wire \Counter:CounterUDB:prevCapture\\D\[557] = zero[5]
Removing Lhs of wire \Counter:CounterUDB:overflow_reg_i\\D\[558] = \Counter:CounterUDB:overflow\[209]
Removing Lhs of wire \Counter:CounterUDB:underflow_reg_i\\D\[559] = \Counter:CounterUDB:underflow\[212]
Removing Lhs of wire \Counter:CounterUDB:tc_reg_i\\D\[560] = \Counter:CounterUDB:reload\[189]
Removing Lhs of wire \Counter:CounterUDB:prevCompare\\D\[561] = \Counter:CounterUDB:cmp_out_i\[218]
Removing Lhs of wire \Counter:CounterUDB:cmp_out_reg_i\\D\[562] = \Counter:CounterUDB:cmp_out_i\[218]
Removing Lhs of wire \Counter:CounterUDB:count_stored_i\\D\[563] = Net_215[224]

------------------------------------------------------
Aliased 0 equations, 85 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LED_net_0' (cost = 0):
tmpOE__LED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Counter:CounterUDB:capt_either_edge\' (cost = 0):
\Counter:CounterUDB:capt_either_edge\ <= (\Counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter:CounterUDB:overflow\' (cost = 0):
\Counter:CounterUDB:overflow\ <= (\Counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter:CounterUDB:underflow\' (cost = 0):
\Counter:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 5 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Counter:CounterUDB:hwCapture\ to zero
Aliasing \Counter:CounterUDB:status_3\ to zero
Aliasing \Counter:CounterUDB:underflow\ to zero
Removing Lhs of wire \Counter:CounterUDB:hwCapture\[188] = zero[5]
Removing Rhs of wire \Counter:CounterUDB:reload\[189] = \Counter:CounterUDB:per_equal\[211]
Removing Lhs of wire \Counter:CounterUDB:status_3\[199] = zero[5]
Removing Lhs of wire \Counter:CounterUDB:underflow\[212] = zero[5]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Atom.cyprj -dcpsoc3 Atom.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.457ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.2.0.724, Family: PSoC3, Started at: Thursday, 23 July 2015 09:20:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\sdevasenapathy\atoms\AtomWorkspace\Atom.cydsn\Atom.cyprj -d CY8C4245AXI-483 Atom.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter:CounterUDB:underflow_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'comm_RS485_UART_SCBCLK'. Signal=\comm:RS485:UART:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff3\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_208_digital
    Digital Clock 1: Automatic-assigning  clock 'comm_RS485_clock_Timeout'. Fanout=1, Signal=\comm:RS485:Net_59_digital\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Ctrl_12V(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ctrl_12V(0)__PA ,
            pad => Ctrl_12V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ctrl_5V(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ctrl_5V(0)__PA ,
            pad => Ctrl_5V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Flow_IN_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Flow_IN_1(0)__PA ,
            fb => Net_215 ,
            pad => Flow_IN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            annotation => Net_36 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON1_DIR1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ON1_DIR1(0)__PA ,
            pad => ON1_DIR1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON1_DIR2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ON1_DIR2(0)__PA ,
            pad => ON1_DIR2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON2_DIR1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ON2_DIR1(0)__PA ,
            pad => ON2_DIR1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON2_DIR2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ON2_DIR2(0)__PA ,
            pad => ON2_DIR2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON3_DIR1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ON3_DIR1(0)__PA ,
            pad => ON3_DIR1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON3_DIR2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ON3_DIR2(0)__PA ,
            pad => ON3_DIR2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON4_DIR1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ON4_DIR1(0)__PA ,
            pad => ON4_DIR1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ON4_DIR2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ON4_DIR2(0)__PA ,
            pad => ON4_DIR2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pressure1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pressure1(0)__PA ,
            analog_term => \ADC:mux_bus_plus_0\ ,
            pad => Pressure1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pressure2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pressure2(0)__PA ,
            analog_term => \ADC:mux_bus_plus_1\ ,
            pad => Pressure2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_43\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_654\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_1062\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \comm:RS485:DE(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \comm:RS485:DE(0)\__PA ,
            pad => \comm:RS485:DE(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \comm:RS485:UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \comm:RS485:UART:rx(0)\__PA ,
            fb => \comm:RS485:UART:Net_654\ ,
            pad => \comm:RS485:UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \comm:RS485:UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \comm:RS485:UART:tx(0)\__PA ,
            input => \comm:RS485:UART:Net_656\ ,
            pad => \comm:RS485:UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \comm:RS485:WAKE(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \comm:RS485:WAKE(0)\__PA ,
            pad => \comm:RS485:WAKE(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \comm:RS485:nRE(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \comm:RS485:nRE(0)\__PA ,
            pad => \comm:RS485:nRE(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:count_stored_i\ * Net_215
        );
        Output = \Counter:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_208_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_215
        );
        Output = \Counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_208_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:reload\
        );
        Output = \Counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_208_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\
        );
        Output = \Counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\ * 
              !\Counter:CounterUDB:prevCompare\
        );
        Output = \Counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:reload\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Counter:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_208_digital ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter:CounterUDB:reload\ ,
            ce0_comb => \Counter:CounterUDB:reload\ ,
            z0_comb => \Counter:CounterUDB:status_1\ ,
            cl1_comb => \Counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_208_digital ,
            status_6 => \Counter:CounterUDB:status_6\ ,
            status_5 => \Counter:CounterUDB:status_5\ ,
            status_2 => \Counter:CounterUDB:status_2\ ,
            status_1 => \Counter:CounterUDB:status_1\ ,
            status_0 => \Counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_208_digital ,
            control_7 => \Counter:CounterUDB:control_7\ ,
            control_6 => \Counter:CounterUDB:control_6\ ,
            control_5 => \Counter:CounterUDB:control_5\ ,
            control_4 => \Counter:CounterUDB:control_4\ ,
            control_3 => \Counter:CounterUDB:control_3\ ,
            control_2 => \Counter:CounterUDB:control_2\ ,
            control_1 => \Counter:CounterUDB:control_1\ ,
            control_0 => \Counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\comm:RS485:Timeout:Counter7\
        PORT MAP (
            clock => \comm:RS485:Net_59_digital\ ,
            count_6 => \comm:RS485:Net_83_6\ ,
            count_5 => \comm:RS485:Net_83_5\ ,
            count_4 => \comm:RS485:Net_83_4\ ,
            count_3 => \comm:RS485:Net_83_3\ ,
            count_2 => \comm:RS485:Net_83_2\ ,
            count_1 => \comm:RS485:Net_83_1\ ,
            count_0 => \comm:RS485:Net_83_0\ ,
            tc => \comm:RS485:Net_72\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\comm:RS485:UART:SCB_IRQ\
        PORT MAP (
            interrupt => \comm:RS485:Net_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\comm:RS485:isr_Timeout\
        PORT MAP (
            interrupt => \comm:RS485:Net_72\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\comm:RS485:isr_WAKE\
        PORT MAP (
            interrupt => \comm:RS485:Net_142\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_WDT
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :   24 :   12 :   36 :  66.67%
UDB Macrocells                :    7 :   25 :   32 :  21.88%
UDB Unique Pterms             :    6 :   58 :   64 :   9.38%
UDB Total Pterms              :    6 :      :      : 
UDB Datapath Cells            :    1 :    3 :    4 :  25.00%
UDB Status Cells              :    1 :    3 :    4 :  25.00%
            StatusI Registers :    1 
UDB Control Cells             :    2 :    2 :    4 :  50.00%
            Control Registers :    1 
                 Count7 Cells :    1 
Interrupts                    :    5 :   27 :   32 :  15.63%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    2 :    0 :    2 : 100.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.629ms
Tech mapping phase: Elapsed time ==> 0s.756ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0316093s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0523419 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC:Net_2580\ {
  }
  Net: \ADC:Net_3016\ {
  }
  Net: \ADC:Net_3046\ {
  }
  Net: \ADC:Net_43\ {
    p1_7
    swh_1
    Net_2120
  }
  Net: \ADC:Net_8\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_0\ {
    p2_0
  }
  Net: \ADC:mux_bus_plus_1\ {
    p2_1
  }
  Net: \ADC:Net_2020\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw0
    SARMUX0_sw1
  }
  Net: \ADC:Net_124\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p1_7                                             -> \ADC:Net_43\
  swh_1                                            -> \ADC:Net_43\
  Net_2120                                         -> \ADC:Net_43\
  p2_0                                             -> \ADC:mux_bus_plus_0\
  p2_1                                             -> \ADC:mux_bus_plus_1\
  sarmux_vplus                                     -> \ADC:Net_2020\
  SARMUX0_sw0                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw1                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC:Net_124\
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC:Net_2020\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:mux_bus_plus_0\
      Outer: SARMUX0_sw0
      Inner: __open__
      Path {
        SARMUX0_sw0
        p2_0
      }
    }
    Arm: 1 {
      Net:   \ADC:mux_bus_plus_1\
      Outer: SARMUX0_sw1
      Inner: __open__
      Path {
        SARMUX0_sw1
        p2_1
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC:Net_124\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.129ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :    5 :    8 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.33
                   Pterms :            2.00
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.013ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 69, final cost is 69 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       3.50 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\comm:RS485:Timeout:Counter7\
    PORT MAP (
        clock => \comm:RS485:Net_59_digital\ ,
        count_6 => \comm:RS485:Net_83_6\ ,
        count_5 => \comm:RS485:Net_83_5\ ,
        count_4 => \comm:RS485:Net_83_4\ ,
        count_3 => \comm:RS485:Net_83_3\ ,
        count_2 => \comm:RS485:Net_83_2\ ,
        count_1 => \comm:RS485:Net_83_1\ ,
        count_0 => \comm:RS485:Net_83_0\ ,
        tc => \comm:RS485:Net_72\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:control_7\ * 
              !\Counter:CounterUDB:count_stored_i\ * Net_215
        );
        Output = \Counter:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_208_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_215
        );
        Output = \Counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:reload\ * 
              !\Counter:CounterUDB:overflow_reg_i\
        );
        Output = \Counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_208_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:reload\
        );
        Output = \Counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\ * 
              !\Counter:CounterUDB:prevCompare\
        );
        Output = \Counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_208_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter:CounterUDB:cmp_out_i\
        );
        Output = \Counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_208_digital ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter:CounterUDB:reload\ ,
        ce0_comb => \Counter:CounterUDB:reload\ ,
        z0_comb => \Counter:CounterUDB:status_1\ ,
        cl1_comb => \Counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_208_digital ,
        status_6 => \Counter:CounterUDB:status_6\ ,
        status_5 => \Counter:CounterUDB:status_5\ ,
        status_2 => \Counter:CounterUDB:status_2\ ,
        status_1 => \Counter:CounterUDB:status_1\ ,
        status_0 => \Counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_208_digital ,
        control_7 => \Counter:CounterUDB:control_7\ ,
        control_6 => \Counter:CounterUDB:control_6\ ,
        control_5 => \Counter:CounterUDB:control_5\ ,
        control_4 => \Counter:CounterUDB:control_4\ ,
        control_3 => \Counter:CounterUDB:control_3\ ,
        control_2 => \Counter:CounterUDB:control_2\ ,
        control_1 => \Counter:CounterUDB:control_1\ ,
        control_0 => \Counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\comm:RS485:isr_WAKE\
        PORT MAP (
            interrupt => \comm:RS485:Net_142\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\comm:RS485:isr_Timeout\
        PORT MAP (
            interrupt => \comm:RS485:Net_72\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(9)] 
    interrupt: Name =isr_WDT
        PORT MAP (
            interrupt => WDT_INT_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\comm:RS485:UART:SCB_IRQ\
        PORT MAP (
            interrupt => \comm:RS485:Net_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 generates interrupt for logical port:
    logicalport: Name =\comm:RS485:WAKE\
        PORT MAP (
            in_clock_en => tmpOE__LED_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LED_net_0 ,
            out_reset => zero ,
            interrupt => \comm:RS485:Net_142\ ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "100"
            ibuf_enabled = "1"
            id = "02cb71e9-4258-4d11-89bc-04bb13534764/f709e1b5-0661-4ea1-9017-8746e3c53259/264be2d3-9481-494b-8d9c-c1905a45e9cc"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "1"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \comm:RS485:DE(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \comm:RS485:DE(0)\__PA ,
        pad => \comm:RS485:DE(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \comm:RS485:nRE(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \comm:RS485:nRE(0)\__PA ,
        pad => \comm:RS485:nRE(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Ctrl_5V(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ctrl_5V(0)__PA ,
        pad => Ctrl_5V(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \comm:RS485:WAKE(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \comm:RS485:WAKE(0)\__PA ,
        pad => \comm:RS485:WAKE(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_654\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_1062\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = ON4_DIR1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ON4_DIR1(0)__PA ,
        pad => ON4_DIR1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ON3_DIR2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ON3_DIR2(0)__PA ,
        pad => ON3_DIR2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ON4_DIR2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ON4_DIR2(0)__PA ,
        pad => ON4_DIR2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Ctrl_12V(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ctrl_12V(0)__PA ,
        pad => Ctrl_12V(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        annotation => Net_36 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_43\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pressure1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pressure1(0)__PA ,
        analog_term => \ADC:mux_bus_plus_0\ ,
        pad => Pressure1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pressure2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pressure2(0)__PA ,
        analog_term => \ADC:mux_bus_plus_1\ ,
        pad => Pressure2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ON1_DIR1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ON1_DIR1(0)__PA ,
        pad => ON1_DIR1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ON1_DIR2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ON1_DIR2(0)__PA ,
        pad => ON1_DIR2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Flow_IN_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Flow_IN_1(0)__PA ,
        fb => Net_215 ,
        pad => Flow_IN_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ON2_DIR1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ON2_DIR1(0)__PA ,
        pad => ON2_DIR1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ON2_DIR2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ON2_DIR2(0)__PA ,
        pad => ON2_DIR2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = ON3_DIR1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ON3_DIR1(0)__PA ,
        pad => ON3_DIR1(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \comm:RS485:UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \comm:RS485:UART:rx(0)\__PA ,
        fb => \comm:RS485:UART:Net_654\ ,
        pad => \comm:RS485:UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \comm:RS485:UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \comm:RS485:UART:tx(0)\__PA ,
        input => \comm:RS485:UART:Net_656\ ,
        pad => \comm:RS485:UART:tx(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \ADC:Net_1845_ff7\ ,
            ff_div_2 => \comm:RS485:UART:Net_847_ff2\ ,
            ff_div_3 => \UART:Net_847_ff3\ ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: 
    WDT Block @ [FFB(WDT,0)]: 
    m0s8wdtcell: Name =WDT
        PORT MAP (
            wdt_int => WDT_INT_OUT );
        Properties:
        {
        }
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    SCB Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\comm:RS485:UART:SCB\
        PORT MAP (
            clock => \comm:RS485:UART:Net_847_ff2\ ,
            interrupt => \comm:RS485:Net_1\ ,
            rx => \comm:RS485:UART:Net_654\ ,
            tx => \comm:RS485:UART:Net_656\ ,
            rts => \comm:RS485:UART:Net_751\ ,
            mosi_m => \comm:RS485:UART:Net_660\ ,
            select_m_3 => \comm:RS485:UART:ss_3\ ,
            select_m_2 => \comm:RS485:UART:ss_2\ ,
            select_m_1 => \comm:RS485:UART:ss_1\ ,
            select_m_0 => \comm:RS485:UART:ss_0\ ,
            sclk_m => \comm:RS485:UART:Net_687\ ,
            miso_s => \comm:RS485:UART:Net_703\ ,
            tx_req => \comm:RS485:UART:Net_823\ ,
            rx_req => \comm:RS485:UART:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff3\ ,
            interrupt => Net_78 ,
            rx => \UART:Net_654\ ,
            tx => \UART:Net_1062\ ,
            rts => \UART:Net_1053\ ,
            mosi_m => \UART:Net_1061\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_1059\ ,
            miso_s => \UART:Net_1055\ ,
            tx_req => Net_81 ,
            rx_req => Net_80 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: 
    PSoC4 SAR Fixed Block @ [FFB(SARADC,0)]: 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC:Net_2020\ ,
            vminus => \ADC:Net_124\ ,
            vref => \ADC:Net_8\ ,
            ext_vref => \ADC:Net_43\ ,
            clock => \ADC:Net_1845_ff7\ ,
            sample_done => Net_238 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            eos_intr => Net_239 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_208_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => \comm:RS485:Net_59_digital\ ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Mux @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_1 => \ADC:mux_bus_plus_1\ ,
            muxin_plus_0 => \ADC:mux_bus_plus_0\ ,
            muxin_minus_1 => \ADC:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC:mux_bus_minus_0\ ,
            cmn_neg => \ADC:Net_2580\ ,
            vout_plus => \ADC:Net_2020\ ,
            vout_minus => \ADC:Net_124\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "00"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                         | 
Port | Pin | Fixed |      Type |       Drive Mode |                    Name | Connections
-----+-----+-------+-----------+------------------+-------------------------+------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      \comm:RS485:DE(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |     \comm:RS485:nRE(0)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |              Ctrl_5V(0) | 
     |   3 |     * | ON_CHANGE |    OPEN_DRAIN_LO |    \comm:RS485:WAKE(0)\ | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |            \UART:rx(0)\ | FB(\UART:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT |            \UART:tx(0)\ | In(\UART:Net_1062\)
-----+-----+-------+-----------+------------------+-------------------------+------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |             ON4_DIR1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |             ON3_DIR2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |             ON4_DIR2(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |             Ctrl_12V(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |                  LED(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |         \ADC:Bypass(0)\ | Analog(\ADC:Net_43\)
-----+-----+-------+-----------+------------------+-------------------------+------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |            Pressure1(0) | Analog(\ADC:mux_bus_plus_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            Pressure2(0) | Analog(\ADC:mux_bus_plus_1\)
     |   2 |     * |      NONE |         CMOS_OUT |             ON1_DIR1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |             ON1_DIR2(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |            Flow_IN_1(0) | FB(Net_215)
     |   6 |     * |      NONE |         CMOS_OUT |             ON2_DIR1(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |             ON2_DIR2(0) | 
-----+-----+-------+-----------+------------------+-------------------------+------------------------------
   3 |   7 |     * |      NONE |         CMOS_OUT |             ON3_DIR1(0) | 
-----+-----+-------+-----------+------------------+-------------------------+------------------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL | \comm:RS485:UART:rx(0)\ | FB(\comm:RS485:UART:Net_654\)
     |   1 |     * |      NONE |         CMOS_OUT | \comm:RS485:UART:tx(0)\ | In(\comm:RS485:UART:Net_656\)
-----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.927ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.616ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.254ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Atom_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.245ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.366ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.497ms
API generation phase: Elapsed time ==> 2s.527ms
Dependency generation phase: Elapsed time ==> 0s.053ms
Cleanup phase: Elapsed time ==> 0s.001ms
