<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v</a>
defines: 
time_elapsed: 0.082s
ram usage: 11028 KB
</pre>
<pre class="log">

sh scr.sh --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v</a>
+ verilator --lint-only -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK -Wpedantic -Wno-context -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v</a>
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:62:73: Operator ADD expects 33 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                           : ... In instance bsg_fifo_1r1w_pseudo_large.big1p.rd_circ_ptr
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:63:37: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                           : ... In instance bsg_fifo_1r1w_pseudo_large.big1p.rd_circ_ptr
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_circular_ptr.v:72:81: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;add_i&#39; generates 1 bits.
                                                                                                           : ... In instance bsg_fifo_1r1w_pseudo_large.big1p.rd_circ_ptr
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:41:13: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                               : ... In instance bsg_fifo_1r1w_pseudo_large.little2p
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:46:13: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                               : ... In instance bsg_fifo_1r1w_pseudo_large.little2p
%Error: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:56:4: Cannot find file containing module: &#39;bsg_mem_1r1w&#39;
        ... Looked in:
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc/bsg_mem_1r1w.sv
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc/bsg_mem_1r1w.sv
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.v
             /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_mem_1r1w.sv
             bsg_mem_1r1w
             bsg_mem_1r1w.v
             bsg_mem_1r1w.sv
             obj_dir/bsg_mem_1r1w
             obj_dir/bsg_mem_1r1w.v
             obj_dir/bsg_mem_1r1w.sv
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:141:44: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;full_r&#39; generates 1 bits.
                                                                                                            : ... In instance bsg_fifo_1r1w_pseudo_large.little2p
%Warning-WIDTH: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_two_fifo.v:141:44: Operator ADD expects 32 bits on the RHS, but RHS&#39;s EQ generates 1 bits.
                                                                                                            : ... In instance bsg_fifo_1r1w_pseudo_large.little2p
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:17:13: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                     : ... In instance bsg_fifo_1r1w_pseudo_large.big1p
%Warning-LITENDIAN: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:27:14: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                     : ... In instance bsg_fifo_1r1w_pseudo_large.big1p
%Error: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1rw_large.v:111:4: Cannot find file containing module: &#39;bsg_mem_1rw_sync&#39;
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-123" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:123</a>:13: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                              : ... In instance bsg_fifo_1r1w_pseudo_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-128" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:128</a>:14: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                              : ... In instance bsg_fifo_1r1w_pseudo_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-133" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:133</a>:9: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                             : ... In instance bsg_fifo_1r1w_pseudo_large
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-165" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:165</a>:62: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;big_deq_r&#39; generates 1 bits.
                                                                                                                          : ... In instance bsg_fifo_1r1w_pseudo_large
%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v.html#l-233" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_1r1w_pseudo_large.v:233</a>:9: Little bit endian vector: MSB &lt; LSB of bit range: -2:0
                                                                                                                             : ... In instance bsg_fifo_1r1w_pseudo_large
%Error: Exiting due to 2 error(s)
+ exit 1

</pre>
</body>