Active-HDL 10.5.217.6767 2019-04-20 15:57:18

Elaboration top modules:
Architecture                  ClkDiv(ClkDiv)


--------------------------------------------------------------------------------------------
Entity   | Architecture | Library    | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
ClkDiv   | ClkDiv       | Secuencias |      | 10.5.217.6767 (Windows) | -O3
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
VHDL Package            | Library    | Info | Compiler Version        | Compilation Options
--------------------------------------------------------------------------------------------
standard                | std        |      |                         | <unavailable>
TEXTIO                  | std        |      |                         | <unavailable>
std_logic_1164          | ieee       |      |                         | <unavailable>
std_logic_arith         | ieee       |      |                         | <unavailable>
STD_LOGIC_UNSIGNED      | ieee       |      |                         | <unavailable>
--------------------------------------------------------------------------------------------

--------------------------------------------------------------------------------------------
Library                 | Comment
--------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
Secuencias              | None
std                     | Standard VHDL library
--------------------------------------------------------------------------------------------


Simulation Options: asim +access +r -advdataflow ClkDiv


The performance of simulation is reduced. Version Student Edition
