
stm32f103x6_Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000a30  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08000b60  08000b60  00010b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000bc0  08000bc0  00020018  2**0
                  CONTENTS
  4 .ARM          00000000  08000bc0  08000bc0  00020018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000bc0  08000bc0  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000bc0  08000bc0  00010bc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000bc4  08000bc4  00010bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08000bc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000018  08000be0  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08000be0  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001afa  00000000  00000000  00020041  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000623  00000000  00000000  00021b3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000b58  00000000  00000000  0002215e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000001d8  00000000  00000000  00022cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000180  00000000  00000000  00022e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000229  00000000  00000000  00023010  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00000d2b  00000000  00000000  00023239  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000046c5  00000000  00000000  00023f64  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00028629  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000005dc  00000000  00000000  000286a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000018 	.word	0x20000018
 800014c:	00000000 	.word	0x00000000
 8000150:	08000b48 	.word	0x08000b48

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	2000001c 	.word	0x2000001c
 800016c:	08000b48 	.word	0x08000b48

08000170 <EXTI0_IRQHandler>:

/* ================================================================ */
/* ========================= ISR Functions ======================== */
/* ================================================================ */

void EXTI0_IRQHandler(void){
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
	// This bit is cleared by writing a ‘1’ into the bit
	SET_BIT(EXTI->PR, 0);
 8000174:	4b07      	ldr	r3, [pc, #28]	; (8000194 <EXTI0_IRQHandler+0x24>)
 8000176:	695b      	ldr	r3, [r3, #20]
 8000178:	4a06      	ldr	r2, [pc, #24]	; (8000194 <EXTI0_IRQHandler+0x24>)
 800017a:	f043 0301 	orr.w	r3, r3, #1
 800017e:	6153      	str	r3, [r2, #20]
	// Call IRQ Call Back Function
	if (EXTI_CallBacks[0] != NULL) {
 8000180:	4b05      	ldr	r3, [pc, #20]	; (8000198 <EXTI0_IRQHandler+0x28>)
 8000182:	681b      	ldr	r3, [r3, #0]
 8000184:	2b00      	cmp	r3, #0
 8000186:	d002      	beq.n	800018e <EXTI0_IRQHandler+0x1e>
		EXTI_CallBacks[0]();
 8000188:	4b03      	ldr	r3, [pc, #12]	; (8000198 <EXTI0_IRQHandler+0x28>)
 800018a:	681b      	ldr	r3, [r3, #0]
 800018c:	4798      	blx	r3
	}
}
 800018e:	bf00      	nop
 8000190:	bd80      	pop	{r7, pc}
 8000192:	bf00      	nop
 8000194:	40010400 	.word	0x40010400
 8000198:	20000034 	.word	0x20000034

0800019c <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
	// This bit is cleared by writing a ‘1’ into the bit
	SET_BIT(EXTI->PR, 1);
 80001a0:	4b07      	ldr	r3, [pc, #28]	; (80001c0 <EXTI1_IRQHandler+0x24>)
 80001a2:	695b      	ldr	r3, [r3, #20]
 80001a4:	4a06      	ldr	r2, [pc, #24]	; (80001c0 <EXTI1_IRQHandler+0x24>)
 80001a6:	f043 0302 	orr.w	r3, r3, #2
 80001aa:	6153      	str	r3, [r2, #20]
	// Call IRQ Call Back Function
	if (EXTI_CallBacks[1] != NULL) {
 80001ac:	4b05      	ldr	r3, [pc, #20]	; (80001c4 <EXTI1_IRQHandler+0x28>)
 80001ae:	685b      	ldr	r3, [r3, #4]
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d002      	beq.n	80001ba <EXTI1_IRQHandler+0x1e>
		EXTI_CallBacks[1]();
 80001b4:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <EXTI1_IRQHandler+0x28>)
 80001b6:	685b      	ldr	r3, [r3, #4]
 80001b8:	4798      	blx	r3
	}
}
 80001ba:	bf00      	nop
 80001bc:	bd80      	pop	{r7, pc}
 80001be:	bf00      	nop
 80001c0:	40010400 	.word	0x40010400
 80001c4:	20000034 	.word	0x20000034

080001c8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
	// This bit is cleared by writing a ‘1’ into the bit
	SET_BIT(EXTI->PR, 2);
 80001cc:	4b07      	ldr	r3, [pc, #28]	; (80001ec <EXTI2_IRQHandler+0x24>)
 80001ce:	695b      	ldr	r3, [r3, #20]
 80001d0:	4a06      	ldr	r2, [pc, #24]	; (80001ec <EXTI2_IRQHandler+0x24>)
 80001d2:	f043 0304 	orr.w	r3, r3, #4
 80001d6:	6153      	str	r3, [r2, #20]
	// Call IRQ Call Back Function
	if (EXTI_CallBacks[2] != NULL) {
 80001d8:	4b05      	ldr	r3, [pc, #20]	; (80001f0 <EXTI2_IRQHandler+0x28>)
 80001da:	689b      	ldr	r3, [r3, #8]
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d002      	beq.n	80001e6 <EXTI2_IRQHandler+0x1e>
		EXTI_CallBacks[2]();
 80001e0:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <EXTI2_IRQHandler+0x28>)
 80001e2:	689b      	ldr	r3, [r3, #8]
 80001e4:	4798      	blx	r3
	}
}
 80001e6:	bf00      	nop
 80001e8:	bd80      	pop	{r7, pc}
 80001ea:	bf00      	nop
 80001ec:	40010400 	.word	0x40010400
 80001f0:	20000034 	.word	0x20000034

080001f4 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
	// This bit is cleared by writing a ‘1’ into the bit
	SET_BIT(EXTI->PR, 3);
 80001f8:	4b07      	ldr	r3, [pc, #28]	; (8000218 <EXTI3_IRQHandler+0x24>)
 80001fa:	695b      	ldr	r3, [r3, #20]
 80001fc:	4a06      	ldr	r2, [pc, #24]	; (8000218 <EXTI3_IRQHandler+0x24>)
 80001fe:	f043 0308 	orr.w	r3, r3, #8
 8000202:	6153      	str	r3, [r2, #20]
	// Call IRQ Call Back Function
	if (EXTI_CallBacks[3] != NULL) {
 8000204:	4b05      	ldr	r3, [pc, #20]	; (800021c <EXTI3_IRQHandler+0x28>)
 8000206:	68db      	ldr	r3, [r3, #12]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d002      	beq.n	8000212 <EXTI3_IRQHandler+0x1e>
		EXTI_CallBacks[3]();
 800020c:	4b03      	ldr	r3, [pc, #12]	; (800021c <EXTI3_IRQHandler+0x28>)
 800020e:	68db      	ldr	r3, [r3, #12]
 8000210:	4798      	blx	r3
	}
}
 8000212:	bf00      	nop
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	40010400 	.word	0x40010400
 800021c:	20000034 	.word	0x20000034

08000220 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
	// This bit is cleared by writing a ‘1’ into the bit
	SET_BIT(EXTI->PR, 4);
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <EXTI4_IRQHandler+0x24>)
 8000226:	695b      	ldr	r3, [r3, #20]
 8000228:	4a06      	ldr	r2, [pc, #24]	; (8000244 <EXTI4_IRQHandler+0x24>)
 800022a:	f043 0310 	orr.w	r3, r3, #16
 800022e:	6153      	str	r3, [r2, #20]
	// Call IRQ Call Back Function
	if (EXTI_CallBacks[4] != NULL) {
 8000230:	4b05      	ldr	r3, [pc, #20]	; (8000248 <EXTI4_IRQHandler+0x28>)
 8000232:	691b      	ldr	r3, [r3, #16]
 8000234:	2b00      	cmp	r3, #0
 8000236:	d002      	beq.n	800023e <EXTI4_IRQHandler+0x1e>
		EXTI_CallBacks[4]();
 8000238:	4b03      	ldr	r3, [pc, #12]	; (8000248 <EXTI4_IRQHandler+0x28>)
 800023a:	691b      	ldr	r3, [r3, #16]
 800023c:	4798      	blx	r3
	}
}
 800023e:	bf00      	nop
 8000240:	bd80      	pop	{r7, pc}
 8000242:	bf00      	nop
 8000244:	40010400 	.word	0x40010400
 8000248:	20000034 	.word	0x20000034

0800024c <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
	if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 5)){
 8000250:	4b34      	ldr	r3, [pc, #208]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 8000252:	695b      	ldr	r3, [r3, #20]
 8000254:	095b      	lsrs	r3, r3, #5
 8000256:	f003 0301 	and.w	r3, r3, #1
 800025a:	2b01      	cmp	r3, #1
 800025c:	d10d      	bne.n	800027a <EXTI9_5_IRQHandler+0x2e>
		// This bit is cleared by writing a ‘1’ into the bit
		SET_BIT(EXTI->PR, 5);
 800025e:	4b31      	ldr	r3, [pc, #196]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 8000260:	695b      	ldr	r3, [r3, #20]
 8000262:	4a30      	ldr	r2, [pc, #192]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 8000264:	f043 0320 	orr.w	r3, r3, #32
 8000268:	6153      	str	r3, [r2, #20]
		// Call IRQ Call Back Function
		if (EXTI_CallBacks[5] != NULL) {
 800026a:	4b2f      	ldr	r3, [pc, #188]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 800026c:	695b      	ldr	r3, [r3, #20]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d056      	beq.n	8000320 <EXTI9_5_IRQHandler+0xd4>
			EXTI_CallBacks[5]();
 8000272:	4b2d      	ldr	r3, [pc, #180]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 8000274:	695b      	ldr	r3, [r3, #20]
 8000276:	4798      	blx	r3
		// Call IRQ Call Back Function
		if (EXTI_CallBacks[9] != NULL) {
			EXTI_CallBacks[9]();
		}
	}
}
 8000278:	e052      	b.n	8000320 <EXTI9_5_IRQHandler+0xd4>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 6)){
 800027a:	4b2a      	ldr	r3, [pc, #168]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 800027c:	695b      	ldr	r3, [r3, #20]
 800027e:	099b      	lsrs	r3, r3, #6
 8000280:	f003 0301 	and.w	r3, r3, #1
 8000284:	2b01      	cmp	r3, #1
 8000286:	d10d      	bne.n	80002a4 <EXTI9_5_IRQHandler+0x58>
		SET_BIT(EXTI->PR, 6);
 8000288:	4b26      	ldr	r3, [pc, #152]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 800028a:	695b      	ldr	r3, [r3, #20]
 800028c:	4a25      	ldr	r2, [pc, #148]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 800028e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000292:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[6] != NULL) {
 8000294:	4b24      	ldr	r3, [pc, #144]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d041      	beq.n	8000320 <EXTI9_5_IRQHandler+0xd4>
			EXTI_CallBacks[6]();
 800029c:	4b22      	ldr	r3, [pc, #136]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 800029e:	699b      	ldr	r3, [r3, #24]
 80002a0:	4798      	blx	r3
}
 80002a2:	e03d      	b.n	8000320 <EXTI9_5_IRQHandler+0xd4>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 7)){
 80002a4:	4b1f      	ldr	r3, [pc, #124]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 80002a6:	695b      	ldr	r3, [r3, #20]
 80002a8:	09db      	lsrs	r3, r3, #7
 80002aa:	f003 0301 	and.w	r3, r3, #1
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d10d      	bne.n	80002ce <EXTI9_5_IRQHandler+0x82>
		SET_BIT(EXTI->PR, 7);
 80002b2:	4b1c      	ldr	r3, [pc, #112]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 80002b4:	695b      	ldr	r3, [r3, #20]
 80002b6:	4a1b      	ldr	r2, [pc, #108]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 80002b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002bc:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[7] != NULL) {
 80002be:	4b1a      	ldr	r3, [pc, #104]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 80002c0:	69db      	ldr	r3, [r3, #28]
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d02c      	beq.n	8000320 <EXTI9_5_IRQHandler+0xd4>
			EXTI_CallBacks[7]();
 80002c6:	4b18      	ldr	r3, [pc, #96]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 80002c8:	69db      	ldr	r3, [r3, #28]
 80002ca:	4798      	blx	r3
}
 80002cc:	e028      	b.n	8000320 <EXTI9_5_IRQHandler+0xd4>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 8)){
 80002ce:	4b15      	ldr	r3, [pc, #84]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	0a1b      	lsrs	r3, r3, #8
 80002d4:	f003 0301 	and.w	r3, r3, #1
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d10d      	bne.n	80002f8 <EXTI9_5_IRQHandler+0xac>
		SET_BIT(EXTI->PR, 8);
 80002dc:	4b11      	ldr	r3, [pc, #68]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 80002de:	695b      	ldr	r3, [r3, #20]
 80002e0:	4a10      	ldr	r2, [pc, #64]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 80002e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80002e6:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[8] != NULL) {
 80002e8:	4b0f      	ldr	r3, [pc, #60]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 80002ea:	6a1b      	ldr	r3, [r3, #32]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d017      	beq.n	8000320 <EXTI9_5_IRQHandler+0xd4>
			EXTI_CallBacks[8]();
 80002f0:	4b0d      	ldr	r3, [pc, #52]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 80002f2:	6a1b      	ldr	r3, [r3, #32]
 80002f4:	4798      	blx	r3
}
 80002f6:	e013      	b.n	8000320 <EXTI9_5_IRQHandler+0xd4>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 9)){
 80002f8:	4b0a      	ldr	r3, [pc, #40]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 80002fa:	695b      	ldr	r3, [r3, #20]
 80002fc:	0a5b      	lsrs	r3, r3, #9
 80002fe:	f003 0301 	and.w	r3, r3, #1
 8000302:	2b01      	cmp	r3, #1
 8000304:	d10c      	bne.n	8000320 <EXTI9_5_IRQHandler+0xd4>
		SET_BIT(EXTI->PR, 9);
 8000306:	4b07      	ldr	r3, [pc, #28]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 8000308:	695b      	ldr	r3, [r3, #20]
 800030a:	4a06      	ldr	r2, [pc, #24]	; (8000324 <EXTI9_5_IRQHandler+0xd8>)
 800030c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000310:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[9] != NULL) {
 8000312:	4b05      	ldr	r3, [pc, #20]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 8000314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000316:	2b00      	cmp	r3, #0
 8000318:	d002      	beq.n	8000320 <EXTI9_5_IRQHandler+0xd4>
			EXTI_CallBacks[9]();
 800031a:	4b03      	ldr	r3, [pc, #12]	; (8000328 <EXTI9_5_IRQHandler+0xdc>)
 800031c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800031e:	4798      	blx	r3
}
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}
 8000324:	40010400 	.word	0x40010400
 8000328:	20000034 	.word	0x20000034

0800032c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
	if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 10)){
 8000330:	4b3f      	ldr	r3, [pc, #252]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000332:	695b      	ldr	r3, [r3, #20]
 8000334:	0a9b      	lsrs	r3, r3, #10
 8000336:	f003 0301 	and.w	r3, r3, #1
 800033a:	2b01      	cmp	r3, #1
 800033c:	d10d      	bne.n	800035a <EXTI15_10_IRQHandler+0x2e>
		// This bit is cleared by writing a ‘1’ into the bit
		SET_BIT(EXTI->PR, 10);
 800033e:	4b3c      	ldr	r3, [pc, #240]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000340:	695b      	ldr	r3, [r3, #20]
 8000342:	4a3b      	ldr	r2, [pc, #236]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000344:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000348:	6153      	str	r3, [r2, #20]
		// Call IRQ Call Back Function
		if (EXTI_CallBacks[10] != NULL) {
 800034a:	4b3a      	ldr	r3, [pc, #232]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 800034c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800034e:	2b00      	cmp	r3, #0
 8000350:	d06b      	beq.n	800042a <EXTI15_10_IRQHandler+0xfe>
			EXTI_CallBacks[10]();
 8000352:	4b38      	ldr	r3, [pc, #224]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 8000354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000356:	4798      	blx	r3
		// Call IRQ Call Back Function
		if (EXTI_CallBacks[15] != NULL) {
			EXTI_CallBacks[15]();
		}
	}
}
 8000358:	e067      	b.n	800042a <EXTI15_10_IRQHandler+0xfe>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 11)){
 800035a:	4b35      	ldr	r3, [pc, #212]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 800035c:	695b      	ldr	r3, [r3, #20]
 800035e:	0adb      	lsrs	r3, r3, #11
 8000360:	f003 0301 	and.w	r3, r3, #1
 8000364:	2b01      	cmp	r3, #1
 8000366:	d10d      	bne.n	8000384 <EXTI15_10_IRQHandler+0x58>
		SET_BIT(EXTI->PR, 11);
 8000368:	4b31      	ldr	r3, [pc, #196]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 800036a:	695b      	ldr	r3, [r3, #20]
 800036c:	4a30      	ldr	r2, [pc, #192]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 800036e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000372:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[11] != NULL) {
 8000374:	4b2f      	ldr	r3, [pc, #188]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 8000376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000378:	2b00      	cmp	r3, #0
 800037a:	d056      	beq.n	800042a <EXTI15_10_IRQHandler+0xfe>
			EXTI_CallBacks[11]();
 800037c:	4b2d      	ldr	r3, [pc, #180]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 800037e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000380:	4798      	blx	r3
}
 8000382:	e052      	b.n	800042a <EXTI15_10_IRQHandler+0xfe>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 12)){
 8000384:	4b2a      	ldr	r3, [pc, #168]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000386:	695b      	ldr	r3, [r3, #20]
 8000388:	0b1b      	lsrs	r3, r3, #12
 800038a:	f003 0301 	and.w	r3, r3, #1
 800038e:	2b01      	cmp	r3, #1
 8000390:	d10d      	bne.n	80003ae <EXTI15_10_IRQHandler+0x82>
		SET_BIT(EXTI->PR, 12);
 8000392:	4b27      	ldr	r3, [pc, #156]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000394:	695b      	ldr	r3, [r3, #20]
 8000396:	4a26      	ldr	r2, [pc, #152]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000398:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800039c:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[12] != NULL) {
 800039e:	4b25      	ldr	r3, [pc, #148]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 80003a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d041      	beq.n	800042a <EXTI15_10_IRQHandler+0xfe>
			EXTI_CallBacks[12]();
 80003a6:	4b23      	ldr	r3, [pc, #140]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 80003a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003aa:	4798      	blx	r3
}
 80003ac:	e03d      	b.n	800042a <EXTI15_10_IRQHandler+0xfe>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 13)){
 80003ae:	4b20      	ldr	r3, [pc, #128]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	0b5b      	lsrs	r3, r3, #13
 80003b4:	f003 0301 	and.w	r3, r3, #1
 80003b8:	2b01      	cmp	r3, #1
 80003ba:	d10d      	bne.n	80003d8 <EXTI15_10_IRQHandler+0xac>
		SET_BIT(EXTI->PR, 13);
 80003bc:	4b1c      	ldr	r3, [pc, #112]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 80003be:	695b      	ldr	r3, [r3, #20]
 80003c0:	4a1b      	ldr	r2, [pc, #108]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 80003c2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003c6:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[13] != NULL) {
 80003c8:	4b1a      	ldr	r3, [pc, #104]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 80003ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d02c      	beq.n	800042a <EXTI15_10_IRQHandler+0xfe>
			EXTI_CallBacks[13]();
 80003d0:	4b18      	ldr	r3, [pc, #96]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 80003d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80003d4:	4798      	blx	r3
}
 80003d6:	e028      	b.n	800042a <EXTI15_10_IRQHandler+0xfe>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 14)){
 80003d8:	4b15      	ldr	r3, [pc, #84]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 80003da:	695b      	ldr	r3, [r3, #20]
 80003dc:	0b9b      	lsrs	r3, r3, #14
 80003de:	f003 0301 	and.w	r3, r3, #1
 80003e2:	2b01      	cmp	r3, #1
 80003e4:	d10d      	bne.n	8000402 <EXTI15_10_IRQHandler+0xd6>
		SET_BIT(EXTI->PR, 14);
 80003e6:	4b12      	ldr	r3, [pc, #72]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 80003e8:	695b      	ldr	r3, [r3, #20]
 80003ea:	4a11      	ldr	r2, [pc, #68]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 80003ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003f0:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[14] != NULL) {
 80003f2:	4b10      	ldr	r3, [pc, #64]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 80003f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d017      	beq.n	800042a <EXTI15_10_IRQHandler+0xfe>
			EXTI_CallBacks[14]();
 80003fa:	4b0e      	ldr	r3, [pc, #56]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 80003fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80003fe:	4798      	blx	r3
}
 8000400:	e013      	b.n	800042a <EXTI15_10_IRQHandler+0xfe>
	else if(EXTI_INTERRUPET_TRIGGERED == READ_BIT(EXTI->PR, 15)){
 8000402:	4b0b      	ldr	r3, [pc, #44]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	0bdb      	lsrs	r3, r3, #15
 8000408:	f003 0301 	and.w	r3, r3, #1
 800040c:	2b01      	cmp	r3, #1
 800040e:	d10c      	bne.n	800042a <EXTI15_10_IRQHandler+0xfe>
		SET_BIT(EXTI->PR, 15);
 8000410:	4b07      	ldr	r3, [pc, #28]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000412:	695b      	ldr	r3, [r3, #20]
 8000414:	4a06      	ldr	r2, [pc, #24]	; (8000430 <EXTI15_10_IRQHandler+0x104>)
 8000416:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800041a:	6153      	str	r3, [r2, #20]
		if (EXTI_CallBacks[15] != NULL) {
 800041c:	4b05      	ldr	r3, [pc, #20]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 800041e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000420:	2b00      	cmp	r3, #0
 8000422:	d002      	beq.n	800042a <EXTI15_10_IRQHandler+0xfe>
			EXTI_CallBacks[15]();
 8000424:	4b03      	ldr	r3, [pc, #12]	; (8000434 <EXTI15_10_IRQHandler+0x108>)
 8000426:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000428:	4798      	blx	r3
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40010400 	.word	0x40010400
 8000434:	20000034 	.word	0x20000034

08000438 <MCAL_GPIO_Init>:
 *
 * @Retval    None
 *
 * @Note      This function must be called before performing any operation on the pin.
 */
void MCAL_GPIO_Init(GPIO_t *GPIOx, GPIO_PinConfig_t *PinConfig){
 8000438:	b480      	push	{r7}
 800043a:	b085      	sub	sp, #20
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	6039      	str	r1, [r7, #0]
	volatile uint32 *configRegister = NULL;
 8000442:	2300      	movs	r3, #0
 8000444:	60fb      	str	r3, [r7, #12]
	uint8 shift = 0;
 8000446:	2300      	movs	r3, #0
 8000448:	72fb      	strb	r3, [r7, #11]
	uint8 pin = PinConfig->PinNum ;
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	781b      	ldrb	r3, [r3, #0]
 800044e:	72bb      	strb	r3, [r7, #10]

	if(pin >= 0 && pin <= 7){
 8000450:	7abb      	ldrb	r3, [r7, #10]
 8000452:	2b07      	cmp	r3, #7
 8000454:	d805      	bhi.n	8000462 <MCAL_GPIO_Init+0x2a>
		// Port configuration register low (GPIOx_CRL) 0>>7
		configRegister = &(GPIOx->CRL);
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	60fb      	str	r3, [r7, #12]
		shift = (pin * 4);
 800045a:	7abb      	ldrb	r3, [r7, #10]
 800045c:	009b      	lsls	r3, r3, #2
 800045e:	72fb      	strb	r3, [r7, #11]
 8000460:	e00d      	b.n	800047e <MCAL_GPIO_Init+0x46>
	}
	else if(pin >= 8 && pin <= 15){
 8000462:	7abb      	ldrb	r3, [r7, #10]
 8000464:	2b07      	cmp	r3, #7
 8000466:	d94c      	bls.n	8000502 <MCAL_GPIO_Init+0xca>
 8000468:	7abb      	ldrb	r3, [r7, #10]
 800046a:	2b0f      	cmp	r3, #15
 800046c:	d849      	bhi.n	8000502 <MCAL_GPIO_Init+0xca>
		// Port configuration register high (GPIOx_CRH) 8>>15
		configRegister = &(GPIOx->CRH);
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	3304      	adds	r3, #4
 8000472:	60fb      	str	r3, [r7, #12]
		shift = ((pin - 8) * 4);
 8000474:	7abb      	ldrb	r3, [r7, #10]
 8000476:	3338      	adds	r3, #56	; 0x38
 8000478:	b2db      	uxtb	r3, r3
 800047a:	009b      	lsls	r3, r3, #2
 800047c:	72fb      	strb	r3, [r7, #11]
	else{
		return;
	}

	// Clear the current configuration for the pin
	*configRegister &= ~(0xF << shift);
 800047e:	68fb      	ldr	r3, [r7, #12]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	7afa      	ldrb	r2, [r7, #11]
 8000484:	210f      	movs	r1, #15
 8000486:	fa01 f202 	lsl.w	r2, r1, r2
 800048a:	43d2      	mvns	r2, r2
 800048c:	401a      	ands	r2, r3
 800048e:	68fb      	ldr	r3, [r7, #12]
 8000490:	601a      	str	r2, [r3, #0]

	if(PinConfig->PinCNF == GPIO_CNF_PULL_UP_DOWN_INPUT){
 8000492:	683b      	ldr	r3, [r7, #0]
 8000494:	78db      	ldrb	r3, [r3, #3]
 8000496:	2b02      	cmp	r3, #2
 8000498:	d119      	bne.n	80004ce <MCAL_GPIO_Init+0x96>
		// Configure Pin State : High OR Low
		if(PinConfig->PinState == GPIO_HIGH){
 800049a:	683b      	ldr	r3, [r7, #0]
 800049c:	789b      	ldrb	r3, [r3, #2]
 800049e:	2b01      	cmp	r3, #1
 80004a0:	d10a      	bne.n	80004b8 <MCAL_GPIO_Init+0x80>
			SET_BIT(GPIOx->ODR, PinConfig->PinNum);		 // Enable pull-up
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	68db      	ldr	r3, [r3, #12]
 80004a6:	683a      	ldr	r2, [r7, #0]
 80004a8:	7812      	ldrb	r2, [r2, #0]
 80004aa:	4611      	mov	r1, r2
 80004ac:	2201      	movs	r2, #1
 80004ae:	408a      	lsls	r2, r1
 80004b0:	431a      	orrs	r2, r3
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	60da      	str	r2, [r3, #12]
 80004b6:	e00a      	b.n	80004ce <MCAL_GPIO_Init+0x96>
		}
		else{
			CLEAR_BIT(GPIOx->ODR, PinConfig->PinNum);	// Enable pull-down
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	68db      	ldr	r3, [r3, #12]
 80004bc:	683a      	ldr	r2, [r7, #0]
 80004be:	7812      	ldrb	r2, [r2, #0]
 80004c0:	4611      	mov	r1, r2
 80004c2:	2201      	movs	r2, #1
 80004c4:	408a      	lsls	r2, r1
 80004c6:	43d2      	mvns	r2, r2
 80004c8:	401a      	ands	r2, r3
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	60da      	str	r2, [r3, #12]
		}
	}

	// Set the mode and configuration
	*configRegister |= ((PinConfig->PinMode & 0x03) << shift);		 // MODE[1:0]
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	683a      	ldr	r2, [r7, #0]
 80004d4:	7852      	ldrb	r2, [r2, #1]
 80004d6:	f002 0103 	and.w	r1, r2, #3
 80004da:	7afa      	ldrb	r2, [r7, #11]
 80004dc:	fa01 f202 	lsl.w	r2, r1, r2
 80004e0:	431a      	orrs	r2, r3
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	601a      	str	r2, [r3, #0]
	*configRegister |= ((PinConfig->PinCNF & 0x03) << (shift+2));	 // CNF[1:0]
 80004e6:	68fb      	ldr	r3, [r7, #12]
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	683a      	ldr	r2, [r7, #0]
 80004ec:	78d2      	ldrb	r2, [r2, #3]
 80004ee:	f002 0103 	and.w	r1, r2, #3
 80004f2:	7afa      	ldrb	r2, [r7, #11]
 80004f4:	3202      	adds	r2, #2
 80004f6:	fa01 f202 	lsl.w	r2, r1, r2
 80004fa:	431a      	orrs	r2, r3
 80004fc:	68fb      	ldr	r3, [r7, #12]
 80004fe:	601a      	str	r2, [r3, #0]
 8000500:	e000      	b.n	8000504 <MCAL_GPIO_Init+0xcc>
		return;
 8000502:	bf00      	nop


}
 8000504:	3714      	adds	r7, #20
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr

0800050c <MCAL_RCC_GetSYSCLK_Freq>:
#include "stm32f103x6_RCC_driver.h"

static const uint32 AHP_Prescaler_Table[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
static const uint32 ABP_Prescaler_Table[8] = {0, 0, 0, 0, 1, 2, 3, 4};

uint32 MCAL_RCC_GetSYSCLK_Freq(){
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
	switch((RCC->CFGR >> 2) & 0x3){
 8000510:	4b09      	ldr	r3, [pc, #36]	; (8000538 <MCAL_RCC_GetSYSCLK_Freq+0x2c>)
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	089b      	lsrs	r3, r3, #2
 8000516:	f003 0303 	and.w	r3, r3, #3
 800051a:	2b01      	cmp	r3, #1
 800051c:	d007      	beq.n	800052e <MCAL_RCC_GetSYSCLK_Freq+0x22>
 800051e:	2b01      	cmp	r3, #1
 8000520:	d303      	bcc.n	800052a <MCAL_RCC_GetSYSCLK_Freq+0x1e>
 8000522:	2b02      	cmp	r3, #2
		case RCC_HSE_CLOCK :
			return HSE_RC_FREQ;
			break;
		case RCC_PLL_CLOCK :
			// Select PLLSRC, Choose PLLMUL, Return PLLCLK
			break;
 8000524:	bf00      	nop
	}
	return RCC_HSI_CLOCK; // by default
 8000526:	2300      	movs	r3, #0
 8000528:	e002      	b.n	8000530 <MCAL_RCC_GetSYSCLK_Freq+0x24>
			return HSI_RC_FREQ;
 800052a:	4b04      	ldr	r3, [pc, #16]	; (800053c <MCAL_RCC_GetSYSCLK_Freq+0x30>)
 800052c:	e000      	b.n	8000530 <MCAL_RCC_GetSYSCLK_Freq+0x24>
			return HSE_RC_FREQ;
 800052e:	4b04      	ldr	r3, [pc, #16]	; (8000540 <MCAL_RCC_GetSYSCLK_Freq+0x34>)
}
 8000530:	4618      	mov	r0, r3
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr
 8000538:	40021000 	.word	0x40021000
 800053c:	007a1200 	.word	0x007a1200
 8000540:	00f42400 	.word	0x00f42400

08000544 <MCAL_RCC_GetHCLK_Freq>:

uint32 MCAL_RCC_GetHCLK_Freq(){
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
	uint32 SYSCLK = MCAL_RCC_GetSYSCLK_Freq();
 800054a:	f7ff ffdf 	bl	800050c <MCAL_RCC_GetSYSCLK_Freq>
 800054e:	60f8      	str	r0, [r7, #12]
			1100: SYSCLK divided by 64
			1101: SYSCLK divided by 128
			1110: SYSCLK divided by 256
			1111: SYSCLK divided by 512
	 */
	uint32 AHB_Prescale = ((RCC->CFGR >> 4) & 0xF);
 8000550:	4b09      	ldr	r3, [pc, #36]	; (8000578 <MCAL_RCC_GetHCLK_Freq+0x34>)
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	091b      	lsrs	r3, r3, #4
 8000556:	f003 030f 	and.w	r3, r3, #15
 800055a:	60bb      	str	r3, [r7, #8]
	uint32 HCLK = ((uint32)SYSCLK >> AHP_Prescaler_Table[AHB_Prescale]);
 800055c:	4a07      	ldr	r2, [pc, #28]	; (800057c <MCAL_RCC_GetHCLK_Freq+0x38>)
 800055e:	68bb      	ldr	r3, [r7, #8]
 8000560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000564:	68fa      	ldr	r2, [r7, #12]
 8000566:	fa22 f303 	lsr.w	r3, r2, r3
 800056a:	607b      	str	r3, [r7, #4]
	return HCLK;
 800056c:	687b      	ldr	r3, [r7, #4]
}
 800056e:	4618      	mov	r0, r3
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	40021000 	.word	0x40021000
 800057c:	08000b60 	.word	0x08000b60

08000580 <MCAL_RCC_GetPCLK1_Freq>:

uint32 MCAL_RCC_GetPCLK1_Freq(){
 8000580:	b580      	push	{r7, lr}
 8000582:	b084      	sub	sp, #16
 8000584:	af00      	add	r7, sp, #0
	uint32 HCLK = MCAL_RCC_GetHCLK_Freq();
 8000586:	f7ff ffdd 	bl	8000544 <MCAL_RCC_GetHCLK_Freq>
 800058a:	60f8      	str	r0, [r7, #12]
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
	*/
	uint32 ABP1_Prescale = ((RCC->CFGR >> 8) & 0x3);
 800058c:	4b09      	ldr	r3, [pc, #36]	; (80005b4 <MCAL_RCC_GetPCLK1_Freq+0x34>)
 800058e:	685b      	ldr	r3, [r3, #4]
 8000590:	0a1b      	lsrs	r3, r3, #8
 8000592:	f003 0303 	and.w	r3, r3, #3
 8000596:	60bb      	str	r3, [r7, #8]
	uint32 PCLK1 = ((uint32)HCLK >> ABP_Prescaler_Table[ABP1_Prescale]);
 8000598:	4a07      	ldr	r2, [pc, #28]	; (80005b8 <MCAL_RCC_GetPCLK1_Freq+0x38>)
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005a0:	68fa      	ldr	r2, [r7, #12]
 80005a2:	fa22 f303 	lsr.w	r3, r2, r3
 80005a6:	607b      	str	r3, [r7, #4]
	return PCLK1;
 80005a8:	687b      	ldr	r3, [r7, #4]
}
 80005aa:	4618      	mov	r0, r3
 80005ac:	3710      	adds	r7, #16
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40021000 	.word	0x40021000
 80005b8:	08000ba0 	.word	0x08000ba0

080005bc <MCAL_RCC_GetPCLK2_Freq>:

uint32 MCAL_RCC_GetPCLK2_Freq(){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
	uint32 HCLK = MCAL_RCC_GetHCLK_Freq();
 80005c2:	f7ff ffbf 	bl	8000544 <MCAL_RCC_GetHCLK_Freq>
 80005c6:	60f8      	str	r0, [r7, #12]
		100: HCLK divided by 2
		101: HCLK divided by 4
		110: HCLK divided by 8
		111: HCLK divided by 16
	 */
	uint32 ABP2_Prescale = ((RCC->CFGR >> 11) & 0x3);
 80005c8:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <MCAL_RCC_GetPCLK2_Freq+0x34>)
 80005ca:	685b      	ldr	r3, [r3, #4]
 80005cc:	0adb      	lsrs	r3, r3, #11
 80005ce:	f003 0303 	and.w	r3, r3, #3
 80005d2:	60bb      	str	r3, [r7, #8]
	uint32 PCLK2 = ((uint32)HCLK >> ABP_Prescaler_Table[ABP2_Prescale]);
 80005d4:	4a07      	ldr	r2, [pc, #28]	; (80005f4 <MCAL_RCC_GetPCLK2_Freq+0x38>)
 80005d6:	68bb      	ldr	r3, [r7, #8]
 80005d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005dc:	68fa      	ldr	r2, [r7, #12]
 80005de:	fa22 f303 	lsr.w	r3, r2, r3
 80005e2:	607b      	str	r3, [r7, #4]
	return PCLK2;
 80005e4:	687b      	ldr	r3, [r7, #4]
}
 80005e6:	4618      	mov	r0, r3
 80005e8:	3710      	adds	r7, #16
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	40021000 	.word	0x40021000
 80005f4:	08000ba0 	.word	0x08000ba0

080005f8 <MCAL_USART_SetBaudRate>:
 * @Retval      None
 *
 * @Note        This function is static and intended for internal use only.
 *              The calculation for the baud rate register depends on the clock frequency.
 */
static void MCAL_USART_SetBaudRate(USART_Config_t *USART_Config, uint32 F_CLK){
 80005f8:	b480      	push	{r7}
 80005fa:	b087      	sub	sp, #28
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
 8000600:	6039      	str	r1, [r7, #0]
	/*
	     * USARTDIV = fCK / (16 * baud_rate)
	     * BRR[15:4] = Mantissa
	     * BRR[3:0] = Fraction
	 */
	uint32 USARTDIV = (F_CLK / (16UL * (USART_Config->baud_rate)));
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	691b      	ldr	r3, [r3, #16]
 8000606:	011b      	lsls	r3, r3, #4
 8000608:	683a      	ldr	r2, [r7, #0]
 800060a:	fbb2 f3f3 	udiv	r3, r2, r3
 800060e:	617b      	str	r3, [r7, #20]
	uint32 USARTDIV_MUL100 = ((F_CLK / (16UL * (USART_Config->baud_rate))) * 100);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	691b      	ldr	r3, [r3, #16]
 8000614:	011b      	lsls	r3, r3, #4
 8000616:	683a      	ldr	r2, [r7, #0]
 8000618:	fbb2 f3f3 	udiv	r3, r2, r3
 800061c:	2264      	movs	r2, #100	; 0x64
 800061e:	fb02 f303 	mul.w	r3, r2, r3
 8000622:	613b      	str	r3, [r7, #16]
	uint16 DIV_Mantissa = USARTDIV;                       // Mantissa part
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	81fb      	strh	r3, [r7, #14]
	uint16 DIV_Mantissa_MUL100 = DIV_Mantissa * 100;
 8000628:	89fb      	ldrh	r3, [r7, #14]
 800062a:	461a      	mov	r2, r3
 800062c:	0092      	lsls	r2, r2, #2
 800062e:	4413      	add	r3, r2
 8000630:	461a      	mov	r2, r3
 8000632:	0091      	lsls	r1, r2, #2
 8000634:	461a      	mov	r2, r3
 8000636:	460b      	mov	r3, r1
 8000638:	4413      	add	r3, r2
 800063a:	009b      	lsls	r3, r3, #2
 800063c:	81bb      	strh	r3, [r7, #12]
	uint8 DIV_Fraction = ((USARTDIV_MUL100 - DIV_Mantissa_MUL100 ) * 16) / 100;       // Function part
 800063e:	89bb      	ldrh	r3, [r7, #12]
 8000640:	693a      	ldr	r2, [r7, #16]
 8000642:	1ad3      	subs	r3, r2, r3
 8000644:	011b      	lsls	r3, r3, #4
 8000646:	4a09      	ldr	r2, [pc, #36]	; (800066c <MCAL_USART_SetBaudRate+0x74>)
 8000648:	fba2 2303 	umull	r2, r3, r2, r3
 800064c:	095b      	lsrs	r3, r3, #5
 800064e:	72fb      	strb	r3, [r7, #11]

	USART_Config->USARTx->BRR = ((DIV_Mantissa << 4) | (DIV_Fraction & 0xF));
 8000650:	89fb      	ldrh	r3, [r7, #14]
 8000652:	011a      	lsls	r2, r3, #4
 8000654:	7afb      	ldrb	r3, [r7, #11]
 8000656:	f003 030f 	and.w	r3, r3, #15
 800065a:	431a      	orrs	r2, r3
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	609a      	str	r2, [r3, #8]
}
 8000662:	bf00      	nop
 8000664:	371c      	adds	r7, #28
 8000666:	46bd      	mov	sp, r7
 8000668:	bc80      	pop	{r7}
 800066a:	4770      	bx	lr
 800066c:	51eb851f 	.word	0x51eb851f

08000670 <MCAL_USART_GPIO_Set_Pins>:
 * @Retval      None
 *
 * @Note        This function is static and intended for internal use only.
 *              Ensure that the GPIO peripheral is properly initialized before calling this function.
 */
static void MCAL_USART_GPIO_Set_Pins(USART_Config_t *USART_Config) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
    GPIO_PinConfig_t pinConfig;

    if (USART_Config->USARTx == USART1) {
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a5d      	ldr	r2, [pc, #372]	; (80007f4 <MCAL_USART_GPIO_Set_Pins+0x184>)
 800067e:	4293      	cmp	r3, r2
 8000680:	d139      	bne.n	80006f6 <MCAL_USART_GPIO_Set_Pins+0x86>
        // Configure Tx (PA9 or PB6)
        pinConfig.PinNum = GPIO_PIN9;  // Default: PA9
 8000682:	2309      	movs	r3, #9
 8000684:	733b      	strb	r3, [r7, #12]
        pinConfig.PinMode = GPIO_OUTPUT_10MHZ;
 8000686:	2301      	movs	r3, #1
 8000688:	737b      	strb	r3, [r7, #13]
        pinConfig.PinCNF = GPIO_CNF_AF_PUSH_PULL_OUTPUT;
 800068a:	2302      	movs	r3, #2
 800068c:	73fb      	strb	r3, [r7, #15]
        MCAL_GPIO_Init(GPIOA, &pinConfig);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	4619      	mov	r1, r3
 8000694:	4858      	ldr	r0, [pc, #352]	; (80007f8 <MCAL_USART_GPIO_Set_Pins+0x188>)
 8000696:	f7ff fecf 	bl	8000438 <MCAL_GPIO_Init>

        // Configure Rx (PA10 or PB7)
        pinConfig.PinNum = GPIO_PIN10;  // Default: PA10
 800069a:	230a      	movs	r3, #10
 800069c:	733b      	strb	r3, [r7, #12]
        pinConfig.PinMode = GPIO_INPUT;
 800069e:	2300      	movs	r3, #0
 80006a0:	737b      	strb	r3, [r7, #13]
        pinConfig.PinCNF = GPIO_CNF_FLOATING_INPUT;
 80006a2:	2301      	movs	r3, #1
 80006a4:	73fb      	strb	r3, [r7, #15]
        MCAL_GPIO_Init(GPIOA, &pinConfig);
 80006a6:	f107 030c 	add.w	r3, r7, #12
 80006aa:	4619      	mov	r1, r3
 80006ac:	4852      	ldr	r0, [pc, #328]	; (80007f8 <MCAL_USART_GPIO_Set_Pins+0x188>)
 80006ae:	f7ff fec3 	bl	8000438 <MCAL_GPIO_Init>

        // Configure CTS (PA11) if enabled
        if (USART_Config->CTS_CTRL == USART_CTS_ENABLED) {
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	7b1b      	ldrb	r3, [r3, #12]
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d10b      	bne.n	80006d2 <MCAL_USART_GPIO_Set_Pins+0x62>
            pinConfig.PinNum = GPIO_PIN11;  // CTS: PA11
 80006ba:	230b      	movs	r3, #11
 80006bc:	733b      	strb	r3, [r7, #12]
            pinConfig.PinMode = GPIO_INPUT;
 80006be:	2300      	movs	r3, #0
 80006c0:	737b      	strb	r3, [r7, #13]
            pinConfig.PinCNF = GPIO_CNF_FLOATING_INPUT;
 80006c2:	2301      	movs	r3, #1
 80006c4:	73fb      	strb	r3, [r7, #15]
            MCAL_GPIO_Init(GPIOA, &pinConfig);
 80006c6:	f107 030c 	add.w	r3, r7, #12
 80006ca:	4619      	mov	r1, r3
 80006cc:	484a      	ldr	r0, [pc, #296]	; (80007f8 <MCAL_USART_GPIO_Set_Pins+0x188>)
 80006ce:	f7ff feb3 	bl	8000438 <MCAL_GPIO_Init>
        }

        // Configure RTS (PA12) if enabled
        if (USART_Config->RTS_CTRL == USART_RTS_ENABLED) {
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	7b5b      	ldrb	r3, [r3, #13]
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	f040 8088 	bne.w	80007ec <MCAL_USART_GPIO_Set_Pins+0x17c>
            pinConfig.PinNum = GPIO_PIN12;  // RTS: PA12
 80006dc:	230c      	movs	r3, #12
 80006de:	733b      	strb	r3, [r7, #12]
            pinConfig.PinMode = GPIO_OUTPUT_10MHZ;
 80006e0:	2301      	movs	r3, #1
 80006e2:	737b      	strb	r3, [r7, #13]
            pinConfig.PinCNF = GPIO_CNF_AF_PUSH_PULL_OUTPUT;
 80006e4:	2302      	movs	r3, #2
 80006e6:	73fb      	strb	r3, [r7, #15]
            MCAL_GPIO_Init(GPIOA, &pinConfig);
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	4619      	mov	r1, r3
 80006ee:	4842      	ldr	r0, [pc, #264]	; (80007f8 <MCAL_USART_GPIO_Set_Pins+0x188>)
 80006f0:	f7ff fea2 	bl	8000438 <MCAL_GPIO_Init>
            pinConfig.PinMode = GPIO_OUTPUT_10MHZ;
            pinConfig.PinCNF = GPIO_CNF_AF_PUSH_PULL_OUTPUT;
            MCAL_GPIO_Init(GPIOB, &pinConfig);
        }
    }
}
 80006f4:	e07a      	b.n	80007ec <MCAL_USART_GPIO_Set_Pins+0x17c>
    else if (USART_Config->USARTx == USART2) {
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	4a40      	ldr	r2, [pc, #256]	; (80007fc <MCAL_USART_GPIO_Set_Pins+0x18c>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d138      	bne.n	8000772 <MCAL_USART_GPIO_Set_Pins+0x102>
        pinConfig.PinNum = GPIO_PIN2;  // Tx: PA2
 8000700:	2302      	movs	r3, #2
 8000702:	733b      	strb	r3, [r7, #12]
        pinConfig.PinMode = GPIO_OUTPUT_10MHZ;
 8000704:	2301      	movs	r3, #1
 8000706:	737b      	strb	r3, [r7, #13]
        pinConfig.PinCNF = GPIO_CNF_AF_PUSH_PULL_OUTPUT;
 8000708:	2302      	movs	r3, #2
 800070a:	73fb      	strb	r3, [r7, #15]
        MCAL_GPIO_Init(GPIOA, &pinConfig);
 800070c:	f107 030c 	add.w	r3, r7, #12
 8000710:	4619      	mov	r1, r3
 8000712:	4839      	ldr	r0, [pc, #228]	; (80007f8 <MCAL_USART_GPIO_Set_Pins+0x188>)
 8000714:	f7ff fe90 	bl	8000438 <MCAL_GPIO_Init>
        pinConfig.PinNum = GPIO_PIN3;  // Rx: PA3
 8000718:	2303      	movs	r3, #3
 800071a:	733b      	strb	r3, [r7, #12]
        pinConfig.PinMode = GPIO_INPUT;
 800071c:	2300      	movs	r3, #0
 800071e:	737b      	strb	r3, [r7, #13]
        pinConfig.PinCNF = GPIO_CNF_FLOATING_INPUT;
 8000720:	2301      	movs	r3, #1
 8000722:	73fb      	strb	r3, [r7, #15]
        MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000724:	f107 030c 	add.w	r3, r7, #12
 8000728:	4619      	mov	r1, r3
 800072a:	4833      	ldr	r0, [pc, #204]	; (80007f8 <MCAL_USART_GPIO_Set_Pins+0x188>)
 800072c:	f7ff fe84 	bl	8000438 <MCAL_GPIO_Init>
        if (USART_Config->CTS_CTRL == USART_CTS_ENABLED) {
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	7b1b      	ldrb	r3, [r3, #12]
 8000734:	2b01      	cmp	r3, #1
 8000736:	d10b      	bne.n	8000750 <MCAL_USART_GPIO_Set_Pins+0xe0>
            pinConfig.PinNum = GPIO_PIN0;  // CTS: PA0
 8000738:	2300      	movs	r3, #0
 800073a:	733b      	strb	r3, [r7, #12]
            pinConfig.PinMode = GPIO_INPUT;
 800073c:	2300      	movs	r3, #0
 800073e:	737b      	strb	r3, [r7, #13]
            pinConfig.PinCNF = GPIO_CNF_FLOATING_INPUT;
 8000740:	2301      	movs	r3, #1
 8000742:	73fb      	strb	r3, [r7, #15]
            MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000744:	f107 030c 	add.w	r3, r7, #12
 8000748:	4619      	mov	r1, r3
 800074a:	482b      	ldr	r0, [pc, #172]	; (80007f8 <MCAL_USART_GPIO_Set_Pins+0x188>)
 800074c:	f7ff fe74 	bl	8000438 <MCAL_GPIO_Init>
        if (USART_Config->RTS_CTRL == USART_RTS_ENABLED) {
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	7b5b      	ldrb	r3, [r3, #13]
 8000754:	2b01      	cmp	r3, #1
 8000756:	d149      	bne.n	80007ec <MCAL_USART_GPIO_Set_Pins+0x17c>
            pinConfig.PinNum = GPIO_PIN1;  // RTS: PA1
 8000758:	2301      	movs	r3, #1
 800075a:	733b      	strb	r3, [r7, #12]
            pinConfig.PinMode = GPIO_OUTPUT_10MHZ;
 800075c:	2301      	movs	r3, #1
 800075e:	737b      	strb	r3, [r7, #13]
            pinConfig.PinCNF = GPIO_CNF_AF_PUSH_PULL_OUTPUT;
 8000760:	2302      	movs	r3, #2
 8000762:	73fb      	strb	r3, [r7, #15]
            MCAL_GPIO_Init(GPIOA, &pinConfig);
 8000764:	f107 030c 	add.w	r3, r7, #12
 8000768:	4619      	mov	r1, r3
 800076a:	4823      	ldr	r0, [pc, #140]	; (80007f8 <MCAL_USART_GPIO_Set_Pins+0x188>)
 800076c:	f7ff fe64 	bl	8000438 <MCAL_GPIO_Init>
}
 8000770:	e03c      	b.n	80007ec <MCAL_USART_GPIO_Set_Pins+0x17c>
    else if (USART_Config->USARTx == USART3) {
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a22      	ldr	r2, [pc, #136]	; (8000800 <MCAL_USART_GPIO_Set_Pins+0x190>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d137      	bne.n	80007ec <MCAL_USART_GPIO_Set_Pins+0x17c>
        pinConfig.PinNum = GPIO_PIN10;  // Tx: PB10
 800077c:	230a      	movs	r3, #10
 800077e:	733b      	strb	r3, [r7, #12]
        pinConfig.PinMode = GPIO_OUTPUT_10MHZ;
 8000780:	2301      	movs	r3, #1
 8000782:	737b      	strb	r3, [r7, #13]
        pinConfig.PinCNF = GPIO_CNF_AF_PUSH_PULL_OUTPUT;
 8000784:	2302      	movs	r3, #2
 8000786:	73fb      	strb	r3, [r7, #15]
        MCAL_GPIO_Init(GPIOB, &pinConfig);
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	4619      	mov	r1, r3
 800078e:	481d      	ldr	r0, [pc, #116]	; (8000804 <MCAL_USART_GPIO_Set_Pins+0x194>)
 8000790:	f7ff fe52 	bl	8000438 <MCAL_GPIO_Init>
        pinConfig.PinNum = GPIO_PIN11;  // Rx: PB11
 8000794:	230b      	movs	r3, #11
 8000796:	733b      	strb	r3, [r7, #12]
        pinConfig.PinMode = GPIO_INPUT;
 8000798:	2300      	movs	r3, #0
 800079a:	737b      	strb	r3, [r7, #13]
        pinConfig.PinCNF = GPIO_CNF_FLOATING_INPUT;
 800079c:	2301      	movs	r3, #1
 800079e:	73fb      	strb	r3, [r7, #15]
        MCAL_GPIO_Init(GPIOB, &pinConfig);
 80007a0:	f107 030c 	add.w	r3, r7, #12
 80007a4:	4619      	mov	r1, r3
 80007a6:	4817      	ldr	r0, [pc, #92]	; (8000804 <MCAL_USART_GPIO_Set_Pins+0x194>)
 80007a8:	f7ff fe46 	bl	8000438 <MCAL_GPIO_Init>
        if (USART_Config->CTS_CTRL == USART_CTS_ENABLED) {
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	7b1b      	ldrb	r3, [r3, #12]
 80007b0:	2b01      	cmp	r3, #1
 80007b2:	d10b      	bne.n	80007cc <MCAL_USART_GPIO_Set_Pins+0x15c>
            pinConfig.PinNum = GPIO_PIN13;  // CTS: PB13
 80007b4:	230d      	movs	r3, #13
 80007b6:	733b      	strb	r3, [r7, #12]
            pinConfig.PinMode = GPIO_INPUT;
 80007b8:	2300      	movs	r3, #0
 80007ba:	737b      	strb	r3, [r7, #13]
            pinConfig.PinCNF = GPIO_CNF_FLOATING_INPUT;
 80007bc:	2301      	movs	r3, #1
 80007be:	73fb      	strb	r3, [r7, #15]
            MCAL_GPIO_Init(GPIOB, &pinConfig);
 80007c0:	f107 030c 	add.w	r3, r7, #12
 80007c4:	4619      	mov	r1, r3
 80007c6:	480f      	ldr	r0, [pc, #60]	; (8000804 <MCAL_USART_GPIO_Set_Pins+0x194>)
 80007c8:	f7ff fe36 	bl	8000438 <MCAL_GPIO_Init>
        if (USART_Config->RTS_CTRL == USART_RTS_ENABLED) {
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	7b5b      	ldrb	r3, [r3, #13]
 80007d0:	2b01      	cmp	r3, #1
 80007d2:	d10b      	bne.n	80007ec <MCAL_USART_GPIO_Set_Pins+0x17c>
            pinConfig.PinNum = GPIO_PIN14;  // RTS: PB14
 80007d4:	230e      	movs	r3, #14
 80007d6:	733b      	strb	r3, [r7, #12]
            pinConfig.PinMode = GPIO_OUTPUT_10MHZ;
 80007d8:	2301      	movs	r3, #1
 80007da:	737b      	strb	r3, [r7, #13]
            pinConfig.PinCNF = GPIO_CNF_AF_PUSH_PULL_OUTPUT;
 80007dc:	2302      	movs	r3, #2
 80007de:	73fb      	strb	r3, [r7, #15]
            MCAL_GPIO_Init(GPIOB, &pinConfig);
 80007e0:	f107 030c 	add.w	r3, r7, #12
 80007e4:	4619      	mov	r1, r3
 80007e6:	4807      	ldr	r0, [pc, #28]	; (8000804 <MCAL_USART_GPIO_Set_Pins+0x194>)
 80007e8:	f7ff fe26 	bl	8000438 <MCAL_GPIO_Init>
}
 80007ec:	bf00      	nop
 80007ee:	3710      	adds	r7, #16
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40013800 	.word	0x40013800
 80007f8:	40010800 	.word	0x40010800
 80007fc:	40004400 	.word	0x40004400
 8000800:	40004800 	.word	0x40004800
 8000804:	40010c00 	.word	0x40010c00

08000808 <MCAL_USART_Init>:
 *
 * @Retval      None
 *
 * @Note        This function must be called before using any USART transmit or receive APIs.
 */
void MCAL_USART_Init(USART_Config_t *USART_Config){
 8000808:	b580      	push	{r7, lr}
 800080a:	b084      	sub	sp, #16
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	uint32 F_CLK;

	// Enable the clock for configured USART (1, 2, 3)
	if(USART_Config->USARTx == USART1){
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	4a73      	ldr	r2, [pc, #460]	; (80009e4 <MCAL_USART_Init+0x1dc>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d10c      	bne.n	8000834 <MCAL_USART_Init+0x2c>
		USART1_CLK_EN();
 800081a:	4b73      	ldr	r3, [pc, #460]	; (80009e8 <MCAL_USART_Init+0x1e0>)
 800081c:	699b      	ldr	r3, [r3, #24]
 800081e:	4a72      	ldr	r2, [pc, #456]	; (80009e8 <MCAL_USART_Init+0x1e0>)
 8000820:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000824:	6193      	str	r3, [r2, #24]
		// PCLK2 for USART1
		Global_USART_Config[0] = USART_Config;
 8000826:	4a71      	ldr	r2, [pc, #452]	; (80009ec <MCAL_USART_Init+0x1e4>)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	6013      	str	r3, [r2, #0]
		F_CLK = MCAL_RCC_GetPCLK2_Freq();
 800082c:	f7ff fec6 	bl	80005bc <MCAL_RCC_GetPCLK2_Freq>
 8000830:	60f8      	str	r0, [r7, #12]
 8000832:	e022      	b.n	800087a <MCAL_USART_Init+0x72>
	}
	else if(USART_Config->USARTx == USART2){
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a6d      	ldr	r2, [pc, #436]	; (80009f0 <MCAL_USART_Init+0x1e8>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d10c      	bne.n	8000858 <MCAL_USART_Init+0x50>
		USART2_CLK_EN();
 800083e:	4b6a      	ldr	r3, [pc, #424]	; (80009e8 <MCAL_USART_Init+0x1e0>)
 8000840:	699b      	ldr	r3, [r3, #24]
 8000842:	4a69      	ldr	r2, [pc, #420]	; (80009e8 <MCAL_USART_Init+0x1e0>)
 8000844:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000848:	6193      	str	r3, [r2, #24]
		// PCLK1 for USART2
		F_CLK = MCAL_RCC_GetPCLK1_Freq();
 800084a:	f7ff fe99 	bl	8000580 <MCAL_RCC_GetPCLK1_Freq>
 800084e:	60f8      	str	r0, [r7, #12]
		Global_USART_Config[1] = USART_Config;
 8000850:	4a66      	ldr	r2, [pc, #408]	; (80009ec <MCAL_USART_Init+0x1e4>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6053      	str	r3, [r2, #4]
 8000856:	e010      	b.n	800087a <MCAL_USART_Init+0x72>
	}
	else if(USART_Config->USARTx == USART3){
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a65      	ldr	r2, [pc, #404]	; (80009f4 <MCAL_USART_Init+0x1ec>)
 800085e:	4293      	cmp	r3, r2
 8000860:	d10b      	bne.n	800087a <MCAL_USART_Init+0x72>
		USART3_CLK_EN();
 8000862:	4b61      	ldr	r3, [pc, #388]	; (80009e8 <MCAL_USART_Init+0x1e0>)
 8000864:	699b      	ldr	r3, [r3, #24]
 8000866:	4a60      	ldr	r2, [pc, #384]	; (80009e8 <MCAL_USART_Init+0x1e0>)
 8000868:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800086c:	6193      	str	r3, [r2, #24]
		// PCLK1 for USART3
		F_CLK = MCAL_RCC_GetPCLK1_Freq();
 800086e:	f7ff fe87 	bl	8000580 <MCAL_RCC_GetPCLK1_Freq>
 8000872:	60f8      	str	r0, [r7, #12]
		Global_USART_Config[2] = USART_Config;
 8000874:	4a5d      	ldr	r2, [pc, #372]	; (80009ec <MCAL_USART_Init+0x1e4>)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	6093      	str	r3, [r2, #8]
	}

	// Configure the GPIO pins for Tx, Rx, CTS, RTS
	MCAL_USART_GPIO_Set_Pins(USART_Config);
 800087a:	6878      	ldr	r0, [r7, #4]
 800087c:	f7ff fef8 	bl	8000670 <MCAL_USART_GPIO_Set_Pins>

	// Enable the USART by writing the UE bit in USART_CR1 register to 1
	SET_BIT(USART_Config->USARTx->CR1, 13);
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	68da      	ldr	r2, [r3, #12]
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800088e:	60da      	str	r2, [r3, #12]

	// Disable/Enable TX/RX
	if(USART_Config->TxMode == USART_TX_ENABLED)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	7a1b      	ldrb	r3, [r3, #8]
 8000894:	2b01      	cmp	r3, #1
 8000896:	d107      	bne.n	80008a8 <MCAL_USART_Init+0xa0>
		SET_BIT(USART_Config->USARTx->CR1, 3);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	68da      	ldr	r2, [r3, #12]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f042 0208 	orr.w	r2, r2, #8
 80008a6:	60da      	str	r2, [r3, #12]
	if(USART_Config->TxMode == USART_RX_ENABLED)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	7a1b      	ldrb	r3, [r3, #8]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d107      	bne.n	80008c0 <MCAL_USART_Init+0xb8>
		SET_BIT(USART_Config->USARTx->CR1, 2);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	68da      	ldr	r2, [r3, #12]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	f042 0204 	orr.w	r2, r2, #4
 80008be:	60da      	str	r2, [r3, #12]

	// Set the Word Length
	if(USART_Config->wordLength == USART_9_BIT_WORD_LENGTH)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	791b      	ldrb	r3, [r3, #4]
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d108      	bne.n	80008da <MCAL_USART_Init+0xd2>
		SET_BIT(USART_Config->USARTx->CR1, 12);   // 9 bit data
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	68da      	ldr	r2, [r3, #12]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80008d6:	60da      	str	r2, [r3, #12]
 80008d8:	e007      	b.n	80008ea <MCAL_USART_Init+0xe2>
	else
		CLEAR_BIT(USART_Config->USARTx->CR1, 12); // 8 bit data
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	68da      	ldr	r2, [r3, #12]
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80008e8:	60da      	str	r2, [r3, #12]

	// Enable/Disable Parity bit
	if(USART_Config->parityMode == USART_ENABLED_PARITY)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	795b      	ldrb	r3, [r3, #5]
 80008ee:	2b01      	cmp	r3, #1
 80008f0:	d108      	bne.n	8000904 <MCAL_USART_Init+0xfc>
		SET_BIT(USART_Config->USARTx->CR1, 10);    // Enable Parity
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	68da      	ldr	r2, [r3, #12]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000900:	60da      	str	r2, [r3, #12]
 8000902:	e007      	b.n	8000914 <MCAL_USART_Init+0x10c>
	else
		CLEAR_BIT(USART_Config->USARTx->CR1, 10);  // Disable Parity
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	68da      	ldr	r2, [r3, #12]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000912:	60da      	str	r2, [r3, #12]

	// Enable/Disable Hardware Flow Control (CTS, RTS)
	if(USART_Config->CTS_CTRL == USART_CTS_ENABLED)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	7b1b      	ldrb	r3, [r3, #12]
 8000918:	2b01      	cmp	r3, #1
 800091a:	d107      	bne.n	800092c <MCAL_USART_Init+0x124>
		SET_BIT(USART_Config->USARTx->CR3, 9);    // Enable CTS Pin
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	695a      	ldr	r2, [r3, #20]
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800092a:	615a      	str	r2, [r3, #20]
	if(USART_Config->RTS_CTRL == USART_RTS_ENABLED)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	7b5b      	ldrb	r3, [r3, #13]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d107      	bne.n	8000944 <MCAL_USART_Init+0x13c>
		SET_BIT(USART_Config->USARTx->CR3, 8);  // Enable RTS Pin
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	695a      	ldr	r2, [r3, #20]
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000942:	615a      	str	r2, [r3, #20]

	// Configure the number of stop bits
	USART_Config->USARTx->CR2 |= (USART_Config->stopBits << 12);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	691a      	ldr	r2, [r3, #16]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	79db      	ldrb	r3, [r3, #7]
 800094e:	031b      	lsls	r3, r3, #12
 8000950:	4619      	mov	r1, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	430a      	orrs	r2, r1
 8000958:	611a      	str	r2, [r3, #16]

	// Configure the BaudRate
	MCAL_USART_SetBaudRate(USART_Config, F_CLK);
 800095a:	68f9      	ldr	r1, [r7, #12]
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff fe4b 	bl	80005f8 <MCAL_USART_SetBaudRate>

	// Enable/Disable Interrupt
	if(USART_Config->Tx_Interrupt_Enable == USART_TX_INTERRUPT_ENABLED || USART_Config->Rx_Interrupt_Enable == USART_RX_INTERRUPT_ENABLED){
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	7a9b      	ldrb	r3, [r3, #10]
 8000966:	2b01      	cmp	r3, #1
 8000968:	d003      	beq.n	8000972 <MCAL_USART_Init+0x16a>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	7adb      	ldrb	r3, [r3, #11]
 800096e:	2b01      	cmp	r3, #1
 8000970:	d134      	bne.n	80009dc <MCAL_USART_Init+0x1d4>
		// Enable NVIC for USARTx IRQ
		if(USART_Config->USARTx == USART1){
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a1b      	ldr	r2, [pc, #108]	; (80009e4 <MCAL_USART_Init+0x1dc>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d104      	bne.n	8000986 <MCAL_USART_Init+0x17e>
			NVIC_IRQ_32_63_ENABLE(USART1_IRQ);
 800097c:	4b1e      	ldr	r3, [pc, #120]	; (80009f8 <MCAL_USART_Init+0x1f0>)
 800097e:	4a1e      	ldr	r2, [pc, #120]	; (80009f8 <MCAL_USART_Init+0x1f0>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	6013      	str	r3, [r2, #0]
 8000984:	e012      	b.n	80009ac <MCAL_USART_Init+0x1a4>
		}
		else if(USART_Config->USARTx == USART2){
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a19      	ldr	r2, [pc, #100]	; (80009f0 <MCAL_USART_Init+0x1e8>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d104      	bne.n	800099a <MCAL_USART_Init+0x192>
			NVIC_IRQ_32_63_ENABLE(USART2_IRQ);
 8000990:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <MCAL_USART_Init+0x1f0>)
 8000992:	4a19      	ldr	r2, [pc, #100]	; (80009f8 <MCAL_USART_Init+0x1f0>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	6013      	str	r3, [r2, #0]
 8000998:	e008      	b.n	80009ac <MCAL_USART_Init+0x1a4>
		}
		else if(USART_Config->USARTx == USART3){
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a15      	ldr	r2, [pc, #84]	; (80009f4 <MCAL_USART_Init+0x1ec>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d103      	bne.n	80009ac <MCAL_USART_Init+0x1a4>
			NVIC_IRQ_32_63_ENABLE(USART3_IRQ);
 80009a4:	4b14      	ldr	r3, [pc, #80]	; (80009f8 <MCAL_USART_Init+0x1f0>)
 80009a6:	4a14      	ldr	r2, [pc, #80]	; (80009f8 <MCAL_USART_Init+0x1f0>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	6013      	str	r3, [r2, #0]
		}

		// Enable Tx/Rx Interrupt Based on configuration
		if(USART_Config->Tx_Interrupt_Enable == USART_TX_INTERRUPT_ENABLED)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	7a9b      	ldrb	r3, [r3, #10]
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d107      	bne.n	80009c4 <MCAL_USART_Init+0x1bc>
			SET_BIT(USART_Config->USARTx->CR1, 6);    // TCIE: Transmission complete interrupt enable
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	68da      	ldr	r2, [r3, #12]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80009c2:	60da      	str	r2, [r3, #12]
		if(USART_Config->Rx_Interrupt_Enable == USART_RX_INTERRUPT_ENABLED)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	7adb      	ldrb	r3, [r3, #11]
 80009c8:	2b01      	cmp	r3, #1
 80009ca:	d107      	bne.n	80009dc <MCAL_USART_Init+0x1d4>
			SET_BIT(USART_Config->USARTx->CR1, 5);    // Bit 5 RXNEIE: RXNE interrupt enable
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	68da      	ldr	r2, [r3, #12]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f042 0220 	orr.w	r2, r2, #32
 80009da:	60da      	str	r2, [r3, #12]
	}
}
 80009dc:	bf00      	nop
 80009de:	3710      	adds	r7, #16
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	40013800 	.word	0x40013800
 80009e8:	40021000 	.word	0x40021000
 80009ec:	20000074 	.word	0x20000074
 80009f0:	40004400 	.word	0x40004400
 80009f4:	40004800 	.word	0x40004800
 80009f8:	e000e104 	.word	0xe000e104

080009fc <USART1_IRQHandler>:

/* ================================================================ */
/* ============================= ISR ============================== */
/* ================================================================ */

void USART1_IRQHandler(void){
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
	Global_USART_Config[0]->USARTx_CallBackFunction();
 8000a00:	4b02      	ldr	r3, [pc, #8]	; (8000a0c <USART1_IRQHandler+0x10>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	695b      	ldr	r3, [r3, #20]
 8000a06:	4798      	blx	r3
}
 8000a08:	bf00      	nop
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	20000074 	.word	0x20000074

08000a10 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
	Global_USART_Config[1]->USARTx_CallBackFunction();
 8000a14:	4b02      	ldr	r3, [pc, #8]	; (8000a20 <USART2_IRQHandler+0x10>)
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	695b      	ldr	r3, [r3, #20]
 8000a1a:	4798      	blx	r3
}
 8000a1c:	bf00      	nop
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000074 	.word	0x20000074

08000a24 <USART3_IRQHandler>:

void USART3_IRQHandler(void){
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
	Global_USART_Config[2]->USARTx_CallBackFunction();
 8000a28:	4b02      	ldr	r3, [pc, #8]	; (8000a34 <USART3_IRQHandler+0x10>)
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	695b      	ldr	r3, [r3, #20]
 8000a2e:	4798      	blx	r3
}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20000074 	.word	0x20000074

08000a38 <MyUSART1_IRQHandler>:

void clock_Init();


void MyUSART1_IRQHandler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
    if (USART1->SR & (1 << 5)) { // Check if data is received
 8000a3e:	4b08      	ldr	r3, [pc, #32]	; (8000a60 <MyUSART1_IRQHandler+0x28>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f003 0320 	and.w	r3, r3, #32
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d005      	beq.n	8000a56 <MyUSART1_IRQHandler+0x1e>
        uint16 received_byte = USART1->DR;
 8000a4a:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <MyUSART1_IRQHandler+0x28>)
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	80fb      	strh	r3, [r7, #6]
        // Handle received byte
        // Optionally transmit data back
        USART1->DR = received_byte;
 8000a50:	4a03      	ldr	r2, [pc, #12]	; (8000a60 <MyUSART1_IRQHandler+0x28>)
 8000a52:	88fb      	ldrh	r3, [r7, #6]
 8000a54:	6053      	str	r3, [r2, #4]
    }
}
 8000a56:	bf00      	nop
 8000a58:	370c      	adds	r7, #12
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bc80      	pop	{r7}
 8000a5e:	4770      	bx	lr
 8000a60:	40013800 	.word	0x40013800

08000a64 <main>:
	.USARTx_CallBackFunction = MyUSART1_IRQHandler              // No callback function
};


int main(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0


	// Initializing the clock
	clock_Init();
 8000a68:	f000 f806 	bl	8000a78 <clock_Init>
	// Initializing USART1
	MCAL_USART_Init(&UART1_Config);
 8000a6c:	4801      	ldr	r0, [pc, #4]	; (8000a74 <main+0x10>)
 8000a6e:	f7ff fecb 	bl	8000808 <MCAL_USART_Init>


	while(1)
 8000a72:	e7fe      	b.n	8000a72 <main+0xe>
 8000a74:	20000000 	.word	0x20000000

08000a78 <clock_Init>:
	{

	}
}

void clock_Init(){
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
	GPIOA_CLK_EN(); // IO port A clock enabled
 8000a7c:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <clock_Init+0x30>)
 8000a7e:	699b      	ldr	r3, [r3, #24]
 8000a80:	4a09      	ldr	r2, [pc, #36]	; (8000aa8 <clock_Init+0x30>)
 8000a82:	f043 0304 	orr.w	r3, r3, #4
 8000a86:	6193      	str	r3, [r2, #24]
	GPIOB_CLK_EN(); // IO port B clock enabled
 8000a88:	4b07      	ldr	r3, [pc, #28]	; (8000aa8 <clock_Init+0x30>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	4a06      	ldr	r2, [pc, #24]	; (8000aa8 <clock_Init+0x30>)
 8000a8e:	f043 0308 	orr.w	r3, r3, #8
 8000a92:	6193      	str	r3, [r2, #24]
	AFIO_CLK_EN();  // AFIO cock enabled
 8000a94:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <clock_Init+0x30>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	4a03      	ldr	r2, [pc, #12]	; (8000aa8 <clock_Init+0x30>)
 8000a9a:	f043 0301 	orr.w	r3, r3, #1
 8000a9e:	6193      	str	r3, [r2, #24]
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bc80      	pop	{r7}
 8000aa6:	4770      	bx	lr
 8000aa8:	40021000 	.word	0x40021000

08000aac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000aac:	480d      	ldr	r0, [pc, #52]	; (8000ae4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000aae:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000ab0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ab4:	480c      	ldr	r0, [pc, #48]	; (8000ae8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ab6:	490d      	ldr	r1, [pc, #52]	; (8000aec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ab8:	4a0d      	ldr	r2, [pc, #52]	; (8000af0 <LoopForever+0xe>)
  movs r3, #0
 8000aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000abc:	e002      	b.n	8000ac4 <LoopCopyDataInit>

08000abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac2:	3304      	adds	r3, #4

08000ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac8:	d3f9      	bcc.n	8000abe <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aca:	4a0a      	ldr	r2, [pc, #40]	; (8000af4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000acc:	4c0a      	ldr	r4, [pc, #40]	; (8000af8 <LoopForever+0x16>)
  movs r3, #0
 8000ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad0:	e001      	b.n	8000ad6 <LoopFillZerobss>

08000ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad4:	3204      	adds	r2, #4

08000ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad8:	d3fb      	bcc.n	8000ad2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000ada:	f000 f811 	bl	8000b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ade:	f7ff ffc1 	bl	8000a64 <main>

08000ae2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ae2:	e7fe      	b.n	8000ae2 <LoopForever>
  ldr   r0, =_estack
 8000ae4:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 8000ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aec:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000af0:	08000bc8 	.word	0x08000bc8
  ldr r2, =_sbss
 8000af4:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000af8:	20000080 	.word	0x20000080

08000afc <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000afc:	e7fe      	b.n	8000afc <ADC1_2_IRQHandler>
	...

08000b00 <__libc_init_array>:
 8000b00:	b570      	push	{r4, r5, r6, lr}
 8000b02:	2500      	movs	r5, #0
 8000b04:	4e0c      	ldr	r6, [pc, #48]	; (8000b38 <__libc_init_array+0x38>)
 8000b06:	4c0d      	ldr	r4, [pc, #52]	; (8000b3c <__libc_init_array+0x3c>)
 8000b08:	1ba4      	subs	r4, r4, r6
 8000b0a:	10a4      	asrs	r4, r4, #2
 8000b0c:	42a5      	cmp	r5, r4
 8000b0e:	d109      	bne.n	8000b24 <__libc_init_array+0x24>
 8000b10:	f000 f81a 	bl	8000b48 <_init>
 8000b14:	2500      	movs	r5, #0
 8000b16:	4e0a      	ldr	r6, [pc, #40]	; (8000b40 <__libc_init_array+0x40>)
 8000b18:	4c0a      	ldr	r4, [pc, #40]	; (8000b44 <__libc_init_array+0x44>)
 8000b1a:	1ba4      	subs	r4, r4, r6
 8000b1c:	10a4      	asrs	r4, r4, #2
 8000b1e:	42a5      	cmp	r5, r4
 8000b20:	d105      	bne.n	8000b2e <__libc_init_array+0x2e>
 8000b22:	bd70      	pop	{r4, r5, r6, pc}
 8000b24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b28:	4798      	blx	r3
 8000b2a:	3501      	adds	r5, #1
 8000b2c:	e7ee      	b.n	8000b0c <__libc_init_array+0xc>
 8000b2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000b32:	4798      	blx	r3
 8000b34:	3501      	adds	r5, #1
 8000b36:	e7f2      	b.n	8000b1e <__libc_init_array+0x1e>
 8000b38:	08000bc0 	.word	0x08000bc0
 8000b3c:	08000bc0 	.word	0x08000bc0
 8000b40:	08000bc0 	.word	0x08000bc0
 8000b44:	08000bc4 	.word	0x08000bc4

08000b48 <_init>:
 8000b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b4a:	bf00      	nop
 8000b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b4e:	bc08      	pop	{r3}
 8000b50:	469e      	mov	lr, r3
 8000b52:	4770      	bx	lr

08000b54 <_fini>:
 8000b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b56:	bf00      	nop
 8000b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b5a:	bc08      	pop	{r3}
 8000b5c:	469e      	mov	lr, r3
 8000b5e:	4770      	bx	lr
