<stg><name>correlator</name>


<trans_list>

<trans id="342" from="1" to="2">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="2" to="3">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="3" to="4">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader845.preheader:7  %start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)

]]></Node>
<StgValue><ssdm name="start_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader845.preheader:8  %phaseClass_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %phaseClass_V)

]]></Node>
<StgValue><ssdm name="phaseClass_V_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1">
<![CDATA[
.preheader845.preheader:19  %corState_load = load i1* @corState, align 1

]]></Node>
<StgValue><ssdm name="corState_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:23  %phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2

]]></Node>
<StgValue><ssdm name="phaseClass0_V_3_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:24  %phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 2

]]></Node>
<StgValue><ssdm name="phaseClass0_V_2_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:25  %phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2

]]></Node>
<StgValue><ssdm name="phaseClass0_V_1_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:26  %phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 2

]]></Node>
<StgValue><ssdm name="phaseClass0_V_0_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:29  %phaseClass1_V_2_load = load i16* @phaseClass1_V_2, align 2

]]></Node>
<StgValue><ssdm name="phaseClass1_V_2_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:30  %phaseClass1_V_1_load = load i16* @phaseClass1_V_1, align 2

]]></Node>
<StgValue><ssdm name="phaseClass1_V_1_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:31  %phaseClass1_V_0_load = load i16* @phaseClass1_V_0, align 2

]]></Node>
<StgValue><ssdm name="phaseClass1_V_0_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:33  %phaseClass2_V_2_load = load i16* @phaseClass2_V_2, align 2

]]></Node>
<StgValue><ssdm name="phaseClass2_V_2_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:34  %phaseClass2_V_1_load = load i16* @phaseClass2_V_1, align 2

]]></Node>
<StgValue><ssdm name="phaseClass2_V_1_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:35  %phaseClass2_V_0_load = load i16* @phaseClass2_V_0, align 2

]]></Node>
<StgValue><ssdm name="phaseClass2_V_0_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:37  %phaseClass3_V_2_load = load i16* @phaseClass3_V_2, align 2

]]></Node>
<StgValue><ssdm name="phaseClass3_V_2_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:38  %phaseClass3_V_1_load = load i16* @phaseClass3_V_1, align 2

]]></Node>
<StgValue><ssdm name="phaseClass3_V_1_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:39  %phaseClass3_V_0_load = load i16* @phaseClass3_V_0, align 2

]]></Node>
<StgValue><ssdm name="phaseClass3_V_0_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:41  %phaseClass4_V_2_load = load i16* @phaseClass4_V_2, align 2

]]></Node>
<StgValue><ssdm name="phaseClass4_V_2_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:42  %phaseClass4_V_1_load = load i16* @phaseClass4_V_1, align 2

]]></Node>
<StgValue><ssdm name="phaseClass4_V_1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:43  %phaseClass4_V_0_load = load i16* @phaseClass4_V_0, align 2

]]></Node>
<StgValue><ssdm name="phaseClass4_V_0_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:45  %phaseClass5_V_2_load = load i16* @phaseClass5_V_2, align 2

]]></Node>
<StgValue><ssdm name="phaseClass5_V_2_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:46  %phaseClass5_V_1_load = load i16* @phaseClass5_V_1, align 2

]]></Node>
<StgValue><ssdm name="phaseClass5_V_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:47  %phaseClass5_V_0_load = load i16* @phaseClass5_V_0, align 2

]]></Node>
<StgValue><ssdm name="phaseClass5_V_0_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:49  %phaseClass6_V_2_load = load i16* @phaseClass6_V_2, align 2

]]></Node>
<StgValue><ssdm name="phaseClass6_V_2_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:50  %phaseClass6_V_1_load = load i16* @phaseClass6_V_1, align 2

]]></Node>
<StgValue><ssdm name="phaseClass6_V_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:51  %phaseClass6_V_0_load = load i16* @phaseClass6_V_0, align 2

]]></Node>
<StgValue><ssdm name="phaseClass6_V_0_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:53  %phaseClass7_V_2_load = load i16* @phaseClass7_V_2, align 2

]]></Node>
<StgValue><ssdm name="phaseClass7_V_2_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:54  %phaseClass7_V_1_load = load i16* @phaseClass7_V_1, align 2

]]></Node>
<StgValue><ssdm name="phaseClass7_V_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:55  %phaseClass7_V_0_load = load i16* @phaseClass7_V_0, align 2

]]></Node>
<StgValue><ssdm name="phaseClass7_V_0_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader845.preheader:56  br i1 %corState_load, label %0, label %._crit_edge1097

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="corState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:1  switch i4 %phaseClass_V_read, label %._crit_edge1098 [
    i4 0, label %.preheader702.0
    i4 1, label %.preheader701.0
    i4 2, label %.preheader700.0
    i4 3, label %.preheader699.0
    i4 4, label %.preheader698.0
    i4 5, label %.preheader697.0
    i4 6, label %.preheader696.0
    i4 7, label %.preheader695.0
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader695.0:2  %tmp_48_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_2_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="21">
<![CDATA[
.preheader695.0:3  %tmp_48_5_cast = sext i21 %tmp_48_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_48_5_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader695.0:4  %tmp_48_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_1_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="22" op_0_bw="21">
<![CDATA[
.preheader695.0:5  %tmp_48_6_cast = sext i21 %tmp_48_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_48_6_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader695.0:6  %tmp_48_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_0_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="21">
<![CDATA[
.preheader695.0:7  %tmp_48_7_cast = sext i21 %tmp_48_7 to i22

]]></Node>
<StgValue><ssdm name="tmp_48_7_cast"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader695.0:9  %tmp23 = add i22 %tmp_48_7_cast, %tmp_48_6_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="23" op_0_bw="22">
<![CDATA[
.preheader695.0:10  %tmp26_cast = sext i22 %tmp23 to i23

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader695.0:11  %tmp24 = add i23 %tmp_48_5_cast, %tmp26_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader696.0:2  %tmp_44_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_2_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_44_5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="23" op_0_bw="21">
<![CDATA[
.preheader696.0:3  %tmp_44_5_cast = sext i21 %tmp_44_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_44_5_cast"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader696.0:4  %tmp_44_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_1_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_44_6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="22" op_0_bw="21">
<![CDATA[
.preheader696.0:5  %tmp_44_6_cast = sext i21 %tmp_44_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_44_6_cast"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader696.0:6  %tmp_44_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_0_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_44_7"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="22" op_0_bw="21">
<![CDATA[
.preheader696.0:7  %tmp_44_7_cast = sext i21 %tmp_44_7 to i22

]]></Node>
<StgValue><ssdm name="tmp_44_7_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader696.0:9  %tmp20 = add i22 %tmp_44_7_cast, %tmp_44_6_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="23" op_0_bw="22">
<![CDATA[
.preheader696.0:10  %tmp23_cast = sext i22 %tmp20 to i23

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader696.0:11  %tmp21 = add i23 %tmp_44_5_cast, %tmp23_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader697.0:2  %tmp_40_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_2_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_40_5"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="23" op_0_bw="21">
<![CDATA[
.preheader697.0:3  %tmp_40_5_cast = sext i21 %tmp_40_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_40_5_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader697.0:4  %tmp_40_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_1_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_40_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="22" op_0_bw="21">
<![CDATA[
.preheader697.0:5  %tmp_40_6_cast = sext i21 %tmp_40_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_40_6_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader697.0:6  %tmp_40_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_0_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_40_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="22" op_0_bw="21">
<![CDATA[
.preheader697.0:7  %tmp_40_7_cast = sext i21 %tmp_40_7 to i22

]]></Node>
<StgValue><ssdm name="tmp_40_7_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader697.0:9  %tmp17 = add i22 %tmp_40_7_cast, %tmp_40_6_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="23" op_0_bw="22">
<![CDATA[
.preheader697.0:10  %tmp20_cast = sext i22 %tmp17 to i23

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader697.0:11  %tmp18 = add i23 %tmp_40_5_cast, %tmp20_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader698.0:2  %tmp_36_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_2_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="23" op_0_bw="21">
<![CDATA[
.preheader698.0:3  %tmp_36_5_cast = sext i21 %tmp_36_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_36_5_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader698.0:4  %tmp_36_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_1_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="22" op_0_bw="21">
<![CDATA[
.preheader698.0:5  %tmp_36_6_cast = sext i21 %tmp_36_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_36_6_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader698.0:6  %tmp_36_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_0_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="22" op_0_bw="21">
<![CDATA[
.preheader698.0:7  %tmp_36_7_cast = sext i21 %tmp_36_7 to i22

]]></Node>
<StgValue><ssdm name="tmp_36_7_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader698.0:9  %tmp14 = add i22 %tmp_36_7_cast, %tmp_36_6_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="23" op_0_bw="22">
<![CDATA[
.preheader698.0:10  %tmp17_cast = sext i22 %tmp14 to i23

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader698.0:11  %tmp15 = add i23 %tmp_36_5_cast, %tmp17_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader699.0:2  %tmp_32_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_2_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="23" op_0_bw="21">
<![CDATA[
.preheader699.0:3  %tmp_32_5_cast = sext i21 %tmp_32_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_32_5_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader699.0:4  %tmp_32_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_1_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="22" op_0_bw="21">
<![CDATA[
.preheader699.0:5  %tmp_32_6_cast = sext i21 %tmp_32_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_32_6_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader699.0:6  %tmp_32_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_0_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="22" op_0_bw="21">
<![CDATA[
.preheader699.0:7  %tmp_32_7_cast = sext i21 %tmp_32_7 to i22

]]></Node>
<StgValue><ssdm name="tmp_32_7_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader699.0:9  %tmp11 = add i22 %tmp_32_7_cast, %tmp_32_6_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="23" op_0_bw="22">
<![CDATA[
.preheader699.0:10  %tmp14_cast = sext i22 %tmp11 to i23

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader699.0:11  %tmp12 = add i23 %tmp_32_5_cast, %tmp14_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader700.0:2  %tmp_28_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_2_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="23" op_0_bw="21">
<![CDATA[
.preheader700.0:3  %tmp_28_5_cast = sext i21 %tmp_28_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_28_5_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader700.0:4  %tmp_28_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_1_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="22" op_0_bw="21">
<![CDATA[
.preheader700.0:5  %tmp_28_6_cast = sext i21 %tmp_28_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_28_6_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader700.0:6  %tmp_28_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_0_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="22" op_0_bw="21">
<![CDATA[
.preheader700.0:7  %tmp_28_7_cast = sext i21 %tmp_28_7 to i22

]]></Node>
<StgValue><ssdm name="tmp_28_7_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader700.0:9  %tmp1 = add i22 %tmp_28_7_cast, %tmp_28_6_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="23" op_0_bw="22">
<![CDATA[
.preheader700.0:10  %tmp11_cast = sext i22 %tmp1 to i23

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader700.0:11  %tmp2 = add i23 %tmp_28_5_cast, %tmp11_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader701.0:2  %tmp_24_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_2_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_24_5"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="21">
<![CDATA[
.preheader701.0:3  %tmp_24_5_cast = sext i21 %tmp_24_5 to i23

]]></Node>
<StgValue><ssdm name="tmp_24_5_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader701.0:4  %tmp_24_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_1_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_24_6"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="22" op_0_bw="21">
<![CDATA[
.preheader701.0:5  %tmp_24_6_cast = sext i21 %tmp_24_6 to i22

]]></Node>
<StgValue><ssdm name="tmp_24_6_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader701.0:6  %tmp_24_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_0_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_24_7"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="21">
<![CDATA[
.preheader701.0:7  %tmp_24_7_cast = sext i21 %tmp_24_7 to i22

]]></Node>
<StgValue><ssdm name="tmp_24_7_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader701.0:9  %tmp8 = add i22 %tmp_24_7_cast, %tmp_24_6_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="23" op_0_bw="22">
<![CDATA[
.preheader701.0:10  %tmp8_cast = sext i22 %tmp8 to i23

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader701.0:11  %tmp7 = add i23 %tmp_24_5_cast, %tmp8_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader702.0:0  %tmp_20_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_3_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="22" op_0_bw="21">
<![CDATA[
.preheader702.0:1  %tmp_20_4_cast = sext i21 %tmp_20_4 to i22

]]></Node>
<StgValue><ssdm name="tmp_20_4_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader702.0:4  %tmp_20_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_1_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="23" op_0_bw="21">
<![CDATA[
.preheader702.0:5  %tmp_20_6_cast = sext i21 %tmp_20_6 to i23

]]></Node>
<StgValue><ssdm name="tmp_20_6_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader702.0:6  %tmp_20_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_0_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="22" op_0_bw="21">
<![CDATA[
.preheader702.0:7  %tmp_20_7_cast = sext i21 %tmp_20_7 to i22

]]></Node>
<StgValue><ssdm name="tmp_20_7_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader702.0:9  %tmp5 = add i22 %tmp_20_7_cast, %tmp_20_4_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="23" op_0_bw="22">
<![CDATA[
.preheader702.0:10  %tmp5_cast = sext i22 %tmp5 to i23

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.preheader702.0:11  %tmp4 = add i23 %tmp_20_6_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="corState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1098:0  br label %._crit_edge1097

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge1097:0  %corState_flag = phi i1 [ false, %._crit_edge1098 ], [ true, %.preheader845.preheader ]

]]></Node>
<StgValue><ssdm name="corState_flag"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge1097:1  %currentState_load = load i1* @currentState, align 1

]]></Node>
<StgValue><ssdm name="currentState_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1097:2  br i1 %currentState_load, label %4, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %start_V_read, label %3, label %._crit_edge1109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @currentState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1109:0  br label %._crit_edge1108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %5, label %._crit_edge1110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:0  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="33">
<![CDATA[
:1  %tmp_data_V = extractvalue { i32, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="11" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %tmp_data_V, i32 16, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16" op_1_bw="11" op_2_bw="5">
<![CDATA[
:3  %tmp_2 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 %tmp_2, i16* @newVal_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:5  switch i4 %phaseClass_V_read, label %._crit_edge1111 [
    i4 0, label %.preheader694.0
    i4 1, label %.preheader693.0
    i4 2, label %.preheader692.0
    i4 3, label %.preheader691.0
    i4 4, label %.preheader690.0
    i4 5, label %.preheader689.0
    i4 6, label %.preheader688.0
    i4 7, label %.preheader.0
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:1  store i16 %phaseClass7_V_1_load, i16* @phaseClass7_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:2  store i16 %phaseClass7_V_0_load, i16* @phaseClass7_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:3  store i16 %tmp_2, i16* @phaseClass7_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.0:4  store i1 true, i1* @phaseClassValid_V_7, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader688.0:1  store i16 %phaseClass6_V_1_load, i16* @phaseClass6_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader688.0:2  store i16 %phaseClass6_V_0_load, i16* @phaseClass6_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader688.0:3  store i16 %tmp_2, i16* @phaseClass6_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader688.0:4  store i1 true, i1* @phaseClassValid_V_6, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader689.0:1  store i16 %phaseClass5_V_1_load, i16* @phaseClass5_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader689.0:2  store i16 %phaseClass5_V_0_load, i16* @phaseClass5_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader689.0:3  store i16 %tmp_2, i16* @phaseClass5_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader689.0:4  store i1 true, i1* @phaseClassValid_V_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader690.0:1  store i16 %phaseClass4_V_1_load, i16* @phaseClass4_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader690.0:2  store i16 %phaseClass4_V_0_load, i16* @phaseClass4_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader690.0:3  store i16 %tmp_2, i16* @phaseClass4_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader690.0:4  store i1 true, i1* @phaseClassValid_V_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader691.0:1  store i16 %phaseClass3_V_1_load, i16* @phaseClass3_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader691.0:2  store i16 %phaseClass3_V_0_load, i16* @phaseClass3_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader691.0:3  store i16 %tmp_2, i16* @phaseClass3_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader691.0:4  store i1 true, i1* @phaseClassValid_V_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader692.0:1  store i16 %phaseClass2_V_1_load, i16* @phaseClass2_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader692.0:2  store i16 %phaseClass2_V_0_load, i16* @phaseClass2_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader692.0:3  store i16 %tmp_2, i16* @phaseClass2_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader692.0:4  store i1 true, i1* @phaseClassValid_V_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader693.0:1  store i16 %phaseClass1_V_1_load, i16* @phaseClass1_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader693.0:2  store i16 %phaseClass1_V_0_load, i16* @phaseClass1_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader693.0:3  store i16 %tmp_2, i16* @phaseClass1_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader693.0:4  store i1 true, i1* @phaseClassValid_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader694.0:0  store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader694.0:1  store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader694.0:2  store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader694.0:3  store i16 %tmp_2, i16* @phaseClass0_V_0, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader694.0:4  store i1 true, i1* @phaseClassValid_V_0, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1111:2  br label %._crit_edge1110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge1110:0  %corState_flag_1 = phi i1 [ true, %._crit_edge1111 ], [ %corState_flag, %4 ]

]]></Node>
<StgValue><ssdm name="corState_flag_1"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge1110:1  %corState_new_1 = phi i1 [ true, %._crit_edge1111 ], [ false, %4 ]

]]></Node>
<StgValue><ssdm name="corState_new_1"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1110:2  store i1 true, i1* @currentState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1110:3  br label %._crit_edge1108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge1108:0  %corState_flag_2 = phi i1 [ %corState_flag_1, %._crit_edge1110 ], [ %corState_flag, %._crit_edge1109 ]

]]></Node>
<StgValue><ssdm name="corState_flag_2"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge1108:1  %corState_new_2 = phi i1 [ %corState_new_1, %._crit_edge1110 ], [ false, %._crit_edge1109 ]

]]></Node>
<StgValue><ssdm name="corState_new_2"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1108:2  br i1 %corState_flag_2, label %mergeST, label %._crit_edge1108.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="corState_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST:0  store i1 %corState_new_2, i1* @corState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:28  %phaseClass1_V_3_load = load i16* @phaseClass1_V_3, align 2

]]></Node>
<StgValue><ssdm name="phaseClass1_V_3_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:32  %phaseClass2_V_3_load = load i16* @phaseClass2_V_3, align 2

]]></Node>
<StgValue><ssdm name="phaseClass2_V_3_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:36  %phaseClass3_V_3_load = load i16* @phaseClass3_V_3, align 2

]]></Node>
<StgValue><ssdm name="phaseClass3_V_3_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:40  %phaseClass4_V_3_load = load i16* @phaseClass4_V_3, align 2

]]></Node>
<StgValue><ssdm name="phaseClass4_V_3_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:44  %phaseClass5_V_3_load = load i16* @phaseClass5_V_3, align 2

]]></Node>
<StgValue><ssdm name="phaseClass5_V_3_load"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:48  %phaseClass6_V_3_load = load i16* @phaseClass6_V_3, align 2

]]></Node>
<StgValue><ssdm name="phaseClass6_V_3_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16">
<![CDATA[
.preheader845.preheader:52  %phaseClass7_V_3_load = load i16* @phaseClass7_V_3, align 2

]]></Node>
<StgValue><ssdm name="phaseClass7_V_3_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="corState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
:0  %corHelper_V_load = load i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name="corHelper_V_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader695.0:0  %tmp_48_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass7_V_3_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="21">
<![CDATA[
.preheader695.0:1  %tmp_48_4_cast = sext i21 %tmp_48_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_48_4_cast"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader695.0:8  %tmp22 = add i32 %tmp_48_4_cast, %corHelper_V_load

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="23">
<![CDATA[
.preheader695.0:12  %tmp25_cast = sext i23 %tmp24 to i32

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader695.0:13  %p_Val2_23_7 = add i32 %tmp22, %tmp25_cast

]]></Node>
<StgValue><ssdm name="p_Val2_23_7"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader695.0:14  store i32 %p_Val2_23_7, i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader696.0:0  %tmp_44_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass6_V_3_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_44_4"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="21">
<![CDATA[
.preheader696.0:1  %tmp_44_4_cast = sext i21 %tmp_44_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_44_4_cast"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader696.0:8  %tmp19 = add i32 %tmp_44_4_cast, %corHelper_V_load

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="23">
<![CDATA[
.preheader696.0:12  %tmp22_cast = sext i23 %tmp21 to i32

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader696.0:13  %p_Val2_20_7 = add i32 %tmp19, %tmp22_cast

]]></Node>
<StgValue><ssdm name="p_Val2_20_7"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader696.0:14  store i32 %p_Val2_20_7, i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader697.0:0  %tmp_40_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass5_V_3_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_40_4"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="21">
<![CDATA[
.preheader697.0:1  %tmp_40_4_cast = sext i21 %tmp_40_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_40_4_cast"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader697.0:8  %tmp16 = add i32 %tmp_40_4_cast, %corHelper_V_load

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="23">
<![CDATA[
.preheader697.0:12  %tmp19_cast = sext i23 %tmp18 to i32

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader697.0:13  %p_Val2_17_7 = add i32 %tmp16, %tmp19_cast

]]></Node>
<StgValue><ssdm name="p_Val2_17_7"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader697.0:14  store i32 %p_Val2_17_7, i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader698.0:0  %tmp_36_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass4_V_3_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="21">
<![CDATA[
.preheader698.0:1  %tmp_36_4_cast = sext i21 %tmp_36_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_36_4_cast"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader698.0:8  %tmp13 = add i32 %tmp_36_4_cast, %corHelper_V_load

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="23">
<![CDATA[
.preheader698.0:12  %tmp16_cast = sext i23 %tmp15 to i32

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader698.0:13  %p_Val2_14_7 = add i32 %tmp13, %tmp16_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14_7"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader698.0:14  store i32 %p_Val2_14_7, i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader699.0:0  %tmp_32_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass3_V_3_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="21">
<![CDATA[
.preheader699.0:1  %tmp_32_4_cast = sext i21 %tmp_32_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_32_4_cast"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader699.0:8  %tmp10 = add i32 %tmp_32_4_cast, %corHelper_V_load

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="23">
<![CDATA[
.preheader699.0:12  %tmp13_cast = sext i23 %tmp12 to i32

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader699.0:13  %p_Val2_11_7 = add i32 %tmp10, %tmp13_cast

]]></Node>
<StgValue><ssdm name="p_Val2_11_7"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader699.0:14  store i32 %p_Val2_11_7, i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader700.0:0  %tmp_28_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass2_V_3_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="21">
<![CDATA[
.preheader700.0:1  %tmp_28_4_cast = sext i21 %tmp_28_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_4_cast"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader700.0:8  %tmp9 = add i32 %tmp_28_4_cast, %corHelper_V_load

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="23">
<![CDATA[
.preheader700.0:12  %tmp10_cast = sext i23 %tmp2 to i32

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader700.0:13  %p_Val2_8_7 = add i32 %tmp9, %tmp10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_8_7"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader700.0:14  store i32 %p_Val2_8_7, i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader701.0:0  %tmp_24_4 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass1_V_3_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_24_4"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="21">
<![CDATA[
.preheader701.0:1  %tmp_24_4_cast = sext i21 %tmp_24_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_4_cast"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader701.0:8  %tmp6 = add i32 %tmp_24_4_cast, %corHelper_V_load

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="23">
<![CDATA[
.preheader701.0:12  %tmp7_cast = sext i23 %tmp7 to i32

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader701.0:13  %p_Val2_5_7 = add i32 %tmp6, %tmp7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_5_7"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader701.0:14  store i32 %p_Val2_5_7, i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
.preheader702.0:2  %tmp_20_5 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %phaseClass0_V_2_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="21">
<![CDATA[
.preheader702.0:3  %tmp_20_5_cast = sext i21 %tmp_20_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_20_5_cast"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader702.0:8  %tmp3 = add i32 %tmp_20_5_cast, %corHelper_V_load

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="23">
<![CDATA[
.preheader702.0:12  %tmp4_cast = sext i23 %tmp4 to i32

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader702.0:13  %p_Val2_2_7 = add i32 %tmp3, %tmp4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_2_7"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader702.0:14  store i32 %p_Val2_2_7, i32* @corHelper_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader702.0:15  %tmp_s = icmp sgt i32 %p_Val2_2_7, 4096

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader702.0:16  br i1 %tmp_s, label %1, label %._crit_edge1100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0:0  store i16 %phaseClass7_V_2_load, i16* @phaseClass7_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader688.0:0  store i16 %phaseClass6_V_2_load, i16* @phaseClass6_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader689.0:0  store i16 %phaseClass5_V_2_load, i16* @phaseClass5_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader690.0:0  store i16 %phaseClass4_V_2_load, i16* @phaseClass4_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader691.0:0  store i16 %phaseClass3_V_2_load, i16* @phaseClass3_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader692.0:0  store i16 %phaseClass2_V_2_load, i16* @phaseClass2_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader693.0:0  store i16 %phaseClass1_V_2_load, i16* @phaseClass1_V_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
.preheader845.preheader:27  %out_sample_data_V = load i32* @loadCount_V, align 4

]]></Node>
<StgValue><ssdm name="out_sample_data_V"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 undef)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1111:0  %tmp_3 = add nsw i32 %out_sample_data_V, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1111:1  store i32 %tmp_3, i32* @loadCount_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader845.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader845.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader845.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader845.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
.preheader845.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader845.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader845.preheader:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.preheader845.preheader:9  call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader845.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader845.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader845.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader845.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader845.preheader:14  call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="32" op_10_bw="0">
<![CDATA[
.preheader845.preheader:15  call void (...)* @_ssdm_op_SpecReset(i1* @phaseClassValid_V_0, i1* @phaseClassValid_V_1, i1* @phaseClassValid_V_2, i1* @phaseClassValid_V_3, i1* @phaseClassValid_V_4, i1* @phaseClassValid_V_5, i1* @phaseClassValid_V_6, i1* @phaseClassValid_V_7, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader845.preheader:16  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader845.preheader:17  call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader845.preheader:18  call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader845.preheader:20  call void (...)* @_ssdm_op_SpecReset(i1* @corState, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader845.preheader:21  call void (...)* @_ssdm_op_SpecReset(i32* @corHelper_V, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader845.preheader:22  call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader695.0:15  br label %._crit_edge1098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.preheader696.0:15  br label %._crit_edge1098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.preheader697.0:15  br label %._crit_edge1098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader698.0:15  br label %._crit_edge1098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
.preheader699.0:15  br label %._crit_edge1098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.preheader700.0:15  br label %._crit_edge1098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.preheader701.0:15  br label %._crit_edge1098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="32" op_4_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %out_sample_data_V, i1 undef)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="corState_load" val="1"/>
<literal name="phaseClass_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1100:0  br label %._crit_edge1098

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="currentState_load" val="0"/>
<literal name="start_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="phaseClass_V_read" val="7"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:5  br label %._crit_edge1111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="phaseClass_V_read" val="6"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
.preheader688.0:5  br label %._crit_edge1111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="phaseClass_V_read" val="5"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
.preheader689.0:5  br label %._crit_edge1111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="phaseClass_V_read" val="4"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.preheader690.0:5  br label %._crit_edge1111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="phaseClass_V_read" val="3"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
.preheader691.0:5  br label %._crit_edge1111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="phaseClass_V_read" val="2"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.preheader692.0:5  br label %._crit_edge1111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="phaseClass_V_read" val="1"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.preheader693.0:5  br label %._crit_edge1111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="phaseClass_V_read" val="0"/>
<literal name="currentState_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
.preheader694.0:5  br label %._crit_edge1111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="corState_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge1108.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0">
<![CDATA[
._crit_edge1108.new:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
