Analysis & Synthesis report for DE2_115_Concentrator_top
Thu Jun 23 07:54:14 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 18. Source assignments for IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 19. Source assignments for IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated
 20. Source assignments for IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated
 21. Source assignments for IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram
 22. Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 24. Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 25. Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 26. Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 27. Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 28. Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 29. Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 30. Source assignments for IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated
 31. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux
 32. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 33. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 34. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux
 35. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux_001
 36. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux_002
 37. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 38. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 39. Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 40. Source assignments for IP_DMA:IP_DMA|altera_reset_controller:rst_controller
 41. Source assignments for IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Parameter Settings for User Entity Instance: button:button
 44. Parameter Settings for User Entity Instance: top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM
 45. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo
 46. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo
 47. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal
 48. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers
 49. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout
 50. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout
 51. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO
 52. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram
 53. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO
 54. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram
 55. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block
 56. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|response_block:the_response_block
 57. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal
 58. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo
 59. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter
 60. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator
 61. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control
 62. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a
 63. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 64. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b
 65. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 67. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram
 68. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 70. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 71. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 72. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 73. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy
 74. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0
 75. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 76. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 77. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 78. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator
 79. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 80. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 81. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator
 82. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 83. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator
 84. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 85. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 86. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 87. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent
 88. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
 89. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 90. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
 91. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 92. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 93. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 94. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent
 95. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
 96. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo
 97. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 98. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 99. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
100. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent
101. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor
102. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo
103. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
104. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
105. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
106. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_001:router_001|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_002:router_002|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_003|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_004|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_005|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_006:router_006|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_007:router_007|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_008:router_008|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter
116. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
117. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
118. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
119. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb
120. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
121. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
122. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
123. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
124. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
125. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter
126. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter
128. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter
129. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter
130. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter
131. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter
133. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
135. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
136. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
137. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
138. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
139. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
140. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|altera_reset_controller:rst_controller
141. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
142. Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
143. scfifo Parameter Settings by Entity Instance
144. altsyncram Parameter Settings by Entity Instance
145. Port Connectivity Checks: "IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
146. Port Connectivity Checks: "IP_DMA:IP_DMA|altera_reset_controller:rst_controller"
147. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter"
148. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
149. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"
150. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter"
151. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter"
152. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter"
153. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
154. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter"
155. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
156. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
157. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
158. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
159. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_008:router_008|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode"
160. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_007:router_007|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode"
161. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_006:router_006|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode"
162. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_003|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode"
163. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_002:router_002|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode"
164. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_001:router_001|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode"
165. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode"
166. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
167. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
168. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo"
169. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent"
170. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
171. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
172. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo"
173. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent"
174. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
175. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
176. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
177. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
178. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent"
179. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
180. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
181. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
182. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator"
183. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
184. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator"
185. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
186. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
187. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator"
188. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
189. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
190. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0"
191. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy"
192. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
193. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
194. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib"
195. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
196. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace|IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode:IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
197. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace"
198. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk"
199. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk"
200. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug"
201. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci"
202. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_test_bench:the_IP_DMA_nios2_gen2_0_cpu_test_bench"
203. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0"
204. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control"
205. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator"
206. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal"
207. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block"
208. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"
209. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout"
210. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout"
211. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal"
212. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic"
213. Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0"
214. Port Connectivity Checks: "IP_DMA:IP_DMA"
215. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM"
216. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[3].check_CRC"
217. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[2].check_CRC"
218. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC"
219. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC"
220. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans"
221. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans"
222. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans"
223. Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans"
224. Port Connectivity Checks: "button:button"
225. Post-Synthesis Netlist Statistics for Top Partition
226. Elapsed Time Per Partition
227. Analysis & Synthesis Messages
228. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 23 07:54:14 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; DE2_115_Concentrator_top                    ;
; Top-level Entity Name              ; DE2_115_Concentrator_top                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,123                                       ;
;     Total combinational functions  ; 2,701                                       ;
;     Dedicated logic registers      ; 1,652                                       ;
; Total registers                    ; 1652                                        ;
; Total pins                         ; 165                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 539,808                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                          ;
+------------------------------------------------------------------+--------------------------+--------------------------+
; Option                                                           ; Setting                  ; Default Value            ;
+------------------------------------------------------------------+--------------------------+--------------------------+
; Device                                                           ; EP4CE115F29C7            ;                          ;
; Top-level entity name                                            ; DE2_115_Concentrator_top ; DE2_115_Concentrator_top ;
; Family name                                                      ; Cyclone IV E             ; Cyclone V                ;
; Use smart compilation                                            ; Off                      ; Off                      ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                       ; On                       ;
; Enable compact report table                                      ; Off                      ; Off                      ;
; Restructure Multiplexers                                         ; Auto                     ; Auto                     ;
; Create Debugging Nodes for IP Cores                              ; Off                      ; Off                      ;
; Preserve fewer node names                                        ; On                       ; On                       ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                   ; Enable                   ;
; Verilog Version                                                  ; Verilog_2001             ; Verilog_2001             ;
; VHDL Version                                                     ; VHDL_1993                ; VHDL_1993                ;
; State Machine Processing                                         ; Auto                     ; Auto                     ;
; Safe State Machine                                               ; Off                      ; Off                      ;
; Extract Verilog State Machines                                   ; On                       ; On                       ;
; Extract VHDL State Machines                                      ; On                       ; On                       ;
; Ignore Verilog initial constructs                                ; Off                      ; Off                      ;
; Iteration limit for constant Verilog loops                       ; 5000                     ; 5000                     ;
; Iteration limit for non-constant Verilog loops                   ; 250                      ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                       ; On                       ;
; Infer RAMs from Raw Logic                                        ; On                       ; On                       ;
; Parallel Synthesis                                               ; On                       ; On                       ;
; DSP Block Balancing                                              ; Auto                     ; Auto                     ;
; NOT Gate Push-Back                                               ; On                       ; On                       ;
; Power-Up Don't Care                                              ; On                       ; On                       ;
; Remove Redundant Logic Cells                                     ; Off                      ; Off                      ;
; Remove Duplicate Registers                                       ; On                       ; On                       ;
; Ignore CARRY Buffers                                             ; Off                      ; Off                      ;
; Ignore CASCADE Buffers                                           ; Off                      ; Off                      ;
; Ignore GLOBAL Buffers                                            ; Off                      ; Off                      ;
; Ignore ROW GLOBAL Buffers                                        ; Off                      ; Off                      ;
; Ignore LCELL Buffers                                             ; Off                      ; Off                      ;
; Ignore SOFT Buffers                                              ; On                       ; On                       ;
; Limit AHDL Integers to 32 Bits                                   ; Off                      ; Off                      ;
; Optimization Technique                                           ; Balanced                 ; Balanced                 ;
; Carry Chain Length                                               ; 70                       ; 70                       ;
; Auto Carry Chains                                                ; On                       ; On                       ;
; Auto Open-Drain Pins                                             ; On                       ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                      ; Off                      ;
; Auto ROM Replacement                                             ; On                       ; On                       ;
; Auto RAM Replacement                                             ; On                       ; On                       ;
; Auto DSP Block Replacement                                       ; On                       ; On                       ;
; Auto Shift Register Replacement                                  ; Auto                     ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                     ; Auto                     ;
; Auto Clock Enable Replacement                                    ; On                       ; On                       ;
; Strict RAM Replacement                                           ; Off                      ; Off                      ;
; Allow Synchronous Control Signals                                ; On                       ; On                       ;
; Force Use of Synchronous Clear Signals                           ; Off                      ; Off                      ;
; Auto RAM Block Balancing                                         ; On                       ; On                       ;
; Auto RAM to Logic Cell Conversion                                ; Off                      ; Off                      ;
; Auto Resource Sharing                                            ; Off                      ; Off                      ;
; Allow Any RAM Size For Recognition                               ; Off                      ; Off                      ;
; Allow Any ROM Size For Recognition                               ; Off                      ; Off                      ;
; Allow Any Shift Register Size For Recognition                    ; Off                      ; Off                      ;
; Use LogicLock Constraints during Resource Balancing              ; On                       ; On                       ;
; Ignore translate_off and synthesis_off directives                ; Off                      ; Off                      ;
; Timing-Driven Synthesis                                          ; On                       ; On                       ;
; Report Parameter Settings                                        ; On                       ; On                       ;
; Report Source Assignments                                        ; On                       ; On                       ;
; Report Connectivity Checks                                       ; On                       ; On                       ;
; Ignore Maximum Fan-Out Assignments                               ; Off                      ; Off                      ;
; Synchronization Register Chain Length                            ; 2                        ; 2                        ;
; Power Optimization During Synthesis                              ; Normal compilation       ; Normal compilation       ;
; HDL message level                                                ; Level2                   ; Level2                   ;
; Suppress Register Optimization Related Messages                  ; Off                      ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                     ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                     ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                      ; 100                      ;
; Clock MUX Protection                                             ; On                       ; On                       ;
; Auto Gated Clock Conversion                                      ; Off                      ; Off                      ;
; Block Design Naming                                              ; Auto                     ; Auto                     ;
; SDC constraint protection                                        ; Off                      ; Off                      ;
; Synthesis Effort                                                 ; Auto                     ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                       ; On                       ;
; Pre-Mapping Resynthesis Optimization                             ; Off                      ; Off                      ;
; Analysis & Synthesis Message Level                               ; Medium                   ; Medium                   ;
; Disable Register Merging Across Hierarchies                      ; Auto                     ; Auto                     ;
; Resource Aware Inference For Block RAM                           ; On                       ; On                       ;
+------------------------------------------------------------------+--------------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                  ; Library     ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; button.v                                                                                                      ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/button.v                                                                                  ;             ;
; DE2_115_Concentrator_top.v                                                                                    ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/DE2_115_Concentrator_top.v                                                                ;             ;
; UTx.v                                                                                                         ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/UTx.v                                                                                     ;             ;
; uart_trans.v                                                                                                  ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/uart_trans.v                                                                              ;             ;
; UART_Rx.v                                                                                                     ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/UART_Rx.v                                                                                 ;             ;
; transmit_unified_SP_to_DMA.v                                                                                  ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/transmit_unified_SP_to_DMA.v                                                              ;             ;
; top_uart_trans.v                                                                                              ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/top_uart_trans.v                                                                          ;             ;
; top_check_Concentrator.v                                                                                      ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/top_check_Concentrator.v                                                                  ;             ;
; RAM.v                                                                                                         ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/RAM.v                                                                                     ;             ;
; Pon.v                                                                                                         ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/Pon.v                                                                                     ;             ;
; multiport_access_mem.v                                                                                        ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/multiport_access_mem.v                                                                    ;             ;
; DE2_115_Concentrator.v                                                                                        ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/DE2_115_Concentrator.v                                                                    ;             ;
; CRC16_trans.v                                                                                                 ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/CRC16_trans.v                                                                             ;             ;
; check_CRC.v                                                                                                   ; yes             ; User Verilog HDL File                        ; E:/Concentrator_sim/check_CRC.v                                                                               ;             ;
; e:/concentrator_sim/db/ip/ip_dma/ip_dma.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/ip_dma.v                                                                     ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv                                              ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v                                              ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v                                        ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v                      ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v                  ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v                  ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv                             ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv                         ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv                         ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv                               ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv                           ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv                           ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv                           ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv                                ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv                            ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv                            ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv                            ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv                            ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv                            ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv                            ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv                             ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv                         ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv                         ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv                               ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv                           ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv                           ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v                                                 ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v                                             ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v                                         ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v                         ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v                              ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.hex                                       ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v                                         ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v                                             ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/st_to_mm_adapter.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/st_to_mm_adapter.v                                                ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v                                           ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv                                       ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv                                    ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv                               ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_agent.sv                                     ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_translator.sv                                ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv                                      ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv                                 ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv                                    ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v                                         ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_synchronizer.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/altera_reset_synchronizer.v                                       ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v                                           ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/csr_block.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/csr_block.v                                                       ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v                                              ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v                                                      ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v                                           ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/read_signal_breakout.v                                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/read_signal_breakout.v                                            ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/response_block.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/response_block.v                                                  ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/write_burst_control.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/write_burst_control.v                                             ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/write_master.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/write_master.v                                                    ; IP_DMA      ;
; e:/concentrator_sim/db/ip/ip_dma/submodules/write_signal_breakout.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; e:/concentrator_sim/db/ip/ip_dma/submodules/write_signal_breakout.v                                           ; IP_DMA      ;
; scfifo.tdf                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                             ;             ;
; a_regfifo.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                          ;             ;
; a_dpfifo.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                           ;             ;
; a_i2fifo.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                           ;             ;
; a_fffifo.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                           ;             ;
; a_f2fifo.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                           ;             ;
; aglobal181.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                         ;             ;
; db/scfifo_jr21.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/scfifo_jr21.tdf                                                                        ;             ;
; db/a_dpfifo_l011.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/a_dpfifo_l011.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_do7.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/cntr_do7.tdf                                                                           ;             ;
; db/altsyncram_nio1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/altsyncram_nio1.tdf                                                                    ;             ;
; db/cntr_1ob.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/cntr_1ob.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                      ;             ;
; altsyncram.tdf                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;             ;
; stratix_ram_block.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;             ;
; lpm_mux.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;             ;
; lpm_decode.inc                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;             ;
; a_rdenreg.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;             ;
; altrom.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                             ;             ;
; altram.inc                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                             ;             ;
; altdpram.inc                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                           ;             ;
; db/altsyncram_n2d1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/altsyncram_n2d1.tdf                                                                    ;             ;
; db/scfifo_d211.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/scfifo_d211.tdf                                                                        ;             ;
; db/a_dpfifo_0q01.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/a_dpfifo_0q01.tdf                                                                      ;             ;
; db/altsyncram_lah1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/altsyncram_lah1.tdf                                                                    ;             ;
; db/cmpr_is8.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/cmpr_is8.tdf                                                                           ;             ;
; db/cntr_vnb.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/cntr_vnb.tdf                                                                           ;             ;
; db/cntr_co7.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/cntr_co7.tdf                                                                           ;             ;
; db/cntr_0ob.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/cntr_0ob.tdf                                                                           ;             ;
; db/altsyncram_6mc1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/altsyncram_6mc1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                              ;             ;
; db/altsyncram_ac71.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/altsyncram_ac71.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                               ;             ;
; db/altsyncram_dfe1.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/altsyncram_dfe1.tdf                                                                    ;             ;
; db/decode_rsa.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/decode_rsa.tdf                                                                         ;             ;
; db/mux_bnb.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; E:/Concentrator_sim/db/mux_bnb.tdf                                                                            ;             ;
; sld_hub.vhd                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                            ; altera_sld  ;
; db/ip/sldd2cce68d/alt_sld_fab.v                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Concentrator_sim/db/ip/sldd2cce68d/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                            ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;             ;
; sld_rom_sr.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;             ;
+---------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 3,123          ;
;                                             ;                ;
; Total combinational functions               ; 2701           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1430           ;
;     -- 3 input functions                    ; 698            ;
;     -- <=2 input functions                  ; 573            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 2473           ;
;     -- arithmetic mode                      ; 228            ;
;                                             ;                ;
; Total registers                             ; 1652           ;
;     -- Dedicated logic registers            ; 1652           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 165            ;
; Total memory bits                           ; 539808         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1697           ;
; Total fan-out                               ; 18179          ;
; Average fan-out                             ; 3.69           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |DE2_115_Concentrator_top                                                                                                               ; 2701 (19)           ; 1652 (0)                  ; 539808      ; 0            ; 0       ; 0         ; 165  ; 0            ; |DE2_115_Concentrator_top                                                                                                                                                                                                                                                                                                                                                                                               ; DE2_115_Concentrator_top                       ; work         ;
;    |IP_DMA:IP_DMA|                                                                                                                      ; 2035 (0)            ; 1188 (0)                  ; 539808      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA                                                                                                                                                                                                                                                                                                                                                                                 ; IP_DMA                                         ; IP_DMA       ;
;       |IP_DMA_jtag_uart_0:jtag_uart_0|                                                                                                  ; 141 (38)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; IP_DMA_jtag_uart_0                             ; IP_DMA       ;
;          |IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; IP_DMA_jtag_uart_0_scfifo_r                    ; IP_DMA       ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                              ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                            ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                 ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                   ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                         ; cntr_1ob                                       ; work         ;
;          |IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; IP_DMA_jtag_uart_0_scfifo_w                    ; IP_DMA       ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                              ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                            ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                 ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                   ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                         ; cntr_1ob                                       ; work         ;
;          |alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 52 (52)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                              ; work         ;
;       |IP_DMA_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 595 (0)             ; 317 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; IP_DMA_mm_interconnect_0                       ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; IP_DMA_mm_interconnect_0_cmd_demux             ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; IP_DMA_mm_interconnect_0_cmd_demux_001         ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                 ; IP_DMA_mm_interconnect_0_cmd_demux_001         ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                     ; IP_DMA_mm_interconnect_0_cmd_mux_003           ; IP_DMA       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|                                                                             ; 90 (79)             ; 7 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                                                                                                                     ; IP_DMA_mm_interconnect_0_cmd_mux_005           ; IP_DMA       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 11 (7)              ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; IP_DMA       ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                          ; altera_merlin_arb_adder                        ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_router:router|                                                                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; IP_DMA_mm_interconnect_0_router                ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_router_001:router_001|                                                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; IP_DMA_mm_interconnect_0_router_001            ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005|                                                                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                                                                                                                 ; IP_DMA_mm_interconnect_0_rsp_demux_005         ; IP_DMA       ;
;          |IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; IP_DMA_mm_interconnect_0_rsp_mux               ; IP_DMA       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 8 (8)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; IP_DMA       ;
;          |altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|                                                                            ; 9 (9)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; IP_DMA       ;
;          |altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|                                                               ; 22 (22)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                          ; IP_DMA       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 14 (14)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; IP_DMA       ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 20 (20)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; IP_DMA       ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 8 (8)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; IP_DMA       ;
;          |altera_merlin_master_agent:msgdma_0_mm_write_agent|                                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent                                                                                                                                                                                                                                                                                   ; altera_merlin_master_agent                     ; IP_DMA       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                     ; IP_DMA       ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                     ; IP_DMA       ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 11 (11)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                  ; altera_merlin_master_translator                ; IP_DMA       ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                           ; altera_merlin_master_translator                ; IP_DMA       ;
;          |altera_merlin_slave_agent:msgdma_0_csr_agent|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; IP_DMA       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; IP_DMA       ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 14 (3)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; IP_DMA       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 11 (11)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor               ; IP_DMA       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; IP_DMA       ;
;          |altera_merlin_slave_translator:msgdma_0_csr_translator|                                                                       ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; IP_DMA       ;
;          |altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                 ; IP_DMA       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; IP_DMA       ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; IP_DMA       ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; IP_DMA       ;
;          |altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|                          ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                    ; IP_DMA       ;
;          |altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|                                ; 35 (35)             ; 47 (47)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                    ; IP_DMA       ;
;          |altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|                         ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                    ; IP_DMA       ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|                                ; 39 (39)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                                                                                                                                        ; altera_merlin_width_adapter                    ; IP_DMA       ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|                         ; 38 (38)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter                                                                                                                                                                                                                                 ; altera_merlin_width_adapter                    ; IP_DMA       ;
;       |IP_DMA_msgdma_0:msgdma_0|                                                                                                        ; 223 (0)             ; 156 (0)                   ; 4256        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0                                                                                                                                                                                                                                                                                                                                                        ; IP_DMA_msgdma_0                                ; IP_DMA       ;
;          |dispatcher:dispatcher_internal|                                                                                               ; 122 (1)             ; 94 (1)                    ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal                                                                                                                                                                                                                                                                                                                         ; dispatcher                                     ; IP_DMA       ;
;             |csr_block:the_csr_block|                                                                                                   ; 80 (80)             ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block                                                                                                                                                                                                                                                                                                 ; csr_block                                      ; IP_DMA       ;
;             |descriptor_buffers:the_descriptor_buffers|                                                                                 ; 41 (6)              ; 26 (4)                    ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers                                                                                                                                                                                                                                                                               ; descriptor_buffers                             ; IP_DMA       ;
;                |fifo_with_byteenables:the_write_command_FIFO|                                                                           ; 35 (35)             ; 22 (22)                   ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO                                                                                                                                                                                                                                  ; fifo_with_byteenables                          ; IP_DMA       ;
;                   |altsyncram:the_dp_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                                                                            ; altsyncram                                     ; work         ;
;                      |altsyncram_n2d1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 3968        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated                                                                                                                                                                             ; altsyncram_n2d1                                ; work         ;
;          |write_master:write_mstr_internal|                                                                                             ; 101 (52)            ; 62 (35)                   ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal                                                                                                                                                                                                                                                                                                                       ; write_master                                   ; IP_DMA       ;
;             |ST_to_MM_Adapter:the_ST_to_MM_Adapter|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter                                                                                                                                                                                                                                                                                 ; ST_to_MM_Adapter                               ; IP_DMA       ;
;             |scfifo:the_st_to_master_fifo|                                                                                              ; 47 (0)              ; 27 (0)                    ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo                                                                                                                                                                                                                                                                                          ; scfifo                                         ; work         ;
;                |scfifo_d211:auto_generated|                                                                                             ; 47 (0)              ; 27 (0)                    ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated                                                                                                                                                                                                                                                               ; scfifo_d211                                    ; work         ;
;                   |a_dpfifo_0q01:dpfifo|                                                                                                ; 47 (30)             ; 27 (13)                   ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo                                                                                                                                                                                                                                          ; a_dpfifo_0q01                                  ; work         ;
;                      |altsyncram_lah1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 288         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram                                                                                                                                                                                                                  ; altsyncram_lah1                                ; work         ;
;                      |cntr_0ob:wr_ptr|                                                                                                  ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr                                                                                                                                                                                                                          ; cntr_0ob                                       ; work         ;
;                      |cntr_co7:usedw_counter|                                                                                           ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter                                                                                                                                                                                                                   ; cntr_co7                                       ; work         ;
;                      |cntr_vnb:rd_ptr_msb|                                                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb                                                                                                                                                                                                                      ; cntr_vnb                                       ; work         ;
;       |IP_DMA_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 1030 (0)            ; 583 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; IP_DMA_nios2_gen2_0                            ; IP_DMA       ;
;          |IP_DMA_nios2_gen2_0_cpu:cpu|                                                                                                  ; 1030 (741)          ; 583 (314)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; IP_DMA_nios2_gen2_0_cpu                        ; IP_DMA       ;
;             |IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|                                                   ; 289 (35)            ; 269 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; IP_DMA_nios2_gen2_0_cpu_nios2_oci              ; IP_DMA       ;
;                |IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 92 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper    ; IP_DMA       ;
;                   |IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk     ; IP_DMA       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 82 (82)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck                                                            ; IP_DMA_nios2_gen2_0_cpu_debug_slave_tck        ; IP_DMA       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                |IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 9 (9)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg       ; IP_DMA       ;
;                |IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; IP_DMA_nios2_gen2_0_cpu_nios2_oci_break        ; IP_DMA       ;
;                |IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug        ; IP_DMA       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                |IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 112 (112)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; IP_DMA_nios2_gen2_0_cpu_nios2_ocimem           ; IP_DMA       ;
;                   |IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module   ; IP_DMA       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                ; work         ;
;             |IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; IP_DMA_nios2_gen2_0_cpu_register_bank_a_module ; IP_DMA       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; altsyncram_6mc1                                ; work         ;
;             |IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; IP_DMA_nios2_gen2_0_cpu_register_bank_b_module ; IP_DMA       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                    ; altsyncram_6mc1                                ; work         ;
;       |IP_DMA_onchip_memory2_0:onchip_memory2_0|                                                                                        ; 40 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                        ; IP_DMA_onchip_memory2_0                        ; IP_DMA       ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 40 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                              ; altsyncram                                     ; work         ;
;             |altsyncram_dfe1:auto_generated|                                                                                            ; 40 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_dfe1                                ; work         ;
;                |decode_rsa:decode3|                                                                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|decode_rsa:decode3                                                                                                                                                                                                                                                            ; decode_rsa                                     ; work         ;
;                |mux_bnb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|mux_bnb:mux2                                                                                                                                                                                                                                                                  ; mux_bnb                                        ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; IP_DMA       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; IP_DMA       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; IP_DMA       ;
;    |button:button|                                                                                                                      ; 37 (37)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|button:button                                                                                                                                                                                                                                                                                                                                                                                 ; button                                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                           ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                              ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                      ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                    ; sld_shadow_jsm                                 ; altera_sld   ;
;    |top_check_Concentrator:top_check_Concentrator|                                                                                      ; 460 (0)             ; 338 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator                                                                                                                                                                                                                                                                                                                                                 ; top_check_Concentrator                         ; work         ;
;       |DE2_115_Concentrator:DE2_115_Concentrator|                                                                                       ; 340 (0)             ; 278 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator                                                                                                                                                                                                                                                                                                       ; DE2_115_Concentrator                           ; work         ;
;          |multiport_access_mem:multiport_access_mem|                                                                                    ; 324 (91)            ; 274 (55)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem                                                                                                                                                                                                                                                             ; multiport_access_mem                           ; work         ;
;             |RAM:RAM|                                                                                                                   ; 106 (106)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM                                                                                                                                                                                                                                                     ; RAM                                            ; work         ;
;             |UART_Rx:uart_rec_generation[0].UART_Rx|                                                                                    ; 40 (40)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx                                                                                                                                                                                                                      ; UART_Rx                                        ; work         ;
;             |UART_Rx:uart_rec_generation[1].UART_Rx|                                                                                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx                                                                                                                                                                                                                      ; UART_Rx                                        ; work         ;
;             |UART_Rx:uart_rec_generation[2].UART_Rx|                                                                                    ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx                                                                                                                                                                                                                      ; UART_Rx                                        ; work         ;
;             |UART_Rx:uart_rec_generation[3].UART_Rx|                                                                                    ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx                                                                                                                                                                                                                      ; UART_Rx                                        ; work         ;
;             |check_CRC:check_CRC_gen[0].check_CRC|                                                                                      ; 42 (42)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC                                                                                                                                                                                                                        ; check_CRC                                      ; work         ;
;             |check_CRC:check_CRC_gen[1].check_CRC|                                                                                      ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC                                                                                                                                                                                                                        ; check_CRC                                      ; work         ;
;             |check_CRC:check_CRC_gen[2].check_CRC|                                                                                      ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[2].check_CRC                                                                                                                                                                                                                        ; check_CRC                                      ; work         ;
;             |check_CRC:check_CRC_gen[3].check_CRC|                                                                                      ; 11 (11)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[3].check_CRC                                                                                                                                                                                                                        ; check_CRC                                      ; work         ;
;          |transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|                                                                        ; 16 (16)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA                                                                                                                                                                                                                                                 ; transmit_unified_SP_to_DMA                     ; work         ;
;       |Pon:Pon|                                                                                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|Pon:Pon                                                                                                                                                                                                                                                                                                                                         ; Pon                                            ; work         ;
;       |top_uart_trans:top_uart_trans|                                                                                                   ; 119 (10)            ; 58 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans                                                                                                                                                                                                                                                                                                                   ; top_uart_trans                                 ; work         ;
;          |uart_trans:uart_trans_generation[0].uart_trans|                                                                               ; 109 (45)            ; 50 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans                                                                                                                                                                                                                                                                    ; uart_trans                                     ; work         ;
;             |CRC16_trans:CRC16_trans|                                                                                                   ; 38 (38)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans                                                                                                                                                                                                                                            ; CRC16_trans                                    ; work         ;
;             |UTx:UTx|                                                                                                                   ; 26 (26)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx                                                                                                                                                                                                                                                            ; UTx                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                        ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO ; Simple Dual Port ; 128          ; 128          ; 128          ; 128          ; 16384  ; None                        ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 32           ; 19           ; 32           ; 19           ; 608    ; None                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                              ; AUTO ; Single Port      ; 65536        ; 8            ; --           ; --           ; 524288 ; IP_DMA_onchip_memory2_0.hex ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                               ; IP Include File                 ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA                                                                                                                                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_irq_mapper:irq_mapper                                                                                                                                                                                                                          ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                        ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                            ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                    ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                        ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                        ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                   ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                              ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                         ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                    ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent                                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo                                                                                                                                                          ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator                                                                                                                                                     ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent                                                                                                                                                  ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                        ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator                                                                                                                                        ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent                                                                                                                                                         ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                  ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter                                                                                                        ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter                                                                                                              ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                        ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                          ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                     ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                 ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                        ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                   ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_burst_adapter     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                              ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                              ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_width_adapter     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                              ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router                                                                                                                                                                     ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_001:router_001                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_002:router_002                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_003                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_004                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_005                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_006:router_006                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_007:router_007                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_008:router_008                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                   ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                           ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                 ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                            ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                       ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_msgdma                   ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0                                                                                                                                                                                                                              ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; modular_sgdma_dispatcher        ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal                                                                                                                                                                                               ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; dma_write_master                ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal                                                                                                                                                                                             ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                      ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu                                                                                                                                                                                          ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                              ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|altera_reset_controller:rst_controller                                                                                                                                                                                                                ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 18.1    ; N/A          ; N/A          ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                      ; E:/Concentrator_sim/IP_DMA.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |DE2_115_Concentrator_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                 ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|locked[0..2]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29,32..127]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,11,19,22,24,26,27,31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[2..31]                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ipending_reg[2..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_im:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_im:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_error_IRQ_mask_d1[0..7]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_sequence_number_d1[0..15]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][190]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][192]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][191]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_byteen_field[0]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..4]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_cmpr_read                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byteen_field[0]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..4]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_cmpr_read                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[46..48]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[0..31,48..63,75..95]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][192]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][191]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][190]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|write_address[0..6]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|read_address[0..6]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|internal_used[0..7]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[16..18,20..22]                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[23]                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                   ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[19]                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                            ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_bwrap_field[0,1]                                                                                                                                                          ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                                          ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                          ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byte_cnt_field[0,1,3,4]                                                                                                                                                   ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                          ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[24]                                                                                                                                                            ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[25]                                                                                                                                                            ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][174]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][176]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][173]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][176]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][175]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][176]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,7,8,13,15..17,23,29]                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                             ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[4,6,9,10,18]                                                                                                                                                                                    ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]                                                                                                                                                                                             ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[19]                                                                                                                                                                    ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[23]                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[8..10,12..14]                                                                                                                                                          ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                 ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                 ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[11]                                                                                                                                                                    ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[0..6]                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[1][0]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][0]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[2][0]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][0]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[3][0]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][0]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[1][1]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][1]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[2][1]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][1]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[3][1]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][1]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[1][2]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][2]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[2][2]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][2]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[3][2]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][2]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[1][3]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][3]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[2][3]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][3]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[3][3]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][3]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[1][4]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][4]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[2][4]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][4]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[3][4]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][4]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[1][5]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][5]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[2][5]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][5]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[3][5]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][5]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[1][6]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][6]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[2][6]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][6]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[3][6]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][6]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[1][7]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][7]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[2][7]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][7]                                                                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[3][7]                                                                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][7]                                                                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent|hold_waitrequest                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                                    ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|next_packet_en                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|next_packet_en                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|next_packet_en                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|next_packet_en                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|next_packet_en                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|next_packet_en                                                                                                                                                                                                     ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|pause_cn[4]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[4]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|pause_cn[4]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[4]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|pause_cn[4]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[4]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|pause_cn[2]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[2]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|pause_cn[2]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[2]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|pause_cn[2]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[2]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|pause_cn[3]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[3]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|pause_cn[3]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[3]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|pause_cn[3]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[3]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|pause_cn[1]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[1]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|pause_cn[1]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[1]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|pause_cn[1]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[1]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|pause_cn[0]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[0]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|pause_cn[0]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[0]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|pause_cn[0]                                                                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[0]                                                                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[8]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[8]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[8]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[8]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[8]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[6]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[6]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[6]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[6]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[6]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[2]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[2]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[2]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[2]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[2]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[0]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[0]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[0]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[0]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[0]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[13]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[13]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[13]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[13]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[13]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[12]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[12]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[12]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[12]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[12]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[11]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[11]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[11]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[11]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[11]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[10]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[10]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[10]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[10]                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[10]                                                                                                                                                        ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[9]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[9]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[9]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[9]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[9]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[7]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[7]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[7]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[7]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[7]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[5]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[5]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[5]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[5]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[5]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[4]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[4]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[4]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[4]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[4]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[3]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[3]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[3]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[3]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[3]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_F16x_cn[1]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_F16x_cn[1]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_F16x_cn[1]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_F16x_cn[1]                                                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|T_F16x_cn[1]                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_bit[0]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[0]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_bit[0]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[0]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_bit[0]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[0]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_bit[1]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[1]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_bit[1]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[1]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_bit[1]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[1]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_bit[2]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[2]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_bit[2]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[2]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_bit[2]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[2]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|T_bit[3]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[3]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|T_bit[3]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[3]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|T_bit[3]                                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[3]                                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|SM_Tx[2]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[2]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|SM_Tx[2]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[2]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|SM_Tx[2]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[2]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|SM_Tx[1]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[1]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|SM_Tx[1]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[1]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|SM_Tx[1]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[1]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|SM_Tx[0]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[0]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|SM_Tx[0]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[0]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|SM_Tx[0]                                                                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[0]                                                                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|PAR[7]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[7]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|PAR[7]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[7]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|PAR[7]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[7]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|PAR[6]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[6]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|PAR[6]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[6]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|PAR[6]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[6]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|PAR[5]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[5]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|PAR[5]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[5]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|PAR[5]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[5]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|PAR[4]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[4]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|PAR[4]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[4]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|PAR[4]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[4]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|PAR[3]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[3]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|PAR[3]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[3]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|PAR[3]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[3]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|PAR[2]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[2]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|PAR[2]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[2]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|PAR[2]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[2]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|PAR[1]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[1]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|PAR[1]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[1]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|PAR[1]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[1]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|PAR[0]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[0]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|PAR[0]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[0]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|PAR[0]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|PAR[0]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|bit_cn[3]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[3]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|bit_cn[3]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[3]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|bit_cn[3]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[3]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|bit_cn[2]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[2]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|bit_cn[2]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[2]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|bit_cn[2]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[2]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|bit_cn[1]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[1]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|bit_cn[1]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[1]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|bit_cn[1]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[1]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|bit_cn[0]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[0]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|bit_cn[0]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[0]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|bit_cn[0]                                                                                                                                                            ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[0]                                                                                                                                                            ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|Tbit_cn[3]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[3]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|Tbit_cn[3]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[3]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|Tbit_cn[3]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[3]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|Tbit_cn[2]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[2]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|Tbit_cn[2]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[2]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|Tbit_cn[2]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[2]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|Tbit_cn[1]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[1]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|Tbit_cn[1]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[1]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|Tbit_cn[1]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[1]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|Tbit_cn[0]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[0]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|Tbit_cn[0]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[0]                                                                                                                                                           ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|Tbit_cn[0]                                                                                                                                                           ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[0]                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][174]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][173]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][175]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][173]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][176]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][173]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                         ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|pause                                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause                                                                                                                                                                                                              ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|pause                                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause                                                                                                                                                                                                              ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|pause                                                                                                                                                                                                              ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause                                                                                                                                                                                                              ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|GO                                                                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|GO                                                                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|GO                                                                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|GO                                                                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|GO                                                                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|GO                                                                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[0]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[0]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[0]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[0]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[0]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[0]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|SHR[6]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[6]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|SHR[6]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[6]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|SHR[6]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[6]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|SHR[5]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[5]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|SHR[5]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[5]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|SHR[5]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[5]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|SHR[4]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[4]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|SHR[4]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[4]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|SHR[4]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[4]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|SHR[3]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[3]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|SHR[3]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[3]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|SHR[3]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[3]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|SHR[2]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[2]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|SHR[2]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[2]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|SHR[2]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[2]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|SHR[1]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[1]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|SHR[1]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[1]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|SHR[1]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[1]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|SHR[0]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[0]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|SHR[0]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[0]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|SHR[0]                                                                                                                                                               ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|SHR[0]                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[1].UART_Rx|pause                                                                                                                                                                ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|pause                                                                                                                                                                ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[2].UART_Rx|pause                                                                                                                                                                ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|pause                                                                                                                                                                ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[3].UART_Rx|pause                                                                                                                                                                ; Merged with top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|pause                                                                                                                                                                ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                        ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                           ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                  ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                   ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|Bit_cn[3]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[3]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|Bit_cn[3]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[3]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|Bit_cn[3]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[3]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|Bit_cn[0]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[0]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|Bit_cn[0]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[0]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|Bit_cn[0]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[0]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|Bit_cn[2]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[2]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|Bit_cn[2]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[2]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|Bit_cn[2]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[2]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|Bit_cn[1]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[1]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|Bit_cn[1]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[1]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|Bit_cn[1]                                                                                                                                                                                                  ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[1]                                                                                                                                                                                                  ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[1]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[1]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[1]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[1]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[1]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[1]                                                                                                                                                                                                     ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                                                   ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|av_readdata_pre[0]                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,5,12,14,20,21,25]                                                                                                                                                                             ; Merged with IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator|av_readdata_pre[0]                                                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[2]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[2]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[2]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[2]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[2]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[2]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[8]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[8]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[8]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[8]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[8]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[8]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[0]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[0]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[0]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[0]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[0]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[0]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[3]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[3]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[3]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[3]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[3]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[3]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[9]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[9]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[9]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[9]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[9]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[9]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[1]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[1]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[1]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[1]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[1]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[1]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|sh_cn[0]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[0]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|sh_cn[0]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[0]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|sh_cn[0]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[0]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|go                                                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|go                                                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|go                                                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|go                                                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|go                                                                                                                                                                                         ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|go                                                                                                                                                                                         ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|sh_bit                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_bit                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|sh_bit                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_bit                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|sh_bit                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_bit                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[4]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[4]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[4]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[4]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[4]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[4]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[10]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[10]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[10]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[10]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[10]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[10]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[2]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[2]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[2]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[2]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[2]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[2]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|sh_cn[3]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[3]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|sh_cn[3]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[3]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|sh_cn[3]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[3]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|sh_cn[2]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[2]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|sh_cn[2]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[2]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|sh_cn[2]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[2]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|sh_cn[1]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[1]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|sh_cn[1]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[1]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|sh_cn[1]                                                                                                                                                                                   ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|sh_cn[1]                                                                                                                                                                                   ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[5]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[5]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[5]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[5]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[5]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[5]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[11]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[11]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[11]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[11]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[11]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[11]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[3]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[3]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[3]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[3]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[3]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[3]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[6]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[6]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[6]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[6]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[6]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[6]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[12]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[12]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[12]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[12]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[12]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[12]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[4]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[4]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[4]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[4]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[4]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[4]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[7]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[7]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[7]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[7]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[7]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[7]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[13]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[13]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[13]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[13]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[13]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[13]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[5]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[5]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[5]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[5]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[5]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[5]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|UTx:UTx|SHR[8]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[8]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|UTx:UTx|SHR[8]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[8]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|UTx:UTx|SHR[8]                                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[8]                                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[14]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[14]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[14]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[14]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[14]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[14]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[6]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[6]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[6]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[6]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[6]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[6]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[15]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[15]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[15]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[15]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[15]                                                                                                                                                                                    ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[15]                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans|CRC16_trans:CRC16_trans|CRC[7]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[7]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans|CRC16_trans:CRC16_trans|CRC[7]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[7]                                                                                                                                                                                     ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans|CRC16_trans:CRC16_trans|CRC[7]                                                                                                                                                                                     ; Merged with top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[7]                                                                                                                                                                                     ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[23]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2,3]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][176]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[2..22]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[25,26]                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..22]                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][173]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_use_reg                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][167]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[32..47,64..74]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[0..15]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][167]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|stopped_on_error                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][177]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|ok_rx_cn[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][209]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][209]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~128                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~136                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~144                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~152                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~160                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~168                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~176                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~184                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~192                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~200                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~208                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~216                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~224                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~232                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~240                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~248                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~129                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~137                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~145                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~153                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~161                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~169                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~177                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~185                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~193                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~201                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~209                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~217                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~225                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~233                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~241                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~249                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~130                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~138                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~146                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~154                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~162                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~170                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~178                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~186                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~194                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~202                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~210                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~218                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~226                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~234                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~242                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~250                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~131                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~139                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~147                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~155                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~163                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~171                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~179                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~187                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~195                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~203                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~211                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~219                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~227                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~235                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~243                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~251                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~132                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~140                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~148                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~156                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~164                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~172                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~180                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~188                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~196                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~204                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~212                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~220                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~228                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~236                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~244                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~252                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~133                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~141                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~149                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~157                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~165                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~173                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~181                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~189                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~197                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~205                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~213                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~221                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~229                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~237                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~245                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~253                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~134                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~142                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~150                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~158                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~166                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~174                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~182                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~190                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~198                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~206                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~214                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~222                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~230                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~238                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~246                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~254                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~135                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~143                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~151                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~159                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~167                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~175                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~183                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~191                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~199                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~207                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~215                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~223                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~231                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~239                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~247                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram~255                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][11]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][12]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][13]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][14]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][15]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][17]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][19]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][11]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][12]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][13]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][14]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][15]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][16]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][17]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[16]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[16]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[17]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[17]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[18]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[18]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[19]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[19]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[20]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[20]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[21]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[21]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[22]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[22]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                               ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|CRC_bytes_cn[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1431                                                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][11],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][12],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][13],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][14],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][15],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][16],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][17],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][19],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][11],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][12],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][13],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][14],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][15],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][16],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][17],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][19],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[16],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[16],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[17],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[17],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[18],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[18],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[19],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[19],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[20],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[20],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[21],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[21],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[22],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[22],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                             ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[74],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[73],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[72],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[71],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[70],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[69],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[68],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[67],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[66],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[65],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[64],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[47],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[46],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[45],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[44],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[43],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[42],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[41],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[40],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[39],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[38],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[37],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[36],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[35],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[34],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[33],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|data_reg[32],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[4],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[3],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[2],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                    ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                               ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[19],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[17],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[16],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[15],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[14],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[13],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[12],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[11],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[10],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[9],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[8],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[7],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[6],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[5],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[3],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[2],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[1],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_data_field[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][209],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][209]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                    ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_byteen_field[0],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_cmpr_read,                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                           ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byteen_field[0],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_cmpr_read,                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][176]                                                                                                                                                                                                         ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][173],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                       ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                       ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                          ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                         ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                      ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                        ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                  ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][190]                                                                                                                                                                                                         ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[46],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][190]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][192]                                                                                                                                                                                                         ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[48],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][192]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][191]                                                                                                                                                                                                         ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|p0_reg_last_field[47],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ;                                ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][191]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[23]                                                                                                                                                                  ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[15],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                     ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                      ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                                       ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                       ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                       ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                         ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                         ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                         ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                         ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                           ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                                                                                      ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                      ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                      ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                        ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[1][167]                                                                                                                                                                                                         ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem[0][167]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                     ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                        ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                                      ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                                                      ; Stuck at GND                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC                   ; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                               ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1652  ;
; Number of registers using Synchronous Clear  ; 146   ;
; Number of registers using Synchronous Load   ; 212   ;
; Number of registers using Asynchronous Clear ; 936   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 927   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|snk_command_ready                                                                                                                                                                                                                                       ; 8       ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                        ; 31      ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[12]                                                                                                                                                  ; 2       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[13]                                                                                                                                                  ; 4       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[14]                                                                                                                                                  ; 2       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[15]                                                                                                                                                  ; 4       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[0]                                                                                                                                                   ; 5       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[1]                                                                                                                                                   ; 3       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[2]                                                                                                                                                   ; 3       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[3]                                                                                                                                                   ; 3       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[4]                                                                                                                                                   ; 3       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[5]                                                                                                                                                   ; 3       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[6]                                                                                                                                                   ; 3       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[7]                                                                                                                                                   ; 3       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[8]                                                                                                                                                   ; 2       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[9]                                                                                                                                                   ; 2       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[10]                                                                                                                                                  ; 2       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[11]                                                                                                                                                  ; 2       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                               ; 5       ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 3       ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|done_d1                                                                                                                                                                                                                                                 ; 2       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                    ; 11      ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                     ; 6       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                       ; 9       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[0]                                                                                                                                                                                       ; 9       ;
; top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|pause                                                                                                                                                  ; 11      ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                              ; 3       ;
; IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 2       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                         ; 2       ;
; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                         ; 2       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[1]                                                                                                                                                                                       ; 1       ;
; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                        ; 3       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[0]                                                                                                                                                                       ; 5       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[8]                                                                                                                                                                       ; 2       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[2]                                                                                                                                                                                       ; 1       ;
; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|all_transfers_done                                                                                                                                                                                                                                        ; 2       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[1]                                                                                                                                                                       ; 3       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[9]                                                                                                                                                                       ; 2       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[3]                                                                                                                                                                                       ; 1       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[2]                                                                                                                                                                       ; 3       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[10]                                                                                                                                                                      ; 2       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[4]                                                                                                                                                                                       ; 1       ;
; IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[3]                                                                                                                                                                       ; 3       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[11]                                                                                                                                                                      ; 2       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[5]                                                                                                                                                                                       ; 1       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[4]                                                                                                                                                                       ; 3       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[12]                                                                                                                                                                      ; 2       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[6]                                                                                                                                                                                       ; 1       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[5]                                                                                                                                                                       ; 3       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[13]                                                                                                                                                                      ; 4       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[7]                                                                                                                                                                                       ; 1       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[6]                                                                                                                                                                       ; 3       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[14]                                                                                                                                                                      ; 2       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[8]                                                                                                                                                                                       ; 2       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[7]                                                                                                                                                                       ; 3       ;
; top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[15]                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|CRC_bytes_cn[1]                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|count[1]                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|data[0][7]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[3][0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[2][1]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[1][0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|offset[0][1]                                                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|write_address[2]                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|read_address[0]                                                                                                                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[1]                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|address_counter[1]                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[22]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|channel_cn[0]                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|T_bit[2]                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|Tbit_cn[1]                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|cn_byte[0]                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[3].check_CRC|cn_byte[1]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[2].check_CRC|cn_byte[1]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC|cn_byte[1]                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator|wait_latency_counter[0]                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                     ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|pause_cn[4]                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|SM_Tx[1]                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx|bit_cn[0]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|Bit_cn[3]                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[24]                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[9]                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|control[19]                                                                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|internal_used[2]                                                                                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[18]                                                                                                                                                                                                                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block|readdata_d1[1]                                                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|length_counter[6]                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                     ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                           ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[10]                                                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx|SHR[5]                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[11]                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC|CRC[2]                                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans|CRC[3]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|Mux1                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem                                                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo|mem                                                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|ShiftLeft2                                                                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|ShiftLeft2                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|E_logic_result[10]                                                                                                                                                                                                                                             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|avalon_st_data[2]                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA|avalon_st_data[3]                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115_Concentrator_top|top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|byte[0]                                                                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |DE2_115_Concentrator_top|IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button:button ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; x              ; 18    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                ;
; ADDR_WIDTH     ; 5     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                            ;
; lpm_width               ; 8            ; Signed Integer                                                                                                            ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                            ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal ;
+-----------------------------+-------+------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------+
; MODE                        ; 2     ; Signed Integer                                                               ;
; RESPONSE_PORT               ; 2     ; Signed Integer                                                               ;
; DESCRIPTOR_FIFO_DEPTH       ; 128   ; Signed Integer                                                               ;
; ENHANCED_FEATURES           ; 0     ; Signed Integer                                                               ;
; DESCRIPTOR_WIDTH            ; 128   ; Signed Integer                                                               ;
; DESCRIPTOR_BYTEENABLE_WIDTH ; 16    ; Signed Integer                                                               ;
; CSR_ADDRESS_WIDTH           ; 3     ; Signed Integer                                                               ;
; DESCRIPTOR_INTERFACE        ; 0     ; Signed Integer                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; MODE              ; 2     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH        ; 128   ; Signed Integer                                                                                                                   ;
; BYTE_ENABLE_WIDTH ; 16    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH        ; 128   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH_LOG2   ; 7     ; Signed Integer                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 128   ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 128   ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 128   ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH      ; 128   ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH_LOG2 ; 7     ; Signed Integer                                                                                                                                                                 ;
; LATENCY         ; 2     ; Signed Integer                                                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                            ;
; WIDTH_A                            ; 128                  ; Signed Integer                                                                                                                                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WIDTH_B                            ; 128                  ; Signed Integer                                                                                                                                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                            ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 16                   ; Signed Integer                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_n2d1      ; Untyped                                                                                                                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                            ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH      ; 128   ; Signed Integer                                                                                                                                                                  ;
; FIFO_DEPTH      ; 128   ; Signed Integer                                                                                                                                                                  ;
; FIFO_DEPTH_LOG2 ; 7     ; Signed Integer                                                                                                                                                                  ;
; LATENCY         ; 2     ; Signed Integer                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; WIDTH_A                            ; 128                  ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_B                            ; 128                  ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 16                   ; Signed Integer                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_n2d1      ; Untyped                                                                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ADDRESS_WIDTH  ; 3     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|response_block:the_response_block ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; RESPONSE_PORT   ; 2     ; Signed Integer                                                                                                             ;
; FIFO_DEPTH      ; 256   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH_LOG2 ; 8     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
; UNALIGNED_ACCESSES_ENABLE      ; 0     ; Signed Integer                                                              ;
; ONLY_FULL_ACCESS_ENABLE        ; 1     ; Signed Integer                                                              ;
; STRIDE_ENABLE                  ; 0     ; Signed Integer                                                              ;
; STRIDE_WIDTH                   ; 1     ; Signed Integer                                                              ;
; PACKET_ENABLE                  ; 1     ; Signed Integer                                                              ;
; ERROR_ENABLE                   ; 0     ; Signed Integer                                                              ;
; ERROR_WIDTH                    ; 8     ; Signed Integer                                                              ;
; DATA_WIDTH                     ; 8     ; Signed Integer                                                              ;
; BYTE_ENABLE_WIDTH              ; 1     ; Signed Integer                                                              ;
; BYTE_ENABLE_WIDTH_LOG2         ; 1     ; Signed Integer                                                              ;
; ADDRESS_WIDTH                  ; 16    ; Signed Integer                                                              ;
; LENGTH_WIDTH                   ; 11    ; Signed Integer                                                              ;
; ACTUAL_BYTES_TRANSFERRED_WIDTH ; 12    ; Signed Integer                                                              ;
; FIFO_DEPTH                     ; 32    ; Signed Integer                                                              ;
; FIFO_DEPTH_LOG2                ; 5     ; Signed Integer                                                              ;
; FIFO_SPEED_OPTIMIZATION        ; 1     ; Signed Integer                                                              ;
; SYMBOL_WIDTH                   ; 8     ; Signed Integer                                                              ;
; NUMBER_OF_SYMBOLS              ; 1     ; Signed Integer                                                              ;
; NUMBER_OF_SYMBOLS_LOG2         ; 1     ; Signed Integer                                                              ;
; BURST_ENABLE                   ; 0     ; Signed Integer                                                              ;
; MAX_BURST_COUNT                ; 1     ; Signed Integer                                                              ;
; MAX_BURST_COUNT_WIDTH          ; 1     ; Signed Integer                                                              ;
; PROGRAMMABLE_BURST_ENABLE      ; 0     ; Signed Integer                                                              ;
; BURST_WRAPPING_SUPPORT         ; 0     ; Signed Integer                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                     ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                           ;
; lpm_width               ; 19           ; Signed Integer                                                                                           ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                                           ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                                           ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON           ; Untyped                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_d211  ; Untyped                                                                                                  ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                     ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH              ; 8     ; Signed Integer                                                                                                           ;
; BYTEENABLE_WIDTH_LOG2   ; 1     ; Signed Integer                                                                                                           ;
; ADDRESS_WIDTH           ; 16    ; Signed Integer                                                                                                           ;
; UNALIGNED_ACCESS_ENABLE ; 0     ; Signed Integer                                                                                                           ;
+-------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; BYTEENABLE_WIDTH ; 1     ; Signed Integer                                                                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                            ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; BURST_ENABLE           ; 0     ; Signed Integer                                                                                                                  ;
; BURST_COUNT_WIDTH      ; 1     ; Signed Integer                                                                                                                  ;
; WORD_SIZE              ; 1     ; Signed Integer                                                                                                                  ;
; WORD_SIZE_LOG2         ; 0     ; Signed Integer                                                                                                                  ;
; ADDRESS_WIDTH          ; 16    ; Signed Integer                                                                                                                  ;
; LENGTH_WIDTH           ; 11    ; Signed Integer                                                                                                                  ;
; WRITE_FIFO_USED_WIDTH  ; 5     ; Signed Integer                                                                                                                  ;
; BURST_WRAPPING_SUPPORT ; 0     ; Signed Integer                                                                                                                  ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                  ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                  ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                  ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                  ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------+------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                 ;
+----------------+-----------------------------+------------------------------------------------------+
; INIT_FILE      ; IP_DMA_onchip_memory2_0.hex ; String                                               ;
+----------------+-----------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                       ;
+------------------------------------+-----------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                 ; Untyped                                                    ;
; WIDTH_A                            ; 8                           ; Signed Integer                                             ;
; WIDTHAD_A                          ; 16                          ; Signed Integer                                             ;
; NUMWORDS_A                         ; 65536                       ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                    ;
; WIDTH_B                            ; 1                           ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                           ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                           ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                   ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                    ;
; INIT_FILE                          ; IP_DMA_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 65536                       ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_dfe1             ; Untyped                                                    ;
+------------------------------------+-----------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 23    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W               ; 23    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 23    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 23    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 8     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 1     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 23    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 1     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                              ;
; ID                        ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 23    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 2     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 23    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 54    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 54    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 52    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 52    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 51    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 51    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 68    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 65    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 61    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 61    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 53    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 64    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 62    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 45    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 38    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 48    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 46    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 50    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 49    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 37    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 32    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 33    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 34    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 35    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 57    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 55    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 60    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 58    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 69    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 70    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 71    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 73    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                       ;
; ID                        ; 0     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 23    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 1     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 188   ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 166   ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 171   ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 167   ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 168   ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 169   ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 170   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 192   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 190   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 195   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 193   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 180   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 178   ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 177   ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 173   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 199   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 197   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 205   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 204   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 183   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 181   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 206   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 208   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 209   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 210   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 210   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 210   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 53    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 32    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 33    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 34    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 35    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 57    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 55    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 60    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 58    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 45    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 38    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 64    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 62    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 70    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 69    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 48    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 46    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 71    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 73    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 75    ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 75    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 75    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_001:router_001|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_002:router_002|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_003|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_004|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_005|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_006:router_006|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_007:router_007|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_008:router_008|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 53    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 38    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 45    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 43    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 32    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 34    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 50    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 49    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 48    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 46    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 74    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                  ;
; OUT_BYTE_CNT_H            ; 38    ; Signed Integer                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 45    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 42    ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTE_CNT_L ; 38    ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                       ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                       ;
; ST_DATA_W      ; 74    ; Signed Integer                                                                                                                                                                                                                                       ;
; ST_CHANNEL_W   ; 6     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 58    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                    ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 59    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 65    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 96    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 97    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 64    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 98    ; Signed Integer                                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 100   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 61    ; Signed Integer                                                                                                                                                    ;
; IN_ST_DATA_W                  ; 101   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 166   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 167   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 173   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 177   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 181   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 183   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 204   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 205   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 172   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 184   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 185   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 206   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 208   ; Signed Integer                                                                                                                                                    ;
; OUT_ST_DATA_W                 ; 209   ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                    ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 58    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 59    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 65    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 96    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 97    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 64    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 98    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 100   ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 61    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 101   ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 31    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 32    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 38    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 46    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 48    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 69    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 70    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 37    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 49    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 50    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 71    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 73    ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 74    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 58    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 59    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 65    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 69    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 70    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 72    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 73    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 75    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 96    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 97    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 64    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 76    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 77    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 98    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 100   ; Signed Integer                                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 61    ; Signed Integer                                                                                                                                                     ;
; IN_ST_DATA_W                  ; 101   ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 31    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 32    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 38    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 42    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 46    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 48    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 69    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 70    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 37    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 49    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 50    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 71    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 73    ; Signed Integer                                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 74    ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                     ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_ADDR_H                 ; 166   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                    ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 167   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BYTE_CNT_L             ; 173   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BYTE_CNT_H             ; 177   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURSTWRAP_L            ; 178   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURSTWRAP_H            ; 180   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURST_SIZE_L           ; 181   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURST_SIZE_H           ; 183   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_L      ; 204   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_RESPONSE_STATUS_H      ; 205   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_TRANS_EXCLUSIVE        ; 172   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURST_TYPE_L           ; 184   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_BURST_TYPE_H           ; 185   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_L       ; 206   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_ORI_BURST_SIZE_H       ; 208   ; Signed Integer                                                                                                                                                    ;
; IN_PKT_TRANS_WRITE            ; 169   ; Signed Integer                                                                                                                                                    ;
; IN_ST_DATA_W                  ; 209   ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 64    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                                                    ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                                                    ;
; OUT_ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                    ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                    ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                    ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                    ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                    ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                        ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                              ;
; IN_PKT_ADDR_H                 ; 31    ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                              ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 32    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_L             ; 38    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BYTE_CNT_H             ; 42    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_L            ; 43    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURSTWRAP_H            ; 45    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_L           ; 46    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_SIZE_H           ; 48    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_L      ; 69    ; Signed Integer                                                                                                                                              ;
; IN_PKT_RESPONSE_STATUS_H      ; 70    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_EXCLUSIVE        ; 37    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_L           ; 49    ; Signed Integer                                                                                                                                              ;
; IN_PKT_BURST_TYPE_H           ; 50    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_L       ; 71    ; Signed Integer                                                                                                                                              ;
; IN_PKT_ORI_BURST_SIZE_H       ; 73    ; Signed Integer                                                                                                                                              ;
; IN_PKT_TRANS_WRITE            ; 34    ; Signed Integer                                                                                                                                              ;
; IN_ST_DATA_W                  ; 74    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 64    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                                              ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                                              ;
; OUT_ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                              ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                              ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                              ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                              ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                              ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                              ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                               ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                     ;
; IN_PKT_ADDR_H                 ; 31    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                     ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                     ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 32    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BYTE_CNT_L             ; 38    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BYTE_CNT_H             ; 42    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURSTWRAP_L            ; 43    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURSTWRAP_H            ; 45    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURST_SIZE_L           ; 46    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURST_SIZE_H           ; 48    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_L      ; 69    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_RESPONSE_STATUS_H      ; 70    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_TRANS_EXCLUSIVE        ; 37    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURST_TYPE_L           ; 49    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_BURST_TYPE_H           ; 50    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_L       ; 71    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_ORI_BURST_SIZE_H       ; 73    ; Signed Integer                                                                                                                                                     ;
; IN_PKT_TRANS_WRITE            ; 34    ; Signed Integer                                                                                                                                                     ;
; IN_ST_DATA_W                  ; 74    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 64    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                                                     ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                                                     ;
; OUT_ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                                                     ;
; ST_CHANNEL_W                  ; 6     ; Signed Integer                                                                                                                                                     ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                     ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                     ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                     ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                     ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                     ;
; Entity Instance            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 8                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                    ;
; Entity Instance            ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo                  ;
;     -- FIFO Type           ; Single Clock                                                                                                          ;
;     -- lpm_width           ; 19                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 32                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                    ;
;     -- USE_EAB             ; ON                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                                                                                                                                                                                                                                             ;
; Entity Instance                           ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 128                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 128                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 128                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 128                                                                                                                                                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 65536                                                                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_instruction_master_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                               ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                          ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                          ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                   ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_instruction_master_to_onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                         ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                    ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                  ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                             ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                      ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                        ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_008:router_008|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_007:router_007|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_006:router_006|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_003|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_002:router_002|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_001:router_001|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_csr_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[127..32]   ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                           ;
+--------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace|IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode:IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_test_bench:the_IP_DMA_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+----------------------------------+
; Port                ; Type   ; Severity ; Details                          ;
+---------------------+--------+----------+----------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected           ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected           ;
+---------------------+--------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control" ;
+------------------------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                               ; Type  ; Severity ; Details                                                                                 ;
+------------------------------------+-------+----------+-----------------------------------------------------------------------------------------+
; max_burst_count                    ; Input ; Info     ; Stuck at VCC                                                                            ;
; short_first_access_enable          ; Input ; Info     ; Stuck at GND                                                                            ;
; short_last_access_enable           ; Input ; Info     ; Stuck at GND                                                                            ;
; short_first_and_last_access_enable ; Input ; Info     ; Stuck at GND                                                                            ;
+------------------------------------+-------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                          ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; byteenable_in ; Input ; Info     ; Stuck at VCC                                                                                                     ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal" ;
+-------------------+--------+----------+-------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------+
; master_byteenable ; Output ; Info     ; Explicitly unconnected                                      ;
; master_burstcount ; Output ; Info     ; Explicitly unconnected                                      ;
; snk_empty         ; Input  ; Info     ; Stuck at GND                                                ;
; snk_error         ; Input  ; Info     ; Stuck at GND                                                ;
+-------------------+--------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block"              ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; stopped_on_error             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stopped_on_early_termination ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_on_error                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop_on_early_termination    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; descriptor_watermark[31..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; descriptor_watermark[15..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; push ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
; pop  ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout" ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; read_address                    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_length                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_transmit_channel           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_generate_sop               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_generate_eop               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_park                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_transfer_complete_IRQ_mask ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_burst_count                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_stride                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_sequence_number            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_transmit_error             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
; read_early_done_enable          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; write_address     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; write_length      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; write_end_on_eop  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; write_burst_count ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; write_stride      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal" ;
+-------------------------+--------+----------+-----------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                             ;
+-------------------------+--------+----------+-----------------------------------------------------+
; src_response_data       ; Output ; Info     ; Explicitly unconnected                              ;
; src_response_valid      ; Output ; Info     ; Explicitly unconnected                              ;
; src_response_ready      ; Input  ; Info     ; Stuck at GND                                        ;
; snk_descriptor_data     ; Input  ; Info     ; Stuck at GND                                        ;
; snk_descriptor_valid    ; Input  ; Info     ; Stuck at GND                                        ;
; snk_descriptor_ready    ; Output ; Info     ; Explicitly unconnected                              ;
; mm_response_waitrequest ; Output ; Info     ; Explicitly unconnected                              ;
; mm_response_byteenable  ; Input  ; Info     ; Stuck at GND                                        ;
; mm_response_address     ; Input  ; Info     ; Stuck at GND                                        ;
; mm_response_readdata    ; Output ; Info     ; Explicitly unconnected                              ;
; mm_response_read        ; Input  ; Info     ; Stuck at GND                                        ;
; src_read_master_data    ; Output ; Info     ; Explicitly unconnected                              ;
; src_read_master_valid   ; Output ; Info     ; Explicitly unconnected                              ;
; src_read_master_ready   ; Input  ; Info     ; Stuck at GND                                        ;
; snk_read_master_data    ; Input  ; Info     ; Stuck at GND                                        ;
; snk_read_master_valid   ; Input  ; Info     ; Stuck at GND                                        ;
; snk_read_master_ready   ; Output ; Info     ; Explicitly unconnected                              ;
+-------------------------+--------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic"                                                   ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "IP_DMA:IP_DMA"       ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM" ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; write_addr[4] ; Input ; Info     ; Stuck at GND                                                                                                                       ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[3].check_CRC" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                            ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_offset ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[2].check_CRC" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                            ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_offset ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[1].check_CRC" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                            ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_offset ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC" ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                            ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; max_offset ; Input ; Info     ; Stuck at VCC                                                                                                                                                       ;
+------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[3].uart_trans"                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..8]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[2].uart_trans"                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..8]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[1].uart_trans"                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..8]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans"                   ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "data[23..8]" will be connected to GND. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button:button"                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; moment_of_depress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 204                         ;
; cycloneiii_ff         ; 1567                        ;
;     CLR               ; 296                         ;
;     CLR SCLR          ; 5                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 82                          ;
;     ENA               ; 378                         ;
;     ENA CLR           ; 396                         ;
;     ENA CLR SCLR      ; 27                          ;
;     ENA CLR SCLR SLD  ; 11                          ;
;     ENA CLR SLD       ; 40                          ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 36                          ;
;     SLD               ; 10                          ;
;     plain             ; 220                         ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 2553                        ;
;     arith             ; 220                         ;
;         2 data inputs ; 165                         ;
;         3 data inputs ; 55                          ;
;     normal            ; 2333                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 324                         ;
;         3 data inputs ; 609                         ;
;         4 data inputs ; 1357                        ;
; cycloneiii_ram_block  ; 216                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:10     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jun 23 07:52:35 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Concentrator_top -c DE2_115_Concentrator_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "IP_DMA.qsys"
Info (12250): 2022.06.23.07:52:55 Progress: Loading Concentrator_sim/IP_DMA.qsys
Info (12250): 2022.06.23.07:52:56 Progress: Reading input file
Info (12250): 2022.06.23.07:52:56 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.06.23.07:52:57 Progress: Parameterizing module clk_0
Info (12250): 2022.06.23.07:52:57 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2022.06.23.07:52:57 Progress: Parameterizing module jtag_uart_0
Info (12250): 2022.06.23.07:52:57 Progress: Adding msgdma_0 [altera_msgdma 18.1]
Info (12250): 2022.06.23.07:52:57 Progress: Parameterizing module msgdma_0
Info (12250): 2022.06.23.07:52:57 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2022.06.23.07:52:58 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.06.23.07:52:58 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2022.06.23.07:52:58 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2022.06.23.07:52:58 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2022.06.23.07:52:58 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2022.06.23.07:52:58 Progress: Building connections
Info (12250): 2022.06.23.07:52:58 Progress: Parameterizing connections
Info (12250): 2022.06.23.07:52:58 Progress: Validating
Info (12250): 2022.06.23.07:53:01 Progress: Done reading input file
Info (12250): IP_DMA.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): IP_DMA.msgdma_0: Response information port is disabled. Enable the response port if data transfer information is required by host
Info (12250): IP_DMA.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): IP_DMA.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): IP_DMA: Generating IP_DMA "IP_DMA" for QUARTUS_SYNTH
Info (12250): Jtag_uart_0: Starting RTL generation for module 'IP_DMA_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=IP_DMA_jtag_uart_0 --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0002_jtag_uart_0_gen//IP_DMA_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'IP_DMA_jtag_uart_0'
Info (12250): Jtag_uart_0: "IP_DMA" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Msgdma_0: "IP_DMA" instantiated altera_msgdma "msgdma_0"
Info (12250): Nios2_gen2_0: "IP_DMA" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'IP_DMA_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=IP_DMA_onchip_memory2_0 --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0003_onchip_memory2_0_gen//IP_DMA_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'IP_DMA_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "IP_DMA" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Sysid_qsys_0: "IP_DMA" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "IP_DMA" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "IP_DMA" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "IP_DMA" instantiated altera_reset_controller "rst_controller"
Info (12250): Dispatcher_internal: "msgdma_0" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info (12250): Write_mstr_internal: "msgdma_0" instantiated dma_write_master "write_mstr_internal"
Info (12250): Cpu: Starting RTL generation for module 'IP_DMA_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=IP_DMA_nios2_gen2_0_cpu --dir=C:/TmpUser/alt9166_1910525428054241040.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/TmpUser/alt9166_1910525428054241040.dir/0009_cpu_gen//IP_DMA_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.06.23 07:53:25 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.06.23 07:53:25 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.06.23 07:53:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.06.23 07:53:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.06.23 07:53:26 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.06.23 07:53:26 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.06.23 07:53:26 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2022.06.23 07:53:26 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.06.23 07:53:26 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.06.23 07:53:27 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.06.23 07:53:27 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2022.06.23 07:53:28 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'IP_DMA_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Onchip_memory2_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory2_0_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info (12250): Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter"
Info (12250): Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file E:/Concentrator_sim/db/ip/IP_DMA/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info (12250): IP_DMA: Done "IP_DMA" with 45 modules, 76 files
Info (12249): Finished elaborating Platform Designer system entity "IP_DMA.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file button.v
    Info (12023): Found entity 1: button File: E:/Concentrator_sim/button.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_concentrator_top.v
    Info (12023): Found entity 1: DE2_115_Concentrator_top File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file utx.v
    Info (12023): Found entity 1: UTx File: E:/Concentrator_sim/UTx.v Line: 2
Warning (10463): Verilog HDL Declaration warning at uart_trans.v(21): "byte" is SystemVerilog-2005 keyword File: E:/Concentrator_sim/uart_trans.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file uart_trans.v
    Info (12023): Found entity 1: uart_trans File: E:/Concentrator_sim/uart_trans.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: UART_Rx File: E:/Concentrator_sim/UART_Rx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file transmit_unified_sp_to_dma.v
    Info (12023): Found entity 1: transmit_unified_SP_to_DMA File: E:/Concentrator_sim/transmit_unified_SP_to_DMA.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_uart_trans.v
    Info (12023): Found entity 1: top_uart_trans File: E:/Concentrator_sim/top_uart_trans.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_check_concentrator.v
    Info (12023): Found entity 1: top_check_Concentrator File: E:/Concentrator_sim/top_check_Concentrator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: E:/Concentrator_sim/RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pon.v
    Info (12023): Found entity 1: Pon File: E:/Concentrator_sim/Pon.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiport_access_mem.v
    Info (12023): Found entity 1: multiport_access_mem File: E:/Concentrator_sim/multiport_access_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_concentrator.v
    Info (12023): Found entity 1: DE2_115_Concentrator File: E:/Concentrator_sim/DE2_115_Concentrator.v Line: 5
Warning (10463): Verilog HDL Declaration warning at CRC16_trans.v(4): "byte" is SystemVerilog-2005 keyword File: E:/Concentrator_sim/CRC16_trans.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file crc16_trans.v
    Info (12023): Found entity 1: CRC16_trans File: E:/Concentrator_sim/CRC16_trans.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_crc.v
    Info (12023): Found entity 1: check_CRC File: E:/Concentrator_sim/check_CRC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/ip_dma.v
    Info (12023): Found entity 1: IP_DMA File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv
    Info (12023): Found entity 1: IP_DMA_irq_mapper File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v
    Info (12023): Found entity 1: IP_DMA_jtag_uart_0_sim_scfifo_w File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: IP_DMA_jtag_uart_0_scfifo_w File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: IP_DMA_jtag_uart_0_sim_scfifo_r File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: IP_DMA_jtag_uart_0_scfifo_r File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: IP_DMA_jtag_uart_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_004 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_005 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux_001 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_cmd_demux_002 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_003 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_004 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_cmd_mux_005 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_router_default_decode File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: IP_DMA_mm_interconnect_0_router File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_router_001_default_decode File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: IP_DMA_mm_interconnect_0_router_001 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_router_002_default_decode File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: IP_DMA_mm_interconnect_0_router_002 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_router_003_default_decode File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: IP_DMA_mm_interconnect_0_router_003 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_router_006_default_decode File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: IP_DMA_mm_interconnect_0_router_006 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_router_007_default_decode File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: IP_DMA_mm_interconnect_0_router_007 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_router_008_default_decode File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: IP_DMA_mm_interconnect_0_router_008 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux_004 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_rsp_demux_005 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux_001 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: IP_DMA_mm_interconnect_0_rsp_mux_002 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_msgdma_0.v
    Info (12023): Found entity 1: IP_DMA_msgdma_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v
    Info (12023): Found entity 1: IP_DMA_nios2_gen2_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: IP_DMA_nios2_gen2_0_cpu_register_bank_a_module File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: IP_DMA_nios2_gen2_0_cpu_register_bank_b_module File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: IP_DMA_nios2_gen2_0_cpu_nios2_oci_break File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: IP_DMA_nios2_gen2_0_cpu_nios2_oci_im File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: IP_DMA_nios2_gen2_0_cpu_nios2_performance_monitors File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: IP_DMA_nios2_gen2_0_cpu_nios2_ocimem File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: IP_DMA_nios2_gen2_0_cpu_nios2_oci File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: IP_DMA_nios2_gen2_0_cpu File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_tck File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: IP_DMA_nios2_gen2_0_cpu_test_bench File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v
    Info (12023): Found entity 1: IP_DMA_onchip_memory2_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v
    Info (12023): Found entity 1: IP_DMA_sysid_qsys_0 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/st_to_mm_adapter.v
    Info (12023): Found entity 1: ST_to_MM_Adapter File: E:/Concentrator_sim/db/ip/ip_dma/submodules/st_to_mm_adapter.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 8 design units, including 8 entities, in source file db/ip/ip_dma/submodules/byte_enable_generator.v
    Info (12023): Found entity 1: byte_enable_generator File: E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v Line: 54
    Info (12023): Found entity 2: one_thousand_twenty_four_byteenable_FSM File: E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v Line: 177
    Info (12023): Found entity 3: five_hundred_twelve_bit_byteenable_FSM File: E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v Line: 285
    Info (12023): Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM File: E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v Line: 393
    Info (12023): Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM File: E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v Line: 500
    Info (12023): Found entity 6: sixty_four_bit_byteenable_FSM File: E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v Line: 606
    Info (12023): Found entity 7: thirty_two_bit_byteenable_FSM File: E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v Line: 711
    Info (12023): Found entity 8: sixteen_bit_byteenable_FSM File: E:/Concentrator_sim/db/ip/ip_dma/submodules/byte_enable_generator.v Line: 818
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/csr_block.v
    Info (12023): Found entity 1: csr_block File: E:/Concentrator_sim/db/ip/ip_dma/submodules/csr_block.v Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/descriptor_buffers.v
    Info (12023): Found entity 1: descriptor_buffers File: E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/dispatcher.v
    Info (12023): Found entity 1: dispatcher File: E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/fifo_with_byteenables.v
    Info (12023): Found entity 1: fifo_with_byteenables File: E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/read_signal_breakout.v
    Info (12023): Found entity 1: read_signal_breakout File: E:/Concentrator_sim/db/ip/ip_dma/submodules/read_signal_breakout.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/response_block.v
    Info (12023): Found entity 1: response_block File: E:/Concentrator_sim/db/ip/ip_dma/submodules/response_block.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_burst_control.v
    Info (12023): Found entity 1: write_burst_control File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_burst_control.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_master.v
    Info (12023): Found entity 1: write_master File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/ip_dma/submodules/write_signal_breakout.v
    Info (12023): Found entity 1: write_signal_breakout File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_signal_breakout.v Line: 41
Info (12127): Elaborating entity "DE2_115_Concentrator_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Concentrator_top.v(69): object "st_cn" assigned a value but never read File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 69
Warning (10034): Output port "LEDG[8..1]" at DE2_115_Concentrator_top.v(20) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
Warning (10034): Output port "HEX0" at DE2_115_Concentrator_top.v(30) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 30
Warning (10034): Output port "HEX1" at DE2_115_Concentrator_top.v(31) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 31
Warning (10034): Output port "HEX2" at DE2_115_Concentrator_top.v(32) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 32
Warning (10034): Output port "HEX3" at DE2_115_Concentrator_top.v(33) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 33
Warning (10034): Output port "HEX4" at DE2_115_Concentrator_top.v(34) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 34
Warning (10034): Output port "HEX5" at DE2_115_Concentrator_top.v(35) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 35
Warning (10034): Output port "HEX6" at DE2_115_Concentrator_top.v(36) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 36
Warning (10034): Output port "HEX7" at DE2_115_Concentrator_top.v(37) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 37
Warning (10034): Output port "SRAM_ADDR" at DE2_115_Concentrator_top.v(46) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_Concentrator_top.v(17) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 17
Warning (10034): Output port "UART_RTS" at DE2_115_Concentrator_top.v(41) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 41
Warning (10034): Output port "UART_TXD" at DE2_115_Concentrator_top.v(43) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 43
Warning (10034): Output port "SRAM_CE_N" at DE2_115_Concentrator_top.v(47) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 47
Warning (10034): Output port "SRAM_LB_N" at DE2_115_Concentrator_top.v(49) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 49
Warning (10034): Output port "SRAM_OE_N" at DE2_115_Concentrator_top.v(50) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 50
Warning (10034): Output port "SRAM_UB_N" at DE2_115_Concentrator_top.v(51) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 51
Warning (10034): Output port "SRAM_WE_N" at DE2_115_Concentrator_top.v(52) has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 52
Info (12128): Elaborating entity "button" for hierarchy "button:button" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 98
Info (12128): Elaborating entity "top_check_Concentrator" for hierarchy "top_check_Concentrator:top_check_Concentrator" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 112
Info (12128): Elaborating entity "top_uart_trans" for hierarchy "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans" File: E:/Concentrator_sim/top_check_Concentrator.v Line: 25
Info (12128): Elaborating entity "uart_trans" for hierarchy "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans" File: E:/Concentrator_sim/top_uart_trans.v Line: 25
Warning (10230): Verilog HDL assignment warning at uart_trans.v(39): truncated value with size 32 to match size of target (3) File: E:/Concentrator_sim/uart_trans.v Line: 39
Info (12128): Elaborating entity "UTx" for hierarchy "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|UTx:UTx" File: E:/Concentrator_sim/uart_trans.v Line: 26
Info (12128): Elaborating entity "CRC16_trans" for hierarchy "top_check_Concentrator:top_check_Concentrator|top_uart_trans:top_uart_trans|uart_trans:uart_trans_generation[0].uart_trans|CRC16_trans:CRC16_trans" File: E:/Concentrator_sim/uart_trans.v Line: 27
Warning (10036): Verilog HDL or VHDL warning at CRC16_trans.v(14): object "w_xor" assigned a value but never read File: E:/Concentrator_sim/CRC16_trans.v Line: 14
Info (12128): Elaborating entity "DE2_115_Concentrator" for hierarchy "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator" File: E:/Concentrator_sim/top_check_Concentrator.v Line: 39
Info (12128): Elaborating entity "multiport_access_mem" for hierarchy "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem" File: E:/Concentrator_sim/DE2_115_Concentrator.v Line: 60
Warning (10230): Verilog HDL assignment warning at multiport_access_mem.v(95): truncated value with size 32 to match size of target (3) File: E:/Concentrator_sim/multiport_access_mem.v Line: 95
Warning (10230): Verilog HDL assignment warning at multiport_access_mem.v(118): truncated value with size 4 to match size of target (1) File: E:/Concentrator_sim/multiport_access_mem.v Line: 118
Warning (10230): Verilog HDL assignment warning at multiport_access_mem.v(138): truncated value with size 32 to match size of target (3) File: E:/Concentrator_sim/multiport_access_mem.v Line: 138
Warning (10230): Verilog HDL assignment warning at multiport_access_mem.v(142): truncated value with size 32 to match size of target (2) File: E:/Concentrator_sim/multiport_access_mem.v Line: 142
Info (12128): Elaborating entity "UART_Rx" for hierarchy "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|UART_Rx:uart_rec_generation[0].UART_Rx" File: E:/Concentrator_sim/multiport_access_mem.v Line: 35
Info (12128): Elaborating entity "check_CRC" for hierarchy "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|check_CRC:check_CRC_gen[0].check_CRC" File: E:/Concentrator_sim/multiport_access_mem.v Line: 166
Warning (10036): Verilog HDL or VHDL warning at check_CRC.v(17): object "w_xor" assigned a value but never read File: E:/Concentrator_sim/check_CRC.v Line: 17
Warning (10230): Verilog HDL assignment warning at check_CRC.v(31): truncated value with size 5 to match size of target (2) File: E:/Concentrator_sim/check_CRC.v Line: 31
Warning (10230): Verilog HDL assignment warning at check_CRC.v(46): truncated value with size 5 to match size of target (2) File: E:/Concentrator_sim/check_CRC.v Line: 46
Info (12128): Elaborating entity "RAM" for hierarchy "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM" File: E:/Concentrator_sim/multiport_access_mem.v Line: 190
Info (12128): Elaborating entity "transmit_unified_SP_to_DMA" for hierarchy "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|transmit_unified_SP_to_DMA:transmit_unified_SP_to_DMA" File: E:/Concentrator_sim/DE2_115_Concentrator.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(49): object "load" assigned a value but never read File: E:/Concentrator_sim/transmit_unified_SP_to_DMA.v Line: 49
Warning (10036): Verilog HDL or VHDL warning at transmit_unified_SP_to_DMA.v(50): object "data_to_CRC" assigned a value but never read File: E:/Concentrator_sim/transmit_unified_SP_to_DMA.v Line: 50
Warning (10230): Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(24): truncated value with size 4 to match size of target (1) File: E:/Concentrator_sim/transmit_unified_SP_to_DMA.v Line: 24
Warning (10230): Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(33): truncated value with size 32 to match size of target (1) File: E:/Concentrator_sim/transmit_unified_SP_to_DMA.v Line: 33
Warning (10230): Verilog HDL assignment warning at transmit_unified_SP_to_DMA.v(45): truncated value with size 32 to match size of target (2) File: E:/Concentrator_sim/transmit_unified_SP_to_DMA.v Line: 45
Info (12128): Elaborating entity "Pon" for hierarchy "top_check_Concentrator:top_check_Concentrator|Pon:Pon" File: E:/Concentrator_sim/top_check_Concentrator.v Line: 43
Info (12128): Elaborating entity "IP_DMA" for hierarchy "IP_DMA:IP_DMA" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 121
Info (12128): Elaborating entity "IP_DMA_jtag_uart_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0" File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 82
Info (12128): Elaborating entity "IP_DMA_jtag_uart_0_scfifo_w" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: E:/Concentrator_sim/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: E:/Concentrator_sim/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: E:/Concentrator_sim/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: E:/Concentrator_sim/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: E:/Concentrator_sim/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: E:/Concentrator_sim/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: E:/Concentrator_sim/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: E:/Concentrator_sim/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: E:/Concentrator_sim/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: E:/Concentrator_sim/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_w:the_IP_DMA_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: E:/Concentrator_sim/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "IP_DMA_jtag_uart_0_scfifo_r" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|IP_DMA_jtag_uart_0_scfifo_r:the_IP_DMA_jtag_uart_0_scfifo_r" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IP_DMA:IP_DMA|IP_DMA_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:IP_DMA_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "IP_DMA_msgdma_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0" File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 107
Info (12128): Elaborating entity "dispatcher" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v Line: 86
Info (12128): Elaborating entity "descriptor_buffers" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v Line: 306
Info (12128): Elaborating entity "write_signal_breakout" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|write_signal_breakout:the_write_signal_breakout" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v Line: 251
Info (12128): Elaborating entity "read_signal_breakout" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|read_signal_breakout:the_read_signal_breakout" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v Line: 277
Info (12128): Elaborating entity "fifo_with_byteenables" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/descriptor_buffers.v Line: 296
Info (10264): Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot File: E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v Line: 168
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v Line: 136
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v Line: 136
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/fifo_with_byteenables.v Line: 136
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_byteena_a" = "16"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n2d1.tdf
    Info (12023): Found entity 1: altsyncram_n2d1 File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n2d1" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "csr_block" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|csr_block:the_csr_block" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v Line: 351
Info (12128): Elaborating entity "response_block" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|response_block:the_response_block" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/dispatcher.v Line: 379
Info (12128): Elaborating entity "write_master" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_msgdma_0.v Line: 135
Info (10264): Verilog HDL Case Statement information at write_master.v(757): all case item expressions in this case statement are onehot File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 757
Info (12128): Elaborating entity "scfifo" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 588
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 588
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 588
    Info (12134): Parameter "lpm_width" = "19"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "overflow_checking" = "OFF"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_d211.tdf
    Info (12023): Found entity 1: scfifo_d211 File: E:/Concentrator_sim/db/scfifo_d211.tdf Line: 24
Info (12128): Elaborating entity "scfifo_d211" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q01.tdf
    Info (12023): Found entity 1: a_dpfifo_0q01 File: E:/Concentrator_sim/db/a_dpfifo_0q01.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_0q01" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo" File: E:/Concentrator_sim/db/scfifo_d211.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lah1.tdf
    Info (12023): Found entity 1: altsyncram_lah1 File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lah1" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram" File: E:/Concentrator_sim/db/a_dpfifo_0q01.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: E:/Concentrator_sim/db/cmpr_is8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cmpr_is8:almost_full_comparer" File: E:/Concentrator_sim/db/a_dpfifo_0q01.tdf Line: 55
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cmpr_is8:three_comparison" File: E:/Concentrator_sim/db/a_dpfifo_0q01.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: E:/Concentrator_sim/db/cntr_vnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_vnb:rd_ptr_msb" File: E:/Concentrator_sim/db/a_dpfifo_0q01.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf
    Info (12023): Found entity 1: cntr_co7 File: E:/Concentrator_sim/db/cntr_co7.tdf Line: 25
Info (12128): Elaborating entity "cntr_co7" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_co7:usedw_counter" File: E:/Concentrator_sim/db/a_dpfifo_0q01.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info (12023): Found entity 1: cntr_0ob File: E:/Concentrator_sim/db/cntr_0ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ob" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|cntr_0ob:wr_ptr" File: E:/Concentrator_sim/db/a_dpfifo_0q01.tdf Line: 59
Info (12128): Elaborating entity "ST_to_MM_Adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|ST_to_MM_Adapter:the_ST_to_MM_Adapter" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 616
Info (12128): Elaborating entity "byte_enable_generator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|byte_enable_generator:the_byte_enable_generator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 633
Info (12128): Elaborating entity "write_burst_control" for hierarchy "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|write_burst_control:the_write_burst_control" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 664
Info (10264): Verilog HDL Case Statement information at write_burst_control.v(268): all case item expressions in this case statement are onehot File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_burst_control.v Line: 268
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0" File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 136
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_test_bench" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_test_bench:the_IP_DMA_nios2_gen2_0_cpu_test_bench" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: E:/Concentrator_sim/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_a_module:IP_DMA_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_register_bank_b_module:IP_DMA_nios2_gen2_0_cpu_register_bank_b" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_break:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_break" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_xbrk" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dbrk" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_itrace" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_dtrace|IP_DMA_nios2_gen2_0_cpu_nios2_oci_td_mode:IP_DMA_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo|IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo|IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_pib" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_oci_im:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci_im" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg:the_IP_DMA_nios2_gen2_0_cpu_nios2_avalon_reg" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: E:/Concentrator_sim/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_nios2_ocimem:the_IP_DMA_nios2_gen2_0_cpu_nios2_ocimem|IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram_module:IP_DMA_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_tck:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_tck" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_sysclk" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "IP_DMA:IP_DMA|IP_DMA_nios2_gen2_0:nios2_gen2_0|IP_DMA_nios2_gen2_0_cpu:cpu|IP_DMA_nios2_gen2_0_cpu_nios2_oci:the_IP_DMA_nios2_gen2_0_cpu_nios2_oci|IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper:the_IP_DMA_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:IP_DMA_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "IP_DMA_onchip_memory2_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0" File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 149
Info (12128): Elaborating entity "altsyncram" for hierarchy "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v Line: 66
Info (12130): Elaborated megafunction instantiation "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v Line: 66
Info (12133): Instantiated megafunction "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_onchip_memory2_0.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "IP_DMA_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dfe1.tdf
    Info (12023): Found entity 1: altsyncram_dfe1 File: E:/Concentrator_sim/db/altsyncram_dfe1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_dfe1" for hierarchy "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: E:/Concentrator_sim/db/decode_rsa.tdf Line: 22
Info (12128): Elaborating entity "decode_rsa" for hierarchy "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|decode_rsa:decode3" File: E:/Concentrator_sim/db/altsyncram_dfe1.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: E:/Concentrator_sim/db/mux_bnb.tdf Line: 22
Info (12128): Elaborating entity "mux_bnb" for hierarchy "IP_DMA:IP_DMA|IP_DMA_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dfe1:auto_generated|mux_bnb:mux2" File: E:/Concentrator_sim/db/altsyncram_dfe1.tdf Line: 43
Info (12128): Elaborating entity "IP_DMA_sysid_qsys_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_sysid_qsys_0:sysid_qsys_0" File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 156
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0" File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 210
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 626
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 686
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:msgdma_0_mm_write_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 746
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 810
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 874
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_csr_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 938
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1002
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:msgdma_0_descriptor_slave_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1066
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1130
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1211
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1292
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:msgdma_0_mm_write_agent" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1373
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1457
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1498
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1957
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:msgdma_0_descriptor_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:msgdma_0_descriptor_slave_agent_rsp_fifo" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 1998
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2082
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2123
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2139
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_default_decode" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router:router|IP_DMA_mm_interconnect_0_router_default_decode:the_default_decode" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_001" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_001:router_001" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2155
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_001_default_decode" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_001:router_001|IP_DMA_mm_interconnect_0_router_001_default_decode:the_default_decode" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_002" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_002:router_002" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2171
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_002_default_decode" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_002:router_002|IP_DMA_mm_interconnect_0_router_002_default_decode:the_default_decode" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_003" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_003" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2187
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_003_default_decode" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_003:router_003|IP_DMA_mm_interconnect_0_router_003_default_decode:the_default_decode" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_006" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_006:router_006" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2235
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_006_default_decode" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_006:router_006|IP_DMA_mm_interconnect_0_router_006_default_decode:the_default_decode" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_007" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_007:router_007" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2251
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_007_default_decode" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_007:router_007|IP_DMA_mm_interconnect_0_router_007_default_decode:the_default_decode" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_007.sv Line: 173
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_008" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_008:router_008" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2267
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_router_008_default_decode" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_router_008:router_008|IP_DMA_mm_interconnect_0_router_008_default_decode:the_default_decode" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_router_008.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2317
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_cmd_demux" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux:cmd_demux" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2364
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_cmd_demux_001" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2387
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_cmd_demux_002" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2404
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_cmd_mux" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux:cmd_mux" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2421
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_cmd_mux_003" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2478
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_cmd_mux_004" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2495
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_cmd_mux_005" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2524
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_cmd_mux_005.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_cmd_mux_005:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_rsp_demux" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux:rsp_demux" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2541
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_rsp_demux_004" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2615
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_rsp_demux_005" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2644
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_rsp_mux" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2691
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_rsp_mux_001" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2714
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_rsp_mux_002" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2731
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_msgdma_0_descriptor_slave_cmd_width_adapter" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2797
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_onchip_memory2_0_s1_cmd_width_adapter" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2863
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:msgdma_0_descriptor_slave_to_nios2_gen2_0_data_master_rsp_width_adapter" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 2995
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 3061
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_avalon_st_adapter" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 3156
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|IP_DMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 3272
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|IP_DMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0.v Line: 3301
Info (12128): Elaborating entity "IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "IP_DMA:IP_DMA|IP_DMA_mm_interconnect_0:mm_interconnect_0|IP_DMA_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|IP_DMA_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/ip_dma_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "IP_DMA_irq_mapper" for hierarchy "IP_DMA:IP_DMA|IP_DMA_irq_mapper:irq_mapper" File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 218
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "IP_DMA:IP_DMA|altera_reset_controller:rst_controller" File: E:/Concentrator_sim/db/ip/ip_dma/ip_dma.v Line: 281
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "IP_DMA:IP_DMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/Concentrator_sim/db/ip/ip_dma/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.06.23.07:53:49 Progress: Loading sldd2cce68d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Concentrator_sim/db/ip/sldd2cce68d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Concentrator_sim/db/ip/sldd2cce68d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[9]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 327
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[10]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 359
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[11]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 391
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[12]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 423
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[13]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 455
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[14]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 487
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[15]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 519
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[16]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 551
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[17]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 583
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|write_master:write_mstr_internal|scfifo:the_st_to_master_fifo|scfifo_d211:auto_generated|a_dpfifo_0q01:dpfifo|altsyncram_lah1:FIFOram|q_b[18]" File: E:/Concentrator_sim/db/altsyncram_lah1.tdf Line: 615
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[0]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 38
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[1]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 73
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[2]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 108
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[3]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 143
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[4]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 178
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[5]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 213
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[6]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 248
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[7]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 283
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[8]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 318
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[9]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 353
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[10]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 388
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[11]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 423
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[12]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 458
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[13]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 493
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[14]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 528
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[15]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 563
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[16]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 598
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[17]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 633
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[18]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 668
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[19]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 703
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[20]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 738
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[21]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 773
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[22]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 808
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[23]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 843
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[24]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 878
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[25]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 913
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[26]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 948
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[27]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 983
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[28]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1018
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[29]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1053
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[30]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1088
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[31]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1123
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[48]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1718
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[49]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1753
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[50]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1788
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[51]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1823
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[52]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1858
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[53]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1893
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[54]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1928
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[55]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1963
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[56]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1998
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[57]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2033
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[58]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2068
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[59]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2103
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[60]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2138
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[61]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2173
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[62]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2208
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[63]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2243
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[75]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2663
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[76]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2698
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[77]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2733
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[78]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2768
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[79]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2803
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[80]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2838
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[81]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2873
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[82]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2908
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[83]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2943
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[84]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2978
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[85]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3013
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[86]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3048
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[87]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3083
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[88]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3118
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[89]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3153
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[90]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3188
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[91]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3223
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[92]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3258
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[93]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3293
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[94]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3328
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[95]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3363
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[96]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3398
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[97]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3433
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[98]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3468
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[99]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3503
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[100]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3538
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[101]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3573
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[102]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3608
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[103]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3643
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[104]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3678
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[105]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3713
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[106]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3748
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[109]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3853
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[112]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3958
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[113]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3993
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[114]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4028
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[115]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4063
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[116]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4098
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[117]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4133
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[118]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4168
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[119]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4203
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[120]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4238
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[121]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4273
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[122]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4308
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[123]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4343
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[124]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4378
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[125]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4413
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[126]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4448
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[127]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4483
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[0]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 38
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[1]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 73
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[2]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 108
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[3]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 143
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[4]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 178
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[5]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 213
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[6]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 248
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[7]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 283
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[8]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 318
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[9]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 353
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[10]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 388
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[11]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 423
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[12]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 458
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[13]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 493
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[14]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 528
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[15]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 563
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[16]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 598
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[17]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 633
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[18]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 668
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[19]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 703
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[20]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 738
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[21]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 773
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[22]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 808
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[23]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 843
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[24]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 878
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[25]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 913
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[26]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 948
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[27]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 983
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[28]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1018
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[29]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1053
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[30]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1088
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[31]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1123
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[32]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1158
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[33]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1193
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[34]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1228
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[35]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1263
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[36]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1298
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[37]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1333
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[38]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1368
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[39]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1403
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[40]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1438
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[41]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1473
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[42]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1508
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[43]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1543
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[44]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1578
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[45]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1613
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[46]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1648
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[47]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1683
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[48]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1718
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[49]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1753
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[50]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1788
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[51]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1823
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[52]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1858
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[53]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1893
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[54]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1928
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[55]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1963
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[56]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 1998
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[57]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2033
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[58]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2068
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[59]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2103
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[60]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2138
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[61]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2173
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[62]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2208
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[63]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2243
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[64]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2278
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[65]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2313
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[66]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2348
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[67]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2383
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[68]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2418
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[69]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2453
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[70]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2488
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[71]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2523
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[72]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2558
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[73]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2593
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[74]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2628
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[75]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2663
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[76]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2698
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[77]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2733
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[78]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2768
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[79]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2803
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[80]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2838
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[81]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2873
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[82]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2908
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[83]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2943
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[84]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 2978
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[85]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3013
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[86]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3048
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[87]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3083
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[88]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3118
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[89]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3153
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[90]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3188
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[91]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3223
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[92]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3258
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[93]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3293
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[94]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3328
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[95]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3363
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[96]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3398
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[97]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3433
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[98]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3468
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[99]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3503
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[100]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3538
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[101]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3573
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[102]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3608
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[103]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3643
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[104]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3678
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[105]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3713
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[106]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3748
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[107]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3783
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[108]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3818
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[109]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3853
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[110]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3888
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[111]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3923
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[112]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3958
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[113]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 3993
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[114]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4028
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[115]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4063
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[116]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4098
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[117]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4133
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[118]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4168
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[119]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4203
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[120]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4238
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[121]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4273
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[122]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4308
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[123]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4343
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[124]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4378
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[125]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4413
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[126]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4448
        Warning (14320): Synthesized away node "IP_DMA:IP_DMA|IP_DMA_msgdma_0:msgdma_0|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n2d1:auto_generated|q_b[127]" File: E:/Concentrator_sim/db/altsyncram_n2d1.tdf Line: 4483
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "top_check_Concentrator:top_check_Concentrator|DE2_115_Concentrator:DE2_115_Concentrator|multiport_access_mem:multiport_access_mem|RAM:RAM|ram" is uninferred due to asynchronous read logic File: E:/Concentrator_sim/RAM.v Line: 10
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 48
Info (13000): Registers with preset signals will power-up high File: E:/Concentrator_sim/db/ip/ip_dma/submodules/write_master.v Line: 139
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 17
    Warning (13410): Pin "LEDG[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
    Warning (13410): Pin "LEDG[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
    Warning (13410): Pin "LEDG[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
    Warning (13410): Pin "LEDG[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
    Warning (13410): Pin "LEDG[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
    Warning (13410): Pin "LEDG[7]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
    Warning (13410): Pin "LEDG[8]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 20
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 30
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 30
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 30
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 30
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 30
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 30
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 30
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 31
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 31
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 31
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 31
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 31
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 31
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 31
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 32
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 32
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 32
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 32
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 32
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 32
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 32
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 33
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 33
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 33
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 33
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 33
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 33
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 33
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 34
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 34
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 34
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 34
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 34
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 34
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 34
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 35
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 35
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 35
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 35
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 35
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 35
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 35
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 36
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 36
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 36
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 36
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 36
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 36
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 36
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 37
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 37
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 37
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 37
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 37
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 37
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 37
    Warning (13410): Pin "UART_RTS" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 41
    Warning (13410): Pin "UART_TXD" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 43
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 46
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 47
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 49
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 50
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 51
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 52
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 236 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Concentrator_sim/DE2_115_Concentrator_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SMA_CLKIN" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 16
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 24
    Warning (15610): No output dependent on input pin "KEY[2]" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 24
    Warning (15610): No output dependent on input pin "KEY[3]" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 24
    Warning (15610): No output dependent on input pin "UART_CTS" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 40
    Warning (15610): No output dependent on input pin "UART_RXD" File: E:/Concentrator_sim/DE2_115_Concentrator_top.v Line: 42
Info (21057): Implemented 3605 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 124 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3219 logic cells
    Info (21064): Implemented 216 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 395 warnings
    Info: Peak virtual memory: 4969 megabytes
    Info: Processing ended: Thu Jun 23 07:54:14 2022
    Info: Elapsed time: 00:01:39
    Info: Total CPU time (on all processors): 00:02:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Concentrator_sim/DE2_115_Concentrator_top.map.smsg.


