

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Mon May 10 09:39:01 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dct_prj
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.018 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1718|     1718| 13.744 us | 13.744 us |  1718|  1718|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_1d2_fu_215  |dct_1d2  |       97|       97| 0.776 us | 0.776 us |   97|   97|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |      792|      792|        99|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       64|       64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |      792|      792|        99|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       64|       64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     274|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      1|     117|     228|    -|
|Memory           |        3|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     329|    -|
|Register         |        -|      -|      78|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        3|      1|     195|     831|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+-----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------+---------+---------+-------+-----+-----+-----+
    |grp_dct_1d2_fu_215  |dct_1d2  |        0|      1|  117|  228|    0|
    +--------------------+---------+---------+-------+-----+-----+-----+
    |Total               |         |        0|      1|  117|  228|    0|
    +--------------------+---------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |row_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_U  |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_inbuf_U   |dct_2d_row_outbuf  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                   |        3|  0|   0|    0|   192|   48|     3|         3072|
    +--------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln81_fu_248_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln84_1_fu_329_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln84_fu_298_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln92_fu_358_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln95_1_fu_408_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln95_fu_439_p2       |     +    |      0|  0|  15|           8|           8|
    |i_4_fu_309_p2            |     +    |      0|  0|  13|           4|           1|
    |i_5_fu_346_p2            |     +    |      0|  0|  13|           4|           1|
    |i_6_fu_419_p2            |     +    |      0|  0|  13|           4|           1|
    |i_fu_236_p2              |     +    |      0|  0|  13|           4|           1|
    |j_2_fu_364_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_254_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln76_fu_230_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln81_fu_242_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln83_fu_260_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln87_fu_340_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln92_fu_352_p2      |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln94_fu_370_p2      |   icmp   |      0|  0|  11|           4|           5|
    |select_ln84_1_fu_274_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln84_fu_266_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln95_1_fu_384_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln95_fu_376_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 274|         110|          92|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |ap_phi_mux_j_0_phi_fu_152_p4   |   9|          2|    4|          8|
    |ap_phi_mux_j_1_phi_fu_197_p4   |   9|          2|    4|          8|
    |col_inbuf_address0             |  15|          3|    6|         18|
    |col_inbuf_ce0                  |  15|          3|    1|          3|
    |col_outbuf_address0            |  15|          3|    6|         18|
    |col_outbuf_ce0                 |  15|          3|    1|          3|
    |col_outbuf_we0                 |   9|          2|    1|          2|
    |grp_dct_1d2_fu_215_dst_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_215_src_offset  |  15|          3|    4|         12|
    |grp_dct_1d2_fu_215_src_q0      |  15|          3|   16|         48|
    |i_0_reg_125                    |   9|          2|    4|          8|
    |i_1_reg_159                    |   9|          2|    4|          8|
    |i_2_reg_170                    |   9|          2|    4|          8|
    |i_3_reg_204                    |   9|          2|    4|          8|
    |in_block_ce0                   |   9|          2|    1|          2|
    |indvar_flatten11_reg_182       |   9|          2|    7|         14|
    |indvar_flatten_reg_137         |   9|          2|    7|         14|
    |j_0_reg_148                    |   9|          2|    4|          8|
    |j_1_reg_193                    |   9|          2|    4|          8|
    |row_outbuf_address0            |  15|          3|    6|         18|
    |row_outbuf_ce0                 |  15|          3|    1|          3|
    |row_outbuf_we0                 |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 329|         69|   97|        249|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |  1|   0|    1|          0|
    |grp_dct_1d2_fu_215_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_125                      |  4|   0|    4|          0|
    |i_1_reg_159                      |  4|   0|    4|          0|
    |i_2_reg_170                      |  4|   0|    4|          0|
    |i_3_reg_204                      |  4|   0|    4|          0|
    |i_5_reg_493                      |  4|   0|    4|          0|
    |i_reg_454                        |  4|   0|    4|          0|
    |icmp_ln81_reg_459                |  1|   0|    1|          0|
    |icmp_ln92_reg_498                |  1|   0|    1|          0|
    |indvar_flatten11_reg_182         |  7|   0|    7|          0|
    |indvar_flatten_reg_137           |  7|   0|    7|          0|
    |j_0_reg_148                      |  4|   0|    4|          0|
    |j_1_reg_193                      |  4|   0|    4|          0|
    |select_ln84_1_reg_473            |  4|   0|    4|          0|
    |select_ln84_reg_468              |  4|   0|    4|          0|
    |select_ln95_1_reg_512            |  4|   0|    4|          0|
    |select_ln95_reg_507              |  4|   0|    4|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 78|   0|   78|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    dct_2d    | return value |
|in_block_address0   | out |    6|  ap_memory |   in_block   |     array    |
|in_block_ce0        | out |    1|  ap_memory |   in_block   |     array    |
|in_block_q0         |  in |   16|  ap_memory |   in_block   |     array    |
|out_block_address0  | out |    6|  ap_memory |   out_block  |     array    |
|out_block_ce0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_we0       | out |    1|  ap_memory |   out_block  |     array    |
|out_block_d0        | out |   16|  ap_memory |   out_block  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

