read -sv run_verilog_mid/adder_32b_8_92_a5b4c7bac5babf049f86fbfe31f8f401.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_92_a5b4c7bac5babf049f86fbfe31f8f401_yosys.v
