
Fatbin elf code:
================
arch = sm_80
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_80
code version = [7,2]
producer = <unknown>
host = linux
compile_size = 64bit
compressed








.version 7.2
.target sm_80
.address_size 64



.visible .entry _Z13benchmark_intiPVii(
.param .u32 _Z13benchmark_intiPVii_param_0,
.param .u64 _Z13benchmark_intiPVii_param_1,
.param .u32 _Z13benchmark_intiPVii_param_2
)
{
.local .align 4 .b8 __local_depot0[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<53>;
.reg .b16 %rs<13>;
.reg .b32 %r<165>;
.reg .f64 %fd<2>;
.reg .b64 %rd<55>;


mov.u64 %SPL, __local_depot0;
ld.param.u64 %rd24, [_Z13benchmark_intiPVii_param_1];
ld.param.u32 %r85, [_Z13benchmark_intiPVii_param_2];
cvta.to.global.u64 %rd1, %rd24;
add.u64 %rd2, %SPL, 0;
add.u64 %rd3, %SPL, 4;
add.u64 %rd4, %SPL, 8;
add.u64 %rd5, %SPL, 12;
add.u64 %rd6, %SPL, 16;
add.u64 %rd7, %SPL, 20;
add.u64 %rd8, %SPL, 24;
add.u64 %rd9, %SPL, 28;
mov.u32 %r87, %ctaid.x;
mov.u32 %r1, %ntid.x;
mul.lo.s32 %r2, %r87, %r1;
shl.b32 %r88, %r2, 4;
mov.u32 %r3, %tid.x;
add.s32 %r4, %r88, %r3;
mov.u32 %r89, %nctaid.x;
mul.lo.s32 %r90, %r1, %r89;
shl.b32 %r5, %r90, 4;
mov.u32 %r129, 1;
add.s32 %r91, %r85, 1;
shr.u32 %r92, %r91, 31;
add.s32 %r93, %r91, %r92;
shr.s32 %r6, %r93, 1;
mov.u32 %r94, 17;
sub.s32 %r95, %r94, %r6;
mad.lo.s32 %r7, %r95, %r1, %r4;
setp.lt.s32 %p1, %r85, 1;
@%p1 bra LBB0_2;

mov.u32 %r96, 16;
rem.s32 %r129, %r96, %r6;

LBB0_2:
ld.param.u32 %r128, [_Z13benchmark_intiPVii_param_0];
add.s32 %r97, %r2, %r3;
add.s32 %r158, %r97, %r128;
st.local.u32 [%rd2], %r158;
add.s32 %r156, %r158, 2;
st.local.u32 [%rd3], %r156;
add.s32 %r154, %r158, 3;
st.local.u32 [%rd4], %r154;
add.s32 %r152, %r158, 5;
st.local.u32 [%rd5], %r152;
add.s32 %r157, %r158, 7;
st.local.u32 [%rd6], %r157;
add.s32 %r155, %r158, 11;
st.local.u32 [%rd7], %r155;
add.s32 %r153, %r158, 13;
st.local.u32 [%rd8], %r153;
add.s32 %r151, %r158, 17;
st.local.u32 [%rd9], %r151;
mov.u32 %r98, 32;
sub.s32 %r18, %r98, %r85;
setp.gt.s32 %p2, %r18, 0;
@%p2 bra LBB0_21;
bra.uni LBB0_3;

LBB0_21:
mov.u32 %r147, 0;
mov.u16 %rs8, 1;
mov.u32 %r161, %r4;
mov.u32 %r149, %r147;
bra.uni LBB0_22;

LBB0_44:
add.s32 %r125, %r149, 1;
setp.lt.s32 %p51, %r149, %r129;
selp.b32 %r126, %r125, 0, %p51;
setp.ge.s32 %p52, %r161, %r7;
ld.local.u32 %r158, [%rd2];
ld.local.u32 %r157, [%rd6];
ld.local.u32 %r156, [%rd3];
ld.local.u32 %r155, [%rd7];
ld.local.u32 %r154, [%rd4];
ld.local.u32 %r153, [%rd8];
ld.local.u32 %r152, [%rd5];
ld.local.u32 %r151, [%rd9];
mad.lo.s32 %r127, %r126, %r1, %r4;
selp.b32 %r161, %r127, %r161, %p52;
selp.b32 %r149, %r126, %r149, %p52;

LBB0_22:
mov.u32 %r150, %r85;

LBB0_23:
mad.lo.s32 %r158, %r158, %r158, %r157;
mad.lo.s32 %r156, %r156, %r156, %r155;
mad.lo.s32 %r154, %r154, %r154, %r153;
mad.lo.s32 %r152, %r152, %r152, %r151;
mad.lo.s32 %r157, %r157, %r157, %r158;
mad.lo.s32 %r155, %r155, %r155, %r156;
mad.lo.s32 %r153, %r153, %r153, %r154;
mad.lo.s32 %r151, %r151, %r151, %r152;
add.s32 %r150, %r150, 1;
setp.ne.s32 %p20, %r150, 32;
@%p20 bra LBB0_23;

st.local.u32 [%rd2], %r158;
st.local.u32 [%rd6], %r157;
st.local.u32 [%rd3], %r156;
st.local.u32 [%rd7], %r155;
st.local.u32 [%rd4], %r154;
st.local.u32 [%rd8], %r153;
st.local.u32 [%rd5], %r152;
st.local.u32 [%rd9], %r151;
@%p1 bra LBB0_40;

mov.u32 %r160, 0;
mov.u32 %r159, %r18;
mov.u16 %rs12, %rs8;

LBB0_26:
setp.gt.s32 %p22, %r160, 2;
@%p22 bra LBB0_30;
bra.uni LBB0_27;

LBB0_30:
setp.gt.s32 %p23, %r160, 4;
@%p23 bra LBB0_33;

setp.eq.s32 %p26, %r160, 3;
mov.u64 %rd49, %rd5;
@%p26 bra LBB0_36;

setp.eq.s32 %p27, %r160, 4;
mov.u64 %rd49, %rd6;
@%p27 bra LBB0_36;
bra.uni LBB0_35;

LBB0_27:
setp.eq.s32 %p28, %r160, 0;
mov.u64 %rd49, %rd2;
@%p28 bra LBB0_36;

setp.eq.s32 %p29, %r160, 1;
mov.u64 %rd49, %rd3;
@%p29 bra LBB0_36;

setp.eq.s32 %p30, %r160, 2;
mov.u64 %rd49, %rd4;
@%p30 bra LBB0_36;
bra.uni LBB0_35;

LBB0_33:
setp.eq.s32 %p24, %r160, 5;
mov.u64 %rd49, %rd7;
@%p24 bra LBB0_36;

setp.eq.s32 %p25, %r160, 6;
mov.u64 %rd49, %rd8;
@%p25 bra LBB0_36;

LBB0_35:
mov.u64 %rd49, %rd9;

LBB0_36:
and.b16 %rs9, %rs12, 255;
setp.eq.s16 %p31, %rs9, 0;
@%p31 bra LBB0_38;

ld.local.u32 %r112, [%rd49];
add.s32 %r113, %r161, %r5;
mul.wide.s32 %rd37, %r113, 4;
add.s64 %rd38, %rd1, %rd37;
st.volatile.global.u32 [%rd38], %r112;
bra.uni LBB0_39;

LBB0_38:
mul.wide.s32 %rd39, %r161, 4;
add.s64 %rd40, %rd1, %rd39;
ld.volatile.global.u32 %r114, [%rd40];
st.local.u32 [%rd49], %r114;
setp.gt.s32 %p32, %r160, 6;
add.s32 %r115, %r160, 1;
selp.b32 %r160, 0, %r115, %p32;
add.s32 %r161, %r161, %r1;

LBB0_39:
selp.u16 %rs12, 1, 0, %p31;
add.s32 %r70, %r159, 1;
setp.lt.s32 %p34, %r159, 31;
mov.u32 %r159, %r70;
@%p34 bra LBB0_26;

LBB0_40:
add.s32 %r147, %r147, 32;
setp.lt.u32 %p35, %r147, 8192;
@%p35 bra LBB0_44;
bra.uni LBB0_41;

LBB0_3:
mov.u32 %r130, 0;
mov.u16 %rs5, 1;
mov.u32 %r135, %r4;
mov.u32 %r132, %r130;

LBB0_4:
@%p1 bra LBB0_20;

mov.u32 %r134, 0;
mov.u32 %r133, %r18;
mov.u16 %rs11, %rs5;

LBB0_6:
setp.gt.s32 %p4, %r134, 2;
@%p4 bra LBB0_10;
bra.uni LBB0_7;

LBB0_10:
setp.gt.s32 %p5, %r134, 4;
@%p5 bra LBB0_13;

setp.eq.s32 %p8, %r134, 3;
mov.u64 %rd42, %rd5;
@%p8 bra LBB0_16;

setp.eq.s32 %p9, %r134, 4;
mov.u64 %rd42, %rd6;
@%p9 bra LBB0_16;
bra.uni LBB0_15;

LBB0_7:
setp.eq.s32 %p10, %r134, 0;
mov.u64 %rd42, %rd2;
@%p10 bra LBB0_16;

setp.eq.s32 %p11, %r134, 1;
mov.u64 %rd42, %rd3;
@%p11 bra LBB0_16;

setp.eq.s32 %p12, %r134, 2;
mov.u64 %rd42, %rd4;
@%p12 bra LBB0_16;
bra.uni LBB0_15;

LBB0_13:
setp.eq.s32 %p6, %r134, 5;
mov.u64 %rd42, %rd7;
@%p6 bra LBB0_16;

setp.eq.s32 %p7, %r134, 6;
mov.u64 %rd42, %rd8;
@%p7 bra LBB0_16;

LBB0_15:
mov.u64 %rd42, %rd9;

LBB0_16:
and.b16 %rs6, %rs11, 255;
setp.eq.s16 %p13, %rs6, 0;
@%p13 bra LBB0_18;

ld.local.u32 %r102, [%rd42];
add.s32 %r103, %r135, %r5;
mul.wide.s32 %rd33, %r103, 4;
add.s64 %rd34, %rd1, %rd33;
st.volatile.global.u32 [%rd34], %r102;
bra.uni LBB0_19;

LBB0_18:
mul.wide.s32 %rd35, %r135, 4;
add.s64 %rd36, %rd1, %rd35;
ld.volatile.global.u32 %r104, [%rd36];
st.local.u32 [%rd42], %r104;
setp.gt.s32 %p14, %r134, 6;
add.s32 %r105, %r134, 1;
selp.b32 %r134, 0, %r105, %p14;
add.s32 %r135, %r135, %r1;

LBB0_19:
selp.u16 %rs11, 1, 0, %p13;
add.s32 %r29, %r133, 1;
setp.lt.s32 %p16, %r133, 31;
mov.u32 %r133, %r29;
@%p16 bra LBB0_6;

LBB0_20:
setp.lt.s32 %p17, %r132, %r129;
add.s32 %r106, %r132, 1;
selp.b32 %r107, %r106, 0, %p17;
mad.lo.s32 %r108, %r107, %r1, %r4;
setp.ge.s32 %p18, %r135, %r7;
selp.b32 %r132, %r107, %r132, %p18;
selp.b32 %r135, %r108, %r135, %p18;
add.s32 %r130, %r130, 32;
setp.lt.u32 %p19, %r130, 8192;
@%p19 bra LBB0_4;

LBB0_41:
ld.local.u32 %r73, [%rd2];
mov.f64 %fd1, 0d7FF0000000000000;
cvt.rzi.s32.f64 %r116, %fd1;
setp.ne.s32 %p36, %r73, %r116;
ld.local.u32 %r117, [%rd3];
setp.ne.s32 %p37, %r117, %r73;
or.pred %p38, %p36, %p37;
ld.local.u32 %r118, [%rd4];
setp.ne.s32 %p39, %r118, %r73;
or.pred %p40, %p38, %p39;
ld.local.u32 %r119, [%rd5];
setp.ne.s32 %p41, %r119, %r73;
or.pred %p42, %p40, %p41;
ld.local.u32 %r120, [%rd6];
setp.ne.s32 %p43, %r120, %r73;
or.pred %p44, %p42, %p43;
ld.local.u32 %r121, [%rd7];
setp.ne.s32 %p45, %r121, %r73;
or.pred %p46, %p44, %p45;
ld.local.u32 %r122, [%rd8];
setp.ne.s32 %p47, %r122, %r73;
or.pred %p48, %p46, %p47;
ld.local.u32 %r123, [%rd9];
setp.ne.s32 %p49, %r123, %r73;
or.pred %p50, %p48, %p49;
@%p50 bra LBB0_43;

shl.b32 %r124, %r73, 3;
st.volatile.global.u32 [%rd1], %r124;

LBB0_43:
ret;

}

.visible .entry _Z15benchmark_floatfPVfi(
.param .f32 _Z15benchmark_floatfPVfi_param_0,
.param .u64 _Z15benchmark_floatfPVfi_param_1,
.param .u32 _Z15benchmark_floatfPVfi_param_2
)
{
.local .align 4 .b8 __local_depot1[32];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<53>;
.reg .b16 %rs<13>;
.reg .f32 %f<74>;
.reg .b32 %r<93>;
.reg .b64 %rd<55>;


mov.u64 %SPL, __local_depot1;
ld.param.u64 %rd24, [_Z15benchmark_floatfPVfi_param_1];
ld.param.u32 %r43, [_Z15benchmark_floatfPVfi_param_2];
cvta.to.global.u64 %rd1, %rd24;
add.u64 %rd2, %SPL, 0;
add.u64 %rd3, %SPL, 4;
add.u64 %rd4, %SPL, 8;
add.u64 %rd5, %SPL, 12;
add.u64 %rd6, %SPL, 16;
add.u64 %rd7, %SPL, 20;
add.u64 %rd8, %SPL, 24;
add.u64 %rd9, %SPL, 28;
mov.u32 %r45, %ctaid.x;
mov.u32 %r1, %ntid.x;
mul.lo.s32 %r2, %r45, %r1;
shl.b32 %r46, %r2, 4;
mov.u32 %r3, %tid.x;
add.s32 %r4, %r46, %r3;
mov.u32 %r47, %nctaid.x;
mul.lo.s32 %r48, %r1, %r47;
shl.b32 %r5, %r48, 4;
mov.u32 %r73, 1;
add.s32 %r49, %r43, 1;
shr.u32 %r50, %r49, 31;
add.s32 %r51, %r49, %r50;
shr.s32 %r6, %r51, 1;
mov.u32 %r52, 17;
sub.s32 %r53, %r52, %r6;
mad.lo.s32 %r7, %r53, %r1, %r4;
setp.lt.s32 %p1, %r43, 1;
@%p1 bra LBB1_2;

mov.u32 %r54, 16;
rem.s32 %r73, %r54, %r6;

LBB1_2:
ld.param.f32 %f57, [_Z15benchmark_floatfPVfi_param_0];
cvt.rn.f32.u32 %f42, %r2;
add.f32 %f43, %f42, %f57;
cvt.rn.f32.u32 %f44, %r3;
add.f32 %f73, %f43, %f44;
st.local.f32 [%rd2], %f73;
add.f32 %f71, %f73, 0f40000000;
st.local.f32 [%rd3], %f71;
add.f32 %f69, %f73, 0f40400000;
st.local.f32 [%rd4], %f69;
add.f32 %f67, %f73, 0f40A00000;
st.local.f32 [%rd5], %f67;
add.f32 %f72, %f73, 0f40E00000;
st.local.f32 [%rd6], %f72;
add.f32 %f70, %f73, 0f41300000;
st.local.f32 [%rd7], %f70;
add.f32 %f68, %f73, 0f41500000;
st.local.f32 [%rd8], %f68;
add.f32 %f66, %f73, 0f41880000;
st.local.f32 [%rd9], %f66;
mov.u32 %r55, 32;
sub.s32 %r10, %r55, %r43;
setp.gt.s32 %p2, %r10, 0;
@%p2 bra LBB1_21;
bra.uni LBB1_3;

LBB1_21:
mov.u32 %r83, 0;
mov.u16 %rs8, 1;
mov.u32 %r89, %r4;
mov.u32 %r85, %r83;
bra.uni LBB1_22;

LBB1_44:
add.s32 %r70, %r85, 1;
setp.lt.s32 %p51, %r85, %r73;
selp.b32 %r71, %r70, 0, %p51;
setp.ge.s32 %p52, %r89, %r7;
ld.local.f32 %f73, [%rd2];
ld.local.f32 %f72, [%rd6];
ld.local.f32 %f71, [%rd3];
ld.local.f32 %f70, [%rd7];
ld.local.f32 %f69, [%rd4];
ld.local.f32 %f68, [%rd8];
ld.local.f32 %f67, [%rd5];
ld.local.f32 %f66, [%rd9];
mad.lo.s32 %r72, %r71, %r1, %r4;
selp.b32 %r89, %r72, %r89, %p52;
selp.b32 %r85, %r71, %r85, %p52;

LBB1_22:
mov.u32 %r86, %r43;

LBB1_23:
fma.rn.f32 %f73, %f73, %f73, %f72;
fma.rn.f32 %f71, %f71, %f71, %f70;
fma.rn.f32 %f69, %f69, %f69, %f68;
fma.rn.f32 %f67, %f67, %f67, %f66;
fma.rn.f32 %f72, %f72, %f72, %f73;
fma.rn.f32 %f70, %f70, %f70, %f71;
fma.rn.f32 %f68, %f68, %f68, %f69;
fma.rn.f32 %f66, %f66, %f66, %f67;
add.s32 %r86, %r86, 1;
setp.ne.s32 %p20, %r86, 32;
@%p20 bra LBB1_23;

st.local.f32 [%rd2], %f73;
st.local.f32 [%rd6], %f72;
st.local.f32 [%rd3], %f71;
st.local.f32 [%rd7], %f70;
st.local.f32 [%rd4], %f69;
st.local.f32 [%rd8], %f68;
st.local.f32 [%rd5], %f67;
st.local.f32 [%rd9], %f66;
@%p1 bra LBB1_40;

mov.u32 %r88, 0;
mov.u32 %r87, %r10;
mov.u16 %rs12, %rs8;

LBB1_26:
setp.gt.s32 %p22, %r88, 2;
@%p22 bra LBB1_30;
bra.uni LBB1_27;

LBB1_30:
setp.gt.s32 %p23, %r88, 4;
@%p23 bra LBB1_33;

setp.eq.s32 %p26, %r88, 3;
mov.u64 %rd49, %rd5;
@%p26 bra LBB1_36;

setp.eq.s32 %p27, %r88, 4;
mov.u64 %rd49, %rd6;
@%p27 bra LBB1_36;
bra.uni LBB1_35;

LBB1_27:
setp.eq.s32 %p28, %r88, 0;
mov.u64 %rd49, %rd2;
@%p28 bra LBB1_36;

setp.eq.s32 %p29, %r88, 1;
mov.u64 %rd49, %rd3;
@%p29 bra LBB1_36;

setp.eq.s32 %p30, %r88, 2;
mov.u64 %rd49, %rd4;
@%p30 bra LBB1_36;
bra.uni LBB1_35;

LBB1_33:
setp.eq.s32 %p24, %r88, 5;
mov.u64 %rd49, %rd7;
@%p24 bra LBB1_36;

setp.eq.s32 %p25, %r88, 6;
mov.u64 %rd49, %rd8;
@%p25 bra LBB1_36;

LBB1_35:
mov.u64 %rd49, %rd9;

LBB1_36:
and.b16 %rs9, %rs12, 255;
setp.eq.s16 %p31, %rs9, 0;
@%p31 bra LBB1_38;

ld.local.f32 %f47, [%rd49];
add.s32 %r67, %r89, %r5;
mul.wide.s32 %rd37, %r67, 4;
add.s64 %rd38, %rd1, %rd37;
st.volatile.global.f32 [%rd38], %f47;
bra.uni LBB1_39;

LBB1_38:
mul.wide.s32 %rd39, %r89, 4;
add.s64 %rd40, %rd1, %rd39;
ld.volatile.global.f32 %f48, [%rd40];
st.local.f32 [%rd49], %f48;
setp.gt.s32 %p32, %r88, 6;
add.s32 %r68, %r88, 1;
selp.b32 %r88, 0, %r68, %p32;
add.s32 %r89, %r89, %r1;

LBB1_39:
selp.u16 %rs12, 1, 0, %p31;
add.s32 %r38, %r87, 1;
setp.lt.s32 %p34, %r87, 31;
mov.u32 %r87, %r38;
@%p34 bra LBB1_26;

LBB1_40:
add.s32 %r83, %r83, 32;
setp.lt.u32 %p35, %r83, 8192;
@%p35 bra LBB1_44;
bra.uni LBB1_41;

LBB1_3:
mov.u32 %r74, 0;
mov.u16 %rs5, 1;
mov.u32 %r79, %r4;
mov.u32 %r76, %r74;

LBB1_4:
@%p1 bra LBB1_20;

mov.u32 %r78, 0;
mov.u32 %r77, %r10;
mov.u16 %rs11, %rs5;

LBB1_6:
setp.gt.s32 %p4, %r78, 2;
@%p4 bra LBB1_10;
bra.uni LBB1_7;

LBB1_10:
setp.gt.s32 %p5, %r78, 4;
@%p5 bra LBB1_13;

setp.eq.s32 %p8, %r78, 3;
mov.u64 %rd42, %rd5;
@%p8 bra LBB1_16;

setp.eq.s32 %p9, %r78, 4;
mov.u64 %rd42, %rd6;
@%p9 bra LBB1_16;
bra.uni LBB1_15;

LBB1_7:
setp.eq.s32 %p10, %r78, 0;
mov.u64 %rd42, %rd2;
@%p10 bra LBB1_16;

setp.eq.s32 %p11, %r78, 1;
mov.u64 %rd42, %rd3;
@%p11 bra LBB1_16;

setp.eq.s32 %p12, %r78, 2;
mov.u64 %rd42, %rd4;
@%p12 bra LBB1_16;
bra.uni LBB1_15;

LBB1_13:
setp.eq.s32 %p6, %r78, 5;
mov.u64 %rd42, %rd7;
@%p6 bra LBB1_16;

setp.eq.s32 %p7, %r78, 6;
mov.u64 %rd42, %rd8;
@%p7 bra LBB1_16;

LBB1_15:
mov.u64 %rd42, %rd9;

LBB1_16:
and.b16 %rs6, %rs11, 255;
setp.eq.s16 %p13, %rs6, 0;
@%p13 bra LBB1_18;

ld.local.f32 %f45, [%rd42];
add.s32 %r59, %r79, %r5;
mul.wide.s32 %rd33, %r59, 4;
add.s64 %rd34, %rd1, %rd33;
st.volatile.global.f32 [%rd34], %f45;
bra.uni LBB1_19;

LBB1_18:
mul.wide.s32 %rd35, %r79, 4;
add.s64 %rd36, %rd1, %rd35;
ld.volatile.global.f32 %f46, [%rd36];
st.local.f32 [%rd42], %f46;
setp.gt.s32 %p14, %r78, 6;
add.s32 %r60, %r78, 1;
selp.b32 %r78, 0, %r60, %p14;
add.s32 %r79, %r79, %r1;

LBB1_19:
selp.u16 %rs11, 1, 0, %p13;
add.s32 %r21, %r77, 1;
setp.lt.s32 %p16, %r77, 31;
mov.u32 %r77, %r21;
@%p16 bra LBB1_6;

LBB1_20:
setp.lt.s32 %p17, %r76, %r73;
add.s32 %r61, %r76, 1;
selp.b32 %r62, %r61, 0, %p17;
mad.lo.s32 %r63, %r62, %r1, %r4;
setp.ge.s32 %p18, %r79, %r7;
selp.b32 %r76, %r62, %r76, %p18;
selp.b32 %r79, %r63, %r79, %p18;
add.s32 %r74, %r74, 32;
setp.lt.u32 %p19, %r74, 8192;
@%p19 bra LBB1_4;

LBB1_41:
ld.local.f32 %f49, [%rd2];
setp.neu.f32 %p36, %f49, 0f7F800000;
ld.local.f32 %f50, [%rd3];
setp.neu.f32 %p37, %f50, 0f7F800000;
or.pred %p38, %p36, %p37;
ld.local.f32 %f51, [%rd4];
setp.neu.f32 %p39, %f51, 0f7F800000;
or.pred %p40, %p38, %p39;
ld.local.f32 %f52, [%rd5];
setp.neu.f32 %p41, %f52, 0f7F800000;
or.pred %p42, %p40, %p41;
ld.local.f32 %f53, [%rd6];
setp.neu.f32 %p43, %f53, 0f7F800000;
or.pred %p44, %p42, %p43;
ld.local.f32 %f54, [%rd7];
setp.neu.f32 %p45, %f54, 0f7F800000;
or.pred %p46, %p44, %p45;
ld.local.f32 %f55, [%rd8];
setp.neu.f32 %p47, %f55, 0f7F800000;
or.pred %p48, %p46, %p47;
ld.local.f32 %f56, [%rd9];
setp.neu.f32 %p49, %f56, 0f7F800000;
or.pred %p50, %p48, %p49;
@%p50 bra LBB1_43;

mov.u32 %r69, 2139095040;
st.volatile.global.u32 [%rd1], %r69;

LBB1_43:
ret;

}

.visible .entry _Z16benchmark_doubledPVdi(
.param .f64 _Z16benchmark_doubledPVdi_param_0,
.param .u64 _Z16benchmark_doubledPVdi_param_1,
.param .u32 _Z16benchmark_doubledPVdi_param_2
)
{
.local .align 8 .b8 __local_depot2[64];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<53>;
.reg .b16 %rs<13>;
.reg .b32 %r<96>;
.reg .f64 %fd<73>;
.reg .b64 %rd<56>;


mov.u64 %SPL, __local_depot2;
ld.param.f64 %fd41, [_Z16benchmark_doubledPVdi_param_0];
ld.param.u64 %rd24, [_Z16benchmark_doubledPVdi_param_1];
ld.param.u32 %r43, [_Z16benchmark_doubledPVdi_param_2];
cvta.to.global.u64 %rd1, %rd24;
add.u64 %rd2, %SPL, 0;
add.u64 %rd3, %SPL, 8;
add.u64 %rd4, %SPL, 16;
add.u64 %rd5, %SPL, 24;
add.u64 %rd6, %SPL, 32;
add.u64 %rd7, %SPL, 40;
add.u64 %rd8, %SPL, 48;
add.u64 %rd9, %SPL, 56;
mov.u32 %r45, %ctaid.x;
mov.u32 %r1, %ntid.x;
mul.lo.s32 %r2, %r45, %r1;
shl.b32 %r46, %r2, 4;
mov.u32 %r3, %tid.x;
add.s32 %r4, %r46, %r3;
mov.u32 %r47, %nctaid.x;
mul.lo.s32 %r48, %r1, %r47;
shl.b32 %r5, %r48, 4;
mov.u32 %r76, 1;
add.s32 %r49, %r43, 1;
shr.u32 %r50, %r49, 31;
add.s32 %r51, %r49, %r50;
shr.s32 %r6, %r51, 1;
mov.u32 %r52, 17;
sub.s32 %r53, %r52, %r6;
mad.lo.s32 %r7, %r53, %r1, %r4;
setp.lt.s32 %p1, %r43, 1;
@%p1 bra LBB2_2;

mov.u32 %r54, 16;
rem.s32 %r76, %r54, %r6;

LBB2_2:
cvt.rn.f64.u32 %fd42, %r2;
add.f64 %fd43, %fd42, %fd41;
cvt.rn.f64.u32 %fd44, %r3;
add.f64 %fd72, %fd43, %fd44;
st.local.f64 [%rd2], %fd72;
add.f64 %fd70, %fd72, 0d4000000000000000;
st.local.f64 [%rd3], %fd70;
add.f64 %fd68, %fd72, 0d4008000000000000;
st.local.f64 [%rd4], %fd68;
add.f64 %fd66, %fd72, 0d4014000000000000;
st.local.f64 [%rd5], %fd66;
add.f64 %fd71, %fd72, 0d401C000000000000;
st.local.f64 [%rd6], %fd71;
add.f64 %fd69, %fd72, 0d4026000000000000;
st.local.f64 [%rd7], %fd69;
add.f64 %fd67, %fd72, 0d402A000000000000;
st.local.f64 [%rd8], %fd67;
add.f64 %fd65, %fd72, 0d4031000000000000;
st.local.f64 [%rd9], %fd65;
mov.u32 %r55, 32;
sub.s32 %r10, %r55, %r43;
setp.gt.s32 %p2, %r10, 0;
@%p2 bra LBB2_21;
bra.uni LBB2_3;

LBB2_21:
mov.u32 %r86, 0;
mov.u16 %rs8, 1;
mov.u32 %r92, %r4;
mov.u32 %r88, %r86;
bra.uni LBB2_22;

LBB2_44:
add.s32 %r69, %r88, 1;
setp.lt.s32 %p51, %r88, %r76;
selp.b32 %r70, %r69, 0, %p51;
setp.ge.s32 %p52, %r92, %r7;
ld.local.f64 %fd72, [%rd2];
ld.local.f64 %fd71, [%rd6];
ld.local.f64 %fd70, [%rd3];
ld.local.f64 %fd69, [%rd7];
ld.local.f64 %fd68, [%rd4];
ld.local.f64 %fd67, [%rd8];
ld.local.f64 %fd66, [%rd5];
ld.local.f64 %fd65, [%rd9];
mad.lo.s32 %r71, %r70, %r1, %r4;
selp.b32 %r92, %r71, %r92, %p52;
selp.b32 %r88, %r70, %r88, %p52;

LBB2_22:
mov.u32 %r89, %r43;

LBB2_23:
fma.rn.f64 %fd72, %fd72, %fd72, %fd71;
fma.rn.f64 %fd70, %fd70, %fd70, %fd69;
fma.rn.f64 %fd68, %fd68, %fd68, %fd67;
fma.rn.f64 %fd66, %fd66, %fd66, %fd65;
fma.rn.f64 %fd71, %fd71, %fd71, %fd72;
fma.rn.f64 %fd69, %fd69, %fd69, %fd70;
fma.rn.f64 %fd67, %fd67, %fd67, %fd68;
fma.rn.f64 %fd65, %fd65, %fd65, %fd66;
add.s32 %r89, %r89, 1;
setp.ne.s32 %p20, %r89, 32;
@%p20 bra LBB2_23;

st.local.f64 [%rd2], %fd72;
st.local.f64 [%rd6], %fd71;
st.local.f64 [%rd3], %fd70;
st.local.f64 [%rd7], %fd69;
st.local.f64 [%rd4], %fd68;
st.local.f64 [%rd8], %fd67;
st.local.f64 [%rd5], %fd66;
st.local.f64 [%rd9], %fd65;
@%p1 bra LBB2_40;

mov.u32 %r73, 32;
sub.s32 %r90, %r73, %r43;
mov.u32 %r91, 0;
mov.u16 %rs12, %rs8;

LBB2_26:
setp.gt.s32 %p22, %r91, 2;
@%p22 bra LBB2_30;
bra.uni LBB2_27;

LBB2_30:
setp.gt.s32 %p23, %r91, 4;
@%p23 bra LBB2_33;

setp.eq.s32 %p26, %r91, 3;
mov.u64 %rd50, %rd5;
@%p26 bra LBB2_36;

setp.eq.s32 %p27, %r91, 4;
mov.u64 %rd50, %rd6;
@%p27 bra LBB2_36;
bra.uni LBB2_35;

LBB2_27:
setp.eq.s32 %p28, %r91, 0;
mov.u64 %rd50, %rd2;
@%p28 bra LBB2_36;

setp.eq.s32 %p29, %r91, 1;
mov.u64 %rd50, %rd3;
@%p29 bra LBB2_36;

setp.eq.s32 %p30, %r91, 2;
mov.u64 %rd50, %rd4;
@%p30 bra LBB2_36;
bra.uni LBB2_35;

LBB2_33:
setp.eq.s32 %p24, %r91, 5;
mov.u64 %rd50, %rd7;
@%p24 bra LBB2_36;

setp.eq.s32 %p25, %r91, 6;
mov.u64 %rd50, %rd8;
@%p25 bra LBB2_36;

LBB2_35:
mov.u64 %rd50, %rd9;

LBB2_36:
and.b16 %rs9, %rs12, 255;
setp.eq.s16 %p31, %rs9, 0;
@%p31 bra LBB2_38;

ld.local.f64 %fd47, [%rd50];
add.s32 %r67, %r92, %r5;
mul.wide.s32 %rd37, %r67, 8;
add.s64 %rd38, %rd1, %rd37;
st.volatile.global.f64 [%rd38], %fd47;
bra.uni LBB2_39;

LBB2_38:
mul.wide.s32 %rd39, %r92, 8;
add.s64 %rd40, %rd1, %rd39;
ld.volatile.global.f64 %fd48, [%rd40];
st.local.f64 [%rd50], %fd48;
setp.gt.s32 %p32, %r91, 6;
add.s32 %r68, %r91, 1;
selp.b32 %r91, 0, %r68, %p32;
add.s32 %r92, %r92, %r1;

LBB2_39:
selp.u16 %rs12, 1, 0, %p31;
add.s32 %r38, %r90, 1;
setp.lt.s32 %p34, %r90, 31;
mov.u32 %r90, %r38;
@%p34 bra LBB2_26;

LBB2_40:
add.s32 %r86, %r86, 32;
setp.lt.u32 %p35, %r86, 8192;
@%p35 bra LBB2_44;
bra.uni LBB2_41;

LBB2_3:
mov.u32 %r77, 0;
mov.u16 %rs5, 1;
mov.u32 %r82, %r4;
mov.u32 %r79, %r77;

LBB2_4:
@%p1 bra LBB2_20;

mov.u32 %r75, 32;
sub.s32 %r80, %r75, %r43;
mov.u32 %r81, 0;
mov.u16 %rs11, %rs5;

LBB2_6:
setp.gt.s32 %p4, %r81, 2;
@%p4 bra LBB2_10;
bra.uni LBB2_7;

LBB2_10:
setp.gt.s32 %p5, %r81, 4;
@%p5 bra LBB2_13;

setp.eq.s32 %p8, %r81, 3;
mov.u64 %rd43, %rd5;
@%p8 bra LBB2_16;

setp.eq.s32 %p9, %r81, 4;
mov.u64 %rd43, %rd6;
@%p9 bra LBB2_16;
bra.uni LBB2_15;

LBB2_7:
setp.eq.s32 %p10, %r81, 0;
mov.u64 %rd43, %rd2;
@%p10 bra LBB2_16;

setp.eq.s32 %p11, %r81, 1;
mov.u64 %rd43, %rd3;
@%p11 bra LBB2_16;

setp.eq.s32 %p12, %r81, 2;
mov.u64 %rd43, %rd4;
@%p12 bra LBB2_16;
bra.uni LBB2_15;

LBB2_13:
setp.eq.s32 %p6, %r81, 5;
mov.u64 %rd43, %rd7;
@%p6 bra LBB2_16;

setp.eq.s32 %p7, %r81, 6;
mov.u64 %rd43, %rd8;
@%p7 bra LBB2_16;

LBB2_15:
mov.u64 %rd43, %rd9;

LBB2_16:
and.b16 %rs6, %rs11, 255;
setp.eq.s16 %p13, %rs6, 0;
@%p13 bra LBB2_18;

ld.local.f64 %fd45, [%rd43];
add.s32 %r59, %r82, %r5;
mul.wide.s32 %rd33, %r59, 8;
add.s64 %rd34, %rd1, %rd33;
st.volatile.global.f64 [%rd34], %fd45;
bra.uni LBB2_19;

LBB2_18:
mul.wide.s32 %rd35, %r82, 8;
add.s64 %rd36, %rd1, %rd35;
ld.volatile.global.f64 %fd46, [%rd36];
st.local.f64 [%rd43], %fd46;
setp.gt.s32 %p14, %r81, 6;
add.s32 %r60, %r81, 1;
selp.b32 %r81, 0, %r60, %p14;
add.s32 %r82, %r82, %r1;

LBB2_19:
selp.u16 %rs11, 1, 0, %p13;
add.s32 %r21, %r80, 1;
setp.lt.s32 %p16, %r80, 31;
mov.u32 %r80, %r21;
@%p16 bra LBB2_6;

LBB2_20:
setp.lt.s32 %p17, %r79, %r76;
add.s32 %r61, %r79, 1;
selp.b32 %r62, %r61, 0, %p17;
mad.lo.s32 %r63, %r62, %r1, %r4;
setp.ge.s32 %p18, %r82, %r7;
selp.b32 %r79, %r62, %r79, %p18;
selp.b32 %r82, %r63, %r82, %p18;
add.s32 %r77, %r77, 32;
setp.lt.u32 %p19, %r77, 8192;
@%p19 bra LBB2_4;

LBB2_41:
ld.local.f64 %fd49, [%rd2];
setp.neu.f64 %p36, %fd49, 0d7FF0000000000000;
ld.local.f64 %fd50, [%rd3];
setp.neu.f64 %p37, %fd50, 0d7FF0000000000000;
or.pred %p38, %p36, %p37;
ld.local.f64 %fd51, [%rd4];
setp.neu.f64 %p39, %fd51, 0d7FF0000000000000;
or.pred %p40, %p38, %p39;
ld.local.f64 %fd52, [%rd5];
setp.neu.f64 %p41, %fd52, 0d7FF0000000000000;
or.pred %p42, %p40, %p41;
ld.local.f64 %fd53, [%rd6];
setp.neu.f64 %p43, %fd53, 0d7FF0000000000000;
or.pred %p44, %p42, %p43;
ld.local.f64 %fd54, [%rd7];
setp.neu.f64 %p45, %fd54, 0d7FF0000000000000;
or.pred %p46, %p44, %p45;
ld.local.f64 %fd55, [%rd8];
setp.neu.f64 %p47, %fd55, 0d7FF0000000000000;
or.pred %p48, %p46, %p47;
ld.local.f64 %fd56, [%rd9];
setp.neu.f64 %p49, %fd56, 0d7FF0000000000000;
or.pred %p50, %p48, %p49;
@%p50 bra LBB2_43;

mov.u64 %rd41, 9218868437227405312;
st.volatile.global.u64 [%rd1], %rd41;

LBB2_43:
ret;

}


Fatbin elf code:
================
arch = sm_80
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit
