# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../serial_to_parallel_ram_dereference.srcs/sources_1/new/main.vhd" \
"../../../../serial_to_parallel_ram_dereference.srcs/sim_1/new/tb_example23.vhd" \

# Do not sort compile order
nosort
