// Seed: 1899404497
module module_0 ();
  id_1 :
  assert property (@(posedge -1) (id_1))
  else $unsigned(19);
  ;
  assign id_1[-1==-1] = -1;
  uwire id_2;
  assign id_2 = -1;
  assign id_1[""] = id_1;
  wire id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri id_3
    , id_13,
    input wire id_4,
    output logic id_5,
    output uwire id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    inout wor id_10,
    output logic id_11
);
  always @(id_8 or posedge (-1'b0 - id_1)) begin : LABEL_0
    id_5 = 1;
  end
  module_0 modCall_1 ();
  wire id_14;
  nand primCall (id_10, id_13, id_2, id_3, id_4, id_7, id_8, id_9);
  always @(posedge 1'd0) id_11 = -1'd0;
  assign id_5 = -1;
endmodule
