// Seed: 2854034465
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    input tri1 id_12
);
  wire id_14;
  assign id_0 = id_6 <= 1;
  wire id_15 = id_15;
  id_16(
      .id_0(id_10), .id_1(1), .id_2(id_6)
  );
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_3, id_0, id_0, id_2, id_2, id_2, id_2, id_3, id_3, id_2, id_2, id_2, id_2
  );
endmodule
