# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../group_project_2.srcs/sources_1/new/instruction_processor.vhd" \
"../../../../group_project_2.srcs/sim_1/new/ip_simcheck.vhd" \

# Do not sort compile order
nosort
