[
  {
    "job_id": "sqlhuyk3G-MP4kDRAAAAAA==",
    "job_title": "Senior Software Engineer, VLSI",
    "employer_name": "VirtualVocations",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQxZcedD_3dF93ViStyNIWTQoxuaUqovO_AbE5a&s=0",
    "employer_website": "https://www.virtualvocations.com",
    "job_publisher": "Talent.com",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.talent.com/view?id=9f9efd52af5d&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Talent.com",
        "apply_link": "https://www.talent.com/view?id=9f9efd52af5d&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Learn4Good",
        "apply_link": "https://www.learn4good.com/jobs/manassas/virginia/software_development/4849258636/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "A company is looking for a Senior Software Engineer, VLSI AI Agent.\n\nKey Responsibilities\n\nCreate and integrate AI agents to enhance VLSI design flows\n\nCollaborate on the design and implementation of algorithms for VLSI optimization\n\nDevelop software tools that support AI integration in VLSI design\n\nRequired Qualifications\n\nBS / MS / PhD in Computer Science, Electrical / Computer Engineering, or related field\n\n6+ years of experience in building AI-driven software systems\n\nStrong programming skills in Python for production-quality systems\n\nExperience with AI agents or learning-based decision systems\n\nProficiency with modern ML frameworks like PyTorch and TensorFlow",
    "job_is_remote": false,
    "job_posted_at": "9 days ago",
    "job_posted_at_timestamp": 1770595200,
    "job_posted_at_datetime_utc": "2026-02-09T00:00:00.000Z",
    "job_location": "Manassas, VA",
    "job_city": "Manassas",
    "job_state": "Virginia",
    "job_country": "US",
    "job_latitude": 38.7512726,
    "job_longitude": -77.4706769,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dsqlhuyk3G-MP4kDRAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "BS / MS / PhD in Computer Science, Electrical / Computer Engineering, or related field",
        "6+ years of experience in building AI-driven software systems",
        "Strong programming skills in Python for production-quality systems",
        "Experience with AI agents or learning-based decision systems",
        "Proficiency with modern ML frameworks like PyTorch and TensorFlow"
      ],
      "Responsibilities": [
        "Create and integrate AI agents to enhance VLSI design flows",
        "Collaborate on the design and implementation of algorithms for VLSI optimization",
        "Develop software tools that support AI integration in VLSI design"
      ]
    },
    "job_onet_soc": "15113200",
    "job_onet_job_zone": "4",
    "id": "www-talent-com-view",
    "_source": "new_jobs"
  },
  {
    "job_id": "Fxiy5qL3cD9reFosAAAAAA==",
    "job_title": "VLSI Chip Design Engineer — Nitro SoC Platform",
    "employer_name": "Amazon Web Services (AWS)",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTPFk0Hyp3R4-a70U_C_-LqsdYE3Ycb1NVmAJYB&s=0",
    "employer_website": "https://aws.amazon.com",
    "job_publisher": "Learn4Good",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.learn4good.com/jobs/chicago/illinois/engineering/4865792864/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Learn4Good",
        "apply_link": "https://www.learn4good.com/jobs/chicago/illinois/engineering/4865792864/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "A leading technology firm in the United States is seeking a VLSI engineer to develop and manage cutting-edge semiconductor platforms. The role involves full ownership of IPs, collaborating with cross-functional teams, and ensuring product quality. Candidates should have 4+ years of chip design experience, expertise in RTL design, and a degree in relevant fields. AWS promotes work-life balance and a diverse culture, encouraging applicants from various backgrounds to apply.\n#J-18808-Ljbffr",
    "job_is_remote": false,
    "job_posted_at": "7 days ago",
    "job_posted_at_timestamp": 1770768000,
    "job_posted_at_datetime_utc": "2026-02-11T00:00:00.000Z",
    "job_location": "Chicago, IL",
    "job_city": "Chicago",
    "job_state": "Illinois",
    "job_country": "US",
    "job_latitude": 41.88325,
    "job_longitude": -87.6323879,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DFxiy5qL3cD9reFosAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 80000,
    "job_max_salary": 100000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Candidates should have 4+ years of chip design experience, expertise in RTL design, and a degree in relevant fields"
      ],
      "Responsibilities": [
        "The role involves full ownership of IPs, collaborating with cross-functional teams, and ensuring product quality"
      ]
    },
    "job_onet_soc": "51914100",
    "job_onet_job_zone": "2",
    "id": "www-learn4good-com-jobs-chicago-illinois-engineering-4865792864-e",
    "_source": "new_jobs"
  },
  {
    "job_id": "PjPLghaEWa9vXrAUAAAAAA==",
    "job_title": "VLSI Chip Design Engineer — Nitro SoC Platform",
    "employer_name": "Amazon Web Services (AWS)",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTPFk0Hyp3R4-a70U_C_-LqsdYE3Ycb1NVmAJYB&s=0",
    "employer_website": "https://aws.amazon.com",
    "job_publisher": "JobLeads",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.jobleads.com/us/job/vlsi-chip-design-engineer-nitro-soc-platform--illinois--e2125070d3d4ef8fe278f8055b92976bc?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "JobLeads",
        "apply_link": "https://www.jobleads.com/us/job/vlsi-chip-design-engineer-nitro-soc-platform--illinois--e2125070d3d4ef8fe278f8055b92976bc?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "A leading technology firm in the United States is seeking a VLSI engineer to develop and manage cutting-edge semiconductor platforms. The role involves full ownership of IPs, collaborating with cross-functional teams, and ensuring product quality. Candidates should have 4+ years of chip design experience, expertise in RTL design, and a degree in relevant fields. AWS promotes work-life balance and a diverse culture, encouraging applicants from various backgrounds to apply.",
    "job_is_remote": false,
    "job_posted_at": "8 days ago",
    "job_posted_at_timestamp": 1770681600,
    "job_posted_at_datetime_utc": "2026-02-10T00:00:00.000Z",
    "job_location": "Springfield, IL",
    "job_city": "Springfield",
    "job_state": "Illinois",
    "job_country": "US",
    "job_latitude": 39.8006593,
    "job_longitude": -89.64493449999999,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DPjPLghaEWa9vXrAUAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 100000,
    "job_max_salary": 130000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Candidates should have 4+ years of chip design experience, expertise in RTL design, and a degree in relevant fields"
      ],
      "Responsibilities": [
        "The role involves full ownership of IPs, collaborating with cross-functional teams, and ensuring product quality"
      ]
    },
    "job_onet_soc": "51914100",
    "job_onet_job_zone": "2",
    "id": "www-jobleads-com-us-job-vlsi-chip-design-engineer-nitro-soc-platform-illinois-e2125070d3d4ef8fe278f8055b92976bc",
    "_source": "new_jobs"
  },
  {
    "job_id": "zlqgze9A0-uJUfX3AAAAAA==",
    "job_title": "Physcial Design Engineer I (Full Time) - United States",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Cisco Careers",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2006088EXTERNALENGLOBAL/Physcial-Design-Engineer-I-Full-Time-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Cisco Careers",
        "apply_link": "https://careers.cisco.com/global/en/job/CISCISGLOBAL2006088EXTERNALENGLOBAL/Physcial-Design-Engineer-I-Full-Time-United-States?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Indeed",
        "apply_link": "https://www.indeed.com/viewjob?jk=5c9f828a84a72f36&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Cisco/Job/Physcial-Design-Engineer-I-(Full-Time)-United-States/-in-Maynard,MA?jid=6c4544f6ad7b7289&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LocalJobs.com",
        "apply_link": "https://www.localjobs.com/job/maynard-ma-physcial-design-engineer-i-full-time-united-states?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Ladders",
        "apply_link": "https://www.theladders.com/job/physcial-design-engineer-i-full-time-united-states-cisco-maynard-ma_85122641?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/9JT-BRrIW7AkK2DFm1Z-cRPIgZErsb0TJMOVNbtJqmHpNdLyGH6atw?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/physcial-design-engineer-i-full-time-united-states-at-cisco-4359461351?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Career.io",
        "apply_link": "https://career.io/job/physical-design-engineer-maynard-cisco-systems-inc-39f0aab6cf18f197dca515673d24c8db?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      }
    ],
    "job_description": "Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.\n\nApplications are accepted until further notice.  \n\nPlease note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.  \n \nMeet the Team  \n\nCisco is well known for developing ground-breaking products in short time intervals. To support new product development at an exciting pace the Acacia PD team is challenged to design, develop, and build ASIC designs. The work is essential for supporting the increasing demands of hybrid work environments and ensuring reliable, high-capacity network connections. The engineers work with technologies that involve the latest submicron technologies. An ASIC PD engineer would be involved in developing and optimizing physical floorplan and their implementation.  \n \nYour Impact  \n\nThe Physical Design Engineer Co-op will perform one or more of the following tasks while working on Cisco's elite optical communication products. The Co-op will be assigned relevant work assignments to challenge them according to their current level of experience and capability.  \n \nThe Co-op may find themselves working in the following areas:  \n• Work with Front-End teams to understand the design architecture to ensure optimal physical implementation  \n• Gate level netlist synthesis (physical synthesis)  \n• Physical implementation (floorplanning, placement, CTS, routing)  \n• Power, performance and area optimization of design  \n• Static Timing analysis and signoff closure  \n• Physical verification and signoff closure  \n• EMIR analysis and signoff closure  \n\n \nMinimum Qualifications  \n• Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program in computer science, electrical engineering, or related program  \n• Must be able to be onsite in Maynard, MA two days a week  \n• Knowledge of the design cycle from RTL to GDSII  \n• Understanding of Static Timing Analysis, timing closure and design constraints  \n• Knowledge in block level synthesis, place and route, timing closure, PnR and signoff tools and their capabilities  \n\n \nPreferred Qualifications  \n• Interest in VLSI design, and more specifically in ASIC physical design and verification  \n• Interest and preferably academic experience in deep submicron CMOS technologies  \n• Scripting experience with perl, tcl, python and/or shell, a plus  \n• Analytical and creative, with well-developed and tenacious problem-solving skills  \n• Previous internship experience  \n\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n\nMessage to applicants applying to work in the U.S. and/or Canada:\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n• 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n• 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n• Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n• Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n• 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n• Additional paid time away may be requested to deal with critical or emergency issues for family members\n• Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n• .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n• 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n• 1% of incentive target for each 1% of attainment between 75% and 100%; and\n• Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n$94,200.00 - $137,500.00\n\nNon-Metro New York state & Washington state:\n$84,000.00 - $122,200.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.",
    "job_is_remote": false,
    "job_posted_at": "13 days ago",
    "job_posted_at_timestamp": 1770249600,
    "job_posted_at_datetime_utc": "2026-02-05T00:00:00.000Z",
    "job_location": "Maynard, MA",
    "job_city": "Maynard",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4303138,
    "job_longitude": -71.460433,
    "job_benefits": [
      "dental_coverage",
      "paid_time_off",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dzlqgze9A0-uJUfX3AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program in computer science, electrical engineering, or related program  ",
        "Must be able to be onsite in Maynard, MA two days a week  ",
        "Knowledge of the design cycle from RTL to GDSII  ",
        "Understanding of Static Timing Analysis, timing closure and design constraints  ",
        "Knowledge in block level synthesis, place and route, timing closure, PnR and signoff tools and their capabilities  "
      ],
      "Benefits": [
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined"
      ],
      "Responsibilities": [
        "The work is essential for supporting the increasing demands of hybrid work environments and ensuring reliable, high-capacity network connections",
        "The Physical Design Engineer Co-op will perform one or more of the following tasks while working on Cisco's elite optical communication products",
        "The Co-op will be assigned relevant work assignments to challenge them according to their current level of experience and capability.  ",
        "The Co-op may find themselves working in the following areas:  ",
        "Work with Front-End teams to understand the design architecture to ensure optimal physical implementation  ",
        "Gate level netlist synthesis (physical synthesis)  ",
        "Physical implementation (floorplanning, placement, CTS, routing)  ",
        "Power, performance and area optimization of design  ",
        "Static Timing analysis and signoff closure  ",
        "Physical verification and signoff closure  ",
        "EMIR analysis and signoff closure  ",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ]
    },
    "job_onet_soc": "17214100",
    "job_onet_job_zone": "4",
    "id": "careers-cisco-com-global-en-job-ciscisglobal2006088externalenglobal-physcial-design-engineer-i-full-time-united-states",
    "_source": "new_jobs"
  },
  {
    "job_id": "WCKq8jo9troUMF-DAAAAAA==",
    "job_title": "Physcial Design Engineer I (Full Time) - United States - Full-time",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Snagajob",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.snagajob.com/jobs/1211785373?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Snagajob",
        "apply_link": "https://www.snagajob.com/jobs/1211785373?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.\n\nApplications are accepted until further notice.  \n\nPlease note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.  \n\n \n• *Meet the Team  **\n\nCisco is well known for developing ground-breaking products in short time intervals. To support new product development at an exciting pace the Acacia PD team is challenged to design, develop, and build ASIC designs. The work is essential for supporting the increasing demands of hybrid work environments and ensuring reliable, high-capacity network connections. The engineers work with technologies that involve the latest submicron technologies. An ASIC PD engineer would be involved in developing and optimizing physical floorplan and their implementation.  \n\n \n• *Your Impact  **\n\nThe Physical Design Engineer Co-op will perform one or more of the following tasks while working on Cisco's elite optical communication products. The Co-op will be assigned relevant work assignments to challenge them according to their current level of experience and capability.  \n\n \n\nThe Co-op may find themselves working in the following areas:  \n\n+ Work with Front-End teams to understand the design architecture to ensure optimal physical implementation  \n\n+ Gate level netlist synthesis (physical synthesis)  \n\n+ Physical implementation (floorplanning, placement, CTS, routing)  \n\n+ Power, performance and area optimization of design  \n\n+ Static Timing analysis and signoff closure  \n\n+ Physical verification and signoff closure  \n\n+ EMIR analysis and signoff closure  \n\n \n• *Minimum Qualifications  **\n\n+ Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program in computer science, electrical engineering, or related program  \n\n+ Must be able to be onsite in Maynard, MA two days a week  \n\n+ Knowledge of the design cycle from RTL to GDSII  \n\n+ Understanding of Static Timing Analysis, timing closure and design constraints  \n\n+ Knowledge in block level synthesis, place and route, timing closure, PnR and signoff tools and their capabilities  \n\n \n• *Preferred Qualifications  **\n\n+ Interest in VLSI design, and more specifically in ASIC physical design and verification  \n\n+ Interest and preferably academic experience in deep submicron CMOS technologies  \n\n+ Scripting experience with perl, tcl, python and/or shell, a plus  \n\n+ Analytical and creative, with well-developed and tenacious problem-solving skills  \n\n+ Previous internship experience  \n• *Why Cisco?**\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n• *Message to applicants applying to work in the U.S. and/or Canada:**\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n\n+ 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n\n+ 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n\n+ Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n\n+ Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n\n+ 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n\n+ Additional paid time away may be requested to deal with critical or emergency issues for family members\n\n+ Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n\n+ .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n\n+ 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n\n+ 1% of incentive target for each 1% of attainment between 75% and 100%; and\n\n+ Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n\n$94,200.00 - $137,500.00\n\nNon-Metro New York state & Washington state:\n\n$84,000.00 - $122,200.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.\n\nCisco is an Affirmative Action and Equal Opportunity Employer and all qualified applicants will receive consideration for employment without regard to race, color, religion, gender, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis.\n\nCisco will consider for employment, on a case by case basis, qualified applicants with arrest and conviction records.\n\nPlease note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.\n\nApplications are accepted until further notice.  \n\nPlease note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens.  \n\n \n• *Meet the Team  **\n\nCisco is well known for developing ground-breaking products in short time intervals. To support new product development at an exciting pace the Acacia PD team is challenged to design, develop, and build ASIC designs. The work is essential for supporting the increasing demands of hybrid work environments and ensuring reliable, high-capacity network connections. The engineers work with technologies that involve the latest submicron technologies. An ASIC PD engineer would be involved in developing and optimizing physical floorplan and their implementation.  \n\n \n• *Your Impact  **\n\nThe Physical Design Engineer Co-op will perform one or more of the following tasks while working on Cisco's elite optical communication products. The Co-op will be assigned relevant work assignments to challenge them according to their current level of experience and capability.  \n\n \n\nThe Co-op may find themselves working in the following areas:  \n\n+ Work with Front-End teams to understand the design architecture to ensure optimal physical implementation  \n\n+ Gate level netlist synthesis (physical synthesis)  \n\n+ Physical implementation (floorplanning, placement, CTS, routing)  \n\n+ Power, performance and area optimization of design  \n\n+ Static Timing analysis and signoff closure  \n\n+ Physical verification and signoff closure  \n\n+ EMIR analysis and signoff closure  \n\n \n• *Minimum Qualifications  **\n\n+ Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program in computer science, electrical engineering, or related program  \n\n+ Must be able to be onsite in Maynard, MA two days a week  \n\n+ Knowledge of the design cycle from RTL to GDSII  \n\n+ Understanding of Static Timing Analysis, timing closure and design constraints  \n\n+ Knowledge in block level synthesis, place and route, timing closure, PnR and signoff tools and their capabilities  \n\n \n• *Preferred Qualifications  **\n\n+ Interest in VLSI design, and more specifically in ASIC physical design and verification  \n\n+ Interest and preferably academic experience in deep submicron CMOS technologies  \n\n+ Scripting experience with perl, tcl, python and/or shell, a plus  \n\n+ Analytical and creative, with well-developed and tenacious problem-solving skills  \n\n+ Previous internship experience  \n• *Why Cisco?**\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\n• *Message to applicants applying to work in the U.S. and/or Canada:**\n\nIndividual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.\n\nU.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:\n\n+ 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees\n\n+ 1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco\n\n+ Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees\n\n+ Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)\n\n+ 80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next\n\n+ Additional paid time away may be requested to deal with critical or emergency issues for family members\n\n+ Optional 10 paid days per full calendar year to volunteer\n\nFor non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.\n\nEmployees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:\n\n+ .75% of incentive target for each 1% of revenue attainment up to 50% of quota;\n\n+ 1.5% of incentive target for each 1% of attainment between 50% and 75%;\n\n+ 1% of incentive target for each 1% of attainment between 75% and 100%; and\n\n+ Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.\n\nFor non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.\n\nThe applicable full salary ranges for this position, by specific state, are listed below:\n\nNew York City Metro Area:\n\n$94,200.00 - $137,500.00\n\nNon-Metro New York state & Washington state:\n\n$84,000.00 - $122,200.00\n• For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.\n• * Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.\n\nCisco is an Affirmative Action and Equal Opportunity Employer and all qualified applicants will receive consideration for employment without regard to race, color, religion, gender, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis.\n\nCisco will consider for employment, on a case by case basis, qualified applicants with arrest and conviction records.",
    "job_is_remote": false,
    "job_posted_at": "2 days ago",
    "job_posted_at_timestamp": 1771200000,
    "job_posted_at_datetime_utc": "2026-02-16T00:00:00.000Z",
    "job_location": "Maynard, MA",
    "job_city": "Maynard",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4303138,
    "job_longitude": -71.460433,
    "job_benefits": [
      "paid_time_off",
      "dental_coverage",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DWCKq8jo9troUMF-DAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Gate level netlist synthesis (physical synthesis)  ",
        "Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program in computer science, electrical engineering, or related program  ",
        "Must be able to be onsite in Maynard, MA two days a week  ",
        "Knowledge of the design cycle from RTL to GDSII  ",
        "Interest in VLSI design, and more specifically in ASIC physical design and verification  ",
        "Interest and preferably academic experience in deep submicron CMOS technologies  ",
        "Analytical and creative, with well-developed and tenacious problem-solving skills  ",
        "Previous internship experience  ",
        "Gate level netlist synthesis (physical synthesis)  ",
        "Physical implementation (floorplanning, placement, CTS, routing)  ",
        "Power, performance and area optimization of design  ",
        "Static Timing analysis and signoff closure  ",
        "Physical verification and signoff closure  ",
        "*Minimum Qualifications  **",
        "Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program in computer science, electrical engineering, or related program  ",
        "Must be able to be onsite in Maynard, MA two days a week  ",
        "Knowledge of the design cycle from RTL to GDSII  ",
        "Understanding of Static Timing Analysis, timing closure and design constraints  ",
        "Knowledge in block level synthesis, place and route, timing closure, PnR and signoff tools and their capabilities  ",
        "Interest in VLSI design, and more specifically in ASIC physical design and verification  ",
        "Interest and preferably academic experience in deep submicron CMOS technologies  ",
        "Analytical and creative, with well-developed and tenacious problem-solving skills  ",
        "Previous internship experience  "
      ],
      "Benefits": [
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "$84,000.00 - $122,200.00",
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time",
        "U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:",
        "10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees",
        "1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco",
        "Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees",
        "Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)",
        "80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours of unused sick time carried forward from one calendar year to the next",
        "Additional paid time away may be requested to deal with critical or emergency issues for family members",
        "Optional 10 paid days per full calendar year to volunteer",
        "For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies",
        "Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan",
        "For quota-based incentive pay, Cisco typically pays as follows:",
        ".75% of incentive target for each 1% of revenue attainment up to 50% of quota;",
        "1.5% of incentive target for each 1% of attainment between 50% and 75%;",
        "1% of incentive target for each 1% of attainment between 75% and 100%; and",
        "Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation",
        "For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target",
        "Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined"
      ],
      "Responsibilities": [
        "The work is essential for supporting the increasing demands of hybrid work environments and ensuring reliable, high-capacity network connections",
        "The Physical Design Engineer Co-op will perform one or more of the following tasks while working on Cisco's elite optical communication products",
        "The Co-op will be assigned relevant work assignments to challenge them according to their current level of experience and capability.  ",
        "Work with Front-End teams to understand the design architecture to ensure optimal physical implementation  ",
        "Physical implementation (floorplanning, placement, CTS, routing)  ",
        "Static Timing analysis and signoff closure  ",
        "Physical verification and signoff closure  ",
        "EMIR analysis and signoff closure  ",
        "Understanding of Static Timing Analysis, timing closure and design constraints  ",
        "Knowledge in block level synthesis, place and route, timing closure, PnR and signoff tools and their capabilities  ",
        "For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements",
        "The work is essential for supporting the increasing demands of hybrid work environments and ensuring reliable, high-capacity network connections",
        "The Physical Design Engineer Co-op will perform one or more of the following tasks while working on Cisco's elite optical communication products",
        "The Co-op will be assigned relevant work assignments to challenge them according to their current level of experience and capability.  ",
        "Work with Front-End teams to understand the design architecture to ensure optimal physical implementation  ",
        "EMIR analysis and signoff closure  ",
        "Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements"
      ]
    },
    "job_onet_soc": "17219900",
    "job_onet_job_zone": "4",
    "id": "www-snagajob-com-jobs-1211785373",
    "_source": "new_jobs"
  },
  {
    "job_id": "N04ym_G0zCblfvACAAAAAA==",
    "job_title": "GPU Physical Design Engineer Lead",
    "employer_name": "100 Intel Corporation",
    "employer_logo": null,
    "employer_website": "https://www.intel.com",
    "job_publisher": "Workday",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://intel.wd1.myworkdayjobs.com/en-US/External/job/GPU-Physical-Design-Engineer_JR0280805?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Workday",
        "apply_link": "https://intel.wd1.myworkdayjobs.com/en-US/External/job/GPU-Physical-Design-Engineer_JR0280805?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Intel/Job/GPU-Physical-Design-Engineer-Lead/-in-Folsom,CA?jid=c8ee549db9c93ea3&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LocalJobs.com",
        "apply_link": "https://www.localjobs.com/job/folsom-ca-gpu-physical-design-engineer-lead?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "SimplyHired",
        "apply_link": "https://www.simplyhired.com/job/EIPS1ZDD-S4GTioifcho3m3Q7Q76fcCTTIeHhH-EGzoxHgz_rKz3ow?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/f49354edd9eb1ca258bd278db9d28178?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/gpu-physical-design-engineer-lead-at-intel-corporation-4369862500?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Experteer",
        "apply_link": "https://us.experteer.com/career/view-jobs/gpu-physical-design-engineer-lead-folsom-ca-usa-56078661?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "ITJobsWeb.com",
        "apply_link": "https://www.itjobsweb.com/job/gpu-physical-design-engineer-lead/82380055/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Job Details: Job Description: The primary responsibilities for this role will include, but are not limited to: In this position, the candidate will be part of a team implementing ASIC designs for Integrated/Discrete Graphics and AI SoCs on leading edge process technology and EDA tools. The team is responsible for all SoC level physical design and optimization flows ranging from Floor-planning, Clocking, Synthesis through GDS and parallel verification aspects such as Static Timing Analysis, Formal Verification, EM/IR/PDN verification, Quality Assurance, Layout Verification etc. Responsibilities may also include defining design requirements such as frequency, operating voltages, power, etc. to achieve optimized designs on new technologies, processes and architectures. The candidate would be required to work closely with the rest of the project team members to resolve issues which arise during the design cycle and take the key learnings into the next product cycle. A successful candidate will have proven experience demonstrating the following skills and behavioral traits: The ideal candidate will be capable of leading a small team as well as interacting with architecture and design teams to improve IP and ultimate product quality and performance. Good leadership and communication skills are necessary due to the nature of the work, size and complexity of the products and the size of the team. Qualifications: Minimum Qualifications: Minimum qualifications are required to be initially considered for this position. Requirements listed would be obtained through a combination of industry-relevant job experience, internship experience and or schoolwork/classes/research. Bachelor’s in Electrical/Computer Engineering with 9+ years relevant work experience, or Master's in Electrical/Computer Engineering with 6+ years relevant work experience. Experience in: Logic Design, VLSI/ASIC Design, Computer Architecture. Current Industry Experience in one or more ASIC style design flows – floorplanning, clock construction, synthesis, place and route, static timing analysis, layout verification. Experience with Unix/Linux, Perl and TCL in order to implement useable, flexible cshell/perl/tcl programs that automate tool/flow methodologies. Preferred Qualifications: Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates Preferred Experience in SoC integration methodologies including floorplan/timing integration of a variety of blocks into an SoC design. Preferred Knowledge of Clock Construction Methodology and Power estimation/optimization. Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Folsom Additional Locations: US, California, Santa Clara Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers. We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems. Our charter encompasses defining business strategy and roadmaps, product management, developing ecosystems and business opportunities, delivering strong financial performance, and reinvigorating x86 leadership. Join us as we transform the data center segment through workload driven leadership products and close collaboration with our partners. Posting Statement: All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Position of Trust N/A Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel. Annual Salary Range for jobs which could be performed in the US: $190,610.00-269,100.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific compensation range for your preferred location during the hiring process. Work Model for this Role This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. * Job posting details (such as work model, location or time type) are subject to change. * ADDITIONAL INFORMATION: Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices. We do not charge any fees during our hiring process. Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment. If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter. Intel’s official careers website. Find your next job and take on projects that shape tomorrow’s technology. Benefits Internships Life at Intel Locations Recruitment Process Discover your place in our world-changing work.",
    "job_is_remote": false,
    "job_posted_at": "13 days ago",
    "job_posted_at_timestamp": 1770249600,
    "job_posted_at_datetime_utc": "2026-02-05T00:00:00.000Z",
    "job_location": "Folsom, CA",
    "job_city": "Folsom",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 38.6719495,
    "job_longitude": -121.1612945,
    "job_benefits": [
      "paid_time_off",
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DN04ym_G0zCblfvACAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "A successful candidate will have proven experience demonstrating the following skills and behavioral traits: The ideal candidate will be capable of leading a small team as well as interacting with architecture and design teams to improve IP and ultimate product quality and performance",
        "Good leadership and communication skills are necessary due to the nature of the work, size and complexity of the products and the size of the team",
        "Requirements listed would be obtained through a combination of industry-relevant job experience, internship experience and or schoolwork/classes/research",
        "Bachelor’s in Electrical/Computer Engineering with 9+ years relevant work experience, or Master's in Electrical/Computer Engineering with 6+ years relevant work experience",
        "Experience in: Logic Design, VLSI/ASIC Design, Computer Architecture",
        "Current Industry Experience in one or more ASIC style design flows – floorplanning, clock construction, synthesis, place and route, static timing analysis, layout verification",
        "Experience with Unix/Linux, Perl and TCL in order to implement useable, flexible cshell/perl/tcl programs that automate tool/flow methodologies",
        "Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Folsom Additional Locations: US, California, Santa Clara Business group: At the Data Center Group (DCG), we're committed to delivering exceptional products and delighting our customers"
      ],
      "Benefits": [
        "It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation",
        "Annual Salary Range for jobs which could be performed in the US: $190,610.00-269,100.00 USD The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations",
        "Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training",
        "Your recruiter can share more about the specific compensation range for your preferred location during the hiring process"
      ],
      "Responsibilities": [
        "The team is responsible for all SoC level physical design and optimization flows ranging from Floor-planning, Clocking, Synthesis through GDS and parallel verification aspects such as Static Timing Analysis, Formal Verification, EM/IR/PDN verification, Quality Assurance, Layout Verification etc",
        "Responsibilities may also include defining design requirements such as frequency, operating voltages, power, etc",
        "to achieve optimized designs on new technologies, processes and architectures",
        "The candidate would be required to work closely with the rest of the project team members to resolve issues which arise during the design cycle and take the key learnings into the next product cycle",
        "We offer both broad-market Xeon-based solutions and custom x86-based products, ensuring tailored innovation for diverse needs across general-purpose compute, web services, HPC, and AI-accelerated systems"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "intel-wd1-myworkdayjobs-com-en-us-external-job-gpu-physical-design-engineer_jr0280805",
    "_source": "new_jobs"
  },
  {
    "job_id": "MuOn56vOIuCVJXcRAAAAAA==",
    "job_title": "Senior Software Engineer, VLSI AI Agent 10",
    "employer_name": "Nvidia",
    "employer_logo": null,
    "employer_website": "https://www.nvidia.com",
    "job_publisher": "Jobilize",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.jobilize.com/job/us-fl-all-cities-senior-software-engineer-vlsi-ai-agent-10-nvidia?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Jobilize",
        "apply_link": "https://www.jobilize.com/job/us-fl-all-cities-senior-software-engineer-vlsi-ai-agent-10-nvidia?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 years.\nIt's a unique legacy of innovation that's fueled by great technology-and amazing people.\nToday, we're tapping into the unlimited potential of AI to define the next era of computing.\nAn era in which our GPU acts as the brains of computers, robots, and self-driving cars that can understand the world.\nDoing what's never been done before takes vision, innovation, and the world's best talent.\nAs an NVIDIAN, you'll be immersed in a diverse, supportive environment where everyone is inspired to do their best work.\nCome join the team and see how you can make a lasting impact on the world.\n\nWe are looking for talented Software Engineers to work on developing and deploying an AI agent that leverages machine learning models to solve complex problems in VLSI design.\nThe ideal candidate will have a strong background in computer science, electrical engineering, or a related field, with experience in machine learning, deep learning, and software development.\nThe successful candidate will work closely with our team of experts in VLSI design, machine learning, and software engineering to create and integrate machine learning-based solutions that enhance the efficiency, productivity, and quality of our VLSI design flows.\n\nWhat you will be doing:\n• Create and integrate AI agents to enhance the efficiency, productivity, and quality of VLSI design flows.\n• Collaborate on the design and implementation of algorithms and models that can optimize VLSI design processes.\n• Contribute to the development of software tools and frameworks that support the integration of AI in VLSI design.\n• Analyze and interpret data to identify patterns and insights that can inform the development of AI-driven design methodologies.\n• Stay ahead of the latest advancements in machine learning, deep learning, and VLSI build to continuously improve our solutions.\n\nWhat We Need to See:\n• BS/MS/PhD in Computer Science, Electrical/Computer Engineering, or a related field (or equivalent experience).\n• 6+ years of experience building AI-driven software systems, ideally applied to complex engineering workflows.\n• Strong programming skills in Python, with experience developing production-quality systems.\n• Demonstrated experience designing and applying AI agents or learning-based decision systems (e.g., RL, planning, LLM-based agents) to optimize processes.\n• Proficiency with modern ML frameworks (PyTorch, TensorFlow) and data-driven model development.\n• Strong problem-solving and collaboration skills, with the ability to translate complex design challenges into agent-driven solutions.\n\nWays to stand out from the crowd:\n• Experience with Large Language Models (LLMs) and their applications in software and AI development\n• Proficiency in standard methodologies for software development, including version control, testing, and CI/CD.\n• Deeply interested in learning disparate concepts and putting them together in innovative new ways\n\nWith competitive salaries and a generous benefits package, we are widely considered to be one of the technology world's most desirable employers.\nWe have some of the most forward-thinking and hardworking people in the world working for us and, due to unprecedented growth, our exclusive engineering teams are rapidly growing.\nIf you're a creative and autonomous engineer with a real passion for technology, we want to hear from you.\n\nYour base salary will be determined based on your location, experience, and the pay of employees in similar positions.\nThe base salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for Level 5.\n\nYou will also be eligible for equity and benefits.\n\nApplications for this job will be accepted at least until February 14, 2026.\n\nThis posting is for an existing vacancy.\n\nNVIDIA uses AI tools in its recruiting processes.\n\nNVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer.\nAs we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.",
    "job_is_remote": false,
    "job_posted_at": "6 days ago",
    "job_posted_at_timestamp": 1770854400,
    "job_posted_at_datetime_utc": "2026-02-12T00:00:00.000Z",
    "job_location": "Florida",
    "job_city": null,
    "job_state": "Florida",
    "job_country": "US",
    "job_latitude": 27.6648274,
    "job_longitude": -81.5157535,
    "job_benefits": [
      "health_insurance"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DMuOn56vOIuCVJXcRAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "The ideal candidate will have a strong background in computer science, electrical engineering, or a related field, with experience in machine learning, deep learning, and software development",
        "BS/MS/PhD in Computer Science, Electrical/Computer Engineering, or a related field (or equivalent experience)",
        "6+ years of experience building AI-driven software systems, ideally applied to complex engineering workflows",
        "Strong programming skills in Python, with experience developing production-quality systems",
        "Demonstrated experience designing and applying AI agents or learning-based decision systems (e.g., RL, planning, LLM-based agents) to optimize processes",
        "Proficiency with modern ML frameworks (PyTorch, TensorFlow) and data-driven model development",
        "Strong problem-solving and collaboration skills, with the ability to translate complex design challenges into agent-driven solutions",
        "Experience with Large Language Models (LLMs) and their applications in software and AI development",
        "Proficiency in standard methodologies for software development, including version control, testing, and CI/CD",
        "Deeply interested in learning disparate concepts and putting them together in innovative new ways"
      ],
      "Benefits": [
        "Your base salary will be determined based on your location, experience, and the pay of employees in similar positions",
        "The base salary range is 184,000 USD - 287,500 USD for Level 4, and 224,000 USD - 356,500 USD for Level 5",
        "You will also be eligible for equity and benefits"
      ],
      "Responsibilities": [
        "The successful candidate will work closely with our team of experts in VLSI design, machine learning, and software engineering to create and integrate machine learning-based solutions that enhance the efficiency, productivity, and quality of our VLSI design flows",
        "Create and integrate AI agents to enhance the efficiency, productivity, and quality of VLSI design flows",
        "Collaborate on the design and implementation of algorithms and models that can optimize VLSI design processes",
        "Contribute to the development of software tools and frameworks that support the integration of AI in VLSI design",
        "Analyze and interpret data to identify patterns and insights that can inform the development of AI-driven design methodologies",
        "Stay ahead of the latest advancements in machine learning, deep learning, and VLSI build to continuously improve our solutions"
      ]
    },
    "job_onet_soc": "15111100",
    "job_onet_job_zone": "5",
    "id": "www-jobilize-com-job-us-fl-all-cities-senior-software-engineer-vlsi-ai-agent-10-nvidia",
    "_source": "new_jobs"
  },
  {
    "job_id": "zyC9df3eBtL-wyEXAAAAAA==",
    "job_title": "Business Development Manager- VLSI",
    "employer_name": "Tata Consultancy Service Limited",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcRB7aOjO8gx594aQ9SGoVGMFKtyvGmzIUP-4yvJ&s=0",
    "employer_website": null,
    "job_publisher": "ZipRecruiter",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.ziprecruiter.com/c/Tata-Consultancy-Service-Limited/Job/Business-Development-Manager-VLSI/-in-Santa-Clara,CA?jid=fee96bc3700f911e&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/Tata-Consultancy-Service-Limited/Job/Business-Development-Manager-VLSI/-in-Santa-Clara,CA?jid=fee96bc3700f911e&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "Ladders",
        "apply_link": "https://www.theladders.com/job/business-development-manager-vlsi-tataconsultancyservices-santa-clara-ca_85560145?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/b5478acea087ffe0b30365d3d9a7a3bd?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "RevFinders",
        "apply_link": "https://revfinders.com/career/76493/business-development-manager-vlsi-california-santa-clara?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "This position is part of TCSs IoT and Digital Engineering business, focusing on driving growth in engineering services for major semiconductor clients across North America. The candidate would drive sales, manage high-value accounts, and build partnerships for services spanning chip design, software, hardware, supply chain, and sustainability. The ideal candidate will have over 13 years of industry experience shaping proposals, building strong client relationships, and drive sales while collaborating with cross-functional teams to create business opportunities and enhance value for clients.\n\nKey responsibilities:\n• Lead and grow strategic relationships with key semiconductor clients, promoting end-to-end product engineering services, including ASIC design, pre/post-silicon validation, and embedded software.\n• Present, promote, and sell semiconductor-focused engineering services to prospective and existing clients.\n• Build and maintain account maps, identify high-potential opportunities, and strategize go-to-market plans with technical and sales leadership.\n• Engage senior client executives, engineering leads, and procurement stakeholders to build long-term partnerships.\n• Drive pipeline development and manage sales cycles to closure, contributing to revenue growth and market expansion.\n• Apply domain expertise to guide solution development across chip design, hardware, and system engineering.\n• Monitor account performance, lead business reviews, and support relationship management to expand service footprint.\n• Represent the company at semiconductor industry events and build visibility through thought leadership and client engagements\n\nMinimum Qualifications :\n• 13+ years of experience in semiconductor services sales, including direct sales management and strategic account leadership.\n• Track record of closing large, complex deals in ASIC design and engineering services with quota accountability of $50M+.\n• Bachelors degree in electrical or computer engineering, or equivalent work experience (minimum 13 years).\n• Ability to build client relationships and maintain a strong client network with engineering leadership.\n• Experience in developing sales plans for a customer portfolio and individual Account Plans.\n\nPreferred Qualifications\n• Bachelors or masters degree in engineering\n\nSalary range: $163,800 - $200,000 a year\n\n#LI-MG2",
    "job_is_remote": false,
    "job_posted_at": "13 days ago",
    "job_posted_at_timestamp": 1770249600,
    "job_posted_at_datetime_utc": "2026-02-05T00:00:00.000Z",
    "job_location": "Santa Clara, CA",
    "job_city": "Santa Clara",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.354107899999995,
    "job_longitude": -121.9552356,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DzyC9df3eBtL-wyEXAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 164000,
    "job_max_salary": 200000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "13+ years of experience in semiconductor services sales, including direct sales management and strategic account leadership",
        "Track record of closing large, complex deals in ASIC design and engineering services with quota accountability of $50M+",
        "Bachelors degree in electrical or computer engineering, or equivalent work experience (minimum 13 years)",
        "Ability to build client relationships and maintain a strong client network with engineering leadership",
        "Experience in developing sales plans for a customer portfolio and individual Account Plans"
      ],
      "Benefits": [
        "Salary range: $163,800 - $200,000 a year"
      ],
      "Responsibilities": [
        "The candidate would drive sales, manage high-value accounts, and build partnerships for services spanning chip design, software, hardware, supply chain, and sustainability",
        "The ideal candidate will have over 13 years of industry experience shaping proposals, building strong client relationships, and drive sales while collaborating with cross-functional teams to create business opportunities and enhance value for clients",
        "Lead and grow strategic relationships with key semiconductor clients, promoting end-to-end product engineering services, including ASIC design, pre/post-silicon validation, and embedded software",
        "Present, promote, and sell semiconductor-focused engineering services to prospective and existing clients",
        "Build and maintain account maps, identify high-potential opportunities, and strategize go-to-market plans with technical and sales leadership",
        "Engage senior client executives, engineering leads, and procurement stakeholders to build long-term partnerships",
        "Drive pipeline development and manage sales cycles to closure, contributing to revenue growth and market expansion",
        "Apply domain expertise to guide solution development across chip design, hardware, and system engineering",
        "Monitor account performance, lead business reviews, and support relationship management to expand service footprint",
        "Represent the company at semiconductor industry events and build visibility through thought leadership and client engagements"
      ]
    },
    "job_onet_soc": "11202100",
    "job_onet_job_zone": "4",
    "id": "www-ziprecruiter-com-c-tata-consultancy-service-limited-job-business-development-manager-vlsi-in-santa-clara-ca",
    "_source": "new_jobs"
  },
  {
    "job_id": "xw1pA-R0tJ91C-g3AAAAAA==",
    "job_title": "Engineer I",
    "employer_name": "MaximaTek",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQFbVwi68jmpcUVR1njtvV7nVP1Ty0EJ_LiBtwV&s=0",
    "employer_website": "https://maximatek.com",
    "job_publisher": "BeBee",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://us.bebee.com/job/f216e0fa20764be1bc473403d44942b6?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "BeBee",
        "apply_link": "https://us.bebee.com/job/f216e0fa20764be1bc473403d44942b6?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "VLSI Engineer Job Description\n\nWe are seeking a motivated VLSI Engineer with 0–4 years of hands-on experience in VLSI design, verification, or physical design.\n• Design digital/analog VLSI circuits using Verilog/SystemVerilog/VHDL.\n• Perform functional verification using UVM and simulation tools.",
    "job_is_remote": false,
    "job_posted_at": "4 days ago",
    "job_posted_at_timestamp": 1771027200,
    "job_posted_at_datetime_utc": "2026-02-14T00:00:00.000Z",
    "job_location": "Wyoming, MI",
    "job_city": "Wyoming",
    "job_state": "Michigan",
    "job_country": "US",
    "job_latitude": 42.9133602,
    "job_longitude": -85.7053085,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Dxw1pA-R0tJ91C-g3AAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "We are seeking a motivated VLSI Engineer with 0–4 years of hands-on experience in VLSI design, verification, or physical design"
      ],
      "Responsibilities": [
        "Design digital/analog VLSI circuits using Verilog/SystemVerilog/VHDL",
        "Perform functional verification using UVM and simulation tools"
      ]
    },
    "job_onet_soc": "17219900",
    "job_onet_job_zone": "4",
    "id": "us-bebee-com-job-f216e0fa20764be1bc473403d44942b6",
    "_source": "new_jobs"
  },
  {
    "job_id": "qkQO1tuvHXrbUi0hAAAAAA==",
    "job_title": "Senior ASIC/SoC Physical Design Engineer",
    "employer_name": "Confidential",
    "employer_logo": null,
    "employer_website": "https://confidential.careers",
    "job_publisher": "ZipRecruiter",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.ziprecruiter.com/c/CyberCoders/Job/Senior-ASIC-SoC-Physical-Design-Engineer/-in-Irvine,CA?jid=9ad9276c5b79fd80&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": true,
    "apply_options": [
      {
        "publisher": "ZipRecruiter",
        "apply_link": "https://www.ziprecruiter.com/c/CyberCoders/Job/Senior-ASIC-SoC-Physical-Design-Engineer/-in-Irvine,CA?jid=9ad9276c5b79fd80&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": true
      },
      {
        "publisher": "LinkedIn",
        "apply_link": "https://www.linkedin.com/jobs/view/senior-vlsi-physical-design-engineer-at-xcelerium-4345345629?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Jobright",
        "apply_link": "https://jobright.ai/jobs/info/697a74a89d60e431a16bf31b?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Learn4Good",
        "apply_link": "https://www.learn4good.com/jobs/irvine/california/engineering/4703851629/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "Expertini",
        "apply_link": "https://us.expertini.com/job/senior-asicsoc-physical-design-engineer-irvine-ca-cybercoders-5625208605/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      },
      {
        "publisher": "LifeworQ",
        "apply_link": "https://lifeworq.com/job/724e24dd-f53f-4019-89e0-1cf54e4571cb?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Senior ASIC/SoC Physical Design Engineer\n\nJob Title: Senior ASIC/SoC Physical Design Engineer\nJob Location: San Jose, CA or Irvine, CA\nCompensation: $150K - $250K base DOE plus equity\nRequirements: ASIC/SoC Physical Design, RTL-to-GDSII, Place and Route (P&R), Static Timing Analysis (STA), Synopsys, FinFET, Power Analysis\n\nPosition Overview\nWe are seeking a highly skilled Senior ASIC/SoC Physical Design Engineer to join our dynamic team. The ideal candidate will play a critical role in advancing our design methodologies and ensuring successful implementation of complex ASIC and SoC designs. You will be responsible for the physical design process, from RTL to GDSII, ensuring optimal performance, power, and area (PPA).\n\nKey Responsibilities\n• Lead the physical design efforts for ASIC and SoC projects, ensuring high-quality implementations from RTL to GDSII.\n• Conduct Place and Route (P&R) activities, optimizing for performance, power, and area (PPA).\n• Perform Static Timing Analysis (STA) to ensure timing closure and meet design specifications.\n• Utilize Synopsys tools for physical design tasks and maintain up-to-date knowledge of FinFET technology.\n• Conduct power analysis and implement strategies to minimize power consumption in designs.\n• Collaborate with cross-functional teams to develop and refine physical design flows and methodologies.\n• Mentor and guide junior engineers in physical design best practices and tools.\n\nQualifications\n• Master's or Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field.\n• 10+ years of experience in ASIC/SoC physical design roles.\n• Strong expertise in RTL-to-GDSII flow and physical design methodologies.\n• Proficient in Place and Route (P&R) and Static Timing Analysis (STA).\n• Experience with Synopsys EDA tools such as Design Compiler (DC), Fusion Compiler, IC Compiler (ICC2), Primetime etc.\n• Familiarity with FinFET technology and its implications on physical design.\n• Solid understanding of power analysis techniques and VLSI physical design principles.\n\nBenefits\n• Vacation/PTO\n• Equity\n• Medical\n• Dental\n• Vision\n• Life Insurance\n• 401k\n- For this position, you must be currently authorized to work in the United States without the need for sponsorship for a non-immigrant visa. CyberCoders will consider for Employment in the City of Los Angeles qualified Applicants with Criminal Histories in a manner consistent with the requirements of the Los Angeles Fair Chance Initiative for Hiring (Ban the Box) Ordinance.This job was first posted by CyberCoders on 01/16/2026 and applications will be accepted on an ongoing basis until the position is filled or closed.CyberCoders is proud to be an Equal Opportunity Employer\n\nAll qualified applicants will receive consideration for employment without regard to race, color, religion, sex, age, sexual orientation, gender identity or expression, national origin, ancestry, citizenship, genetic information, registered domestic partner status, marital status, status as a crime victim, disability, protected veteran status, or any other characteristic protected by law. Our hiring process includes AI screening for keywords and minimum qualifications. Recruiters review all results. CyberCoders will consider qualified applicants with criminal histories in a manner consistent with the requirements of applicable state and local law, including but not limited to the Los Angeles County Fair Chance Ordinance, the San Francisco Fair Chance Ordinance, and the California Fair Chance Act. CyberCoders is committed to working with and providing reasonable accommodation to individuals with physical and mental disabilities. Individuals needing special assistance or an accommodation while seeking employment can contact a member of our Human Resources team at Benefits@CyberCoders.com to make arrangements.",
    "job_is_remote": false,
    "job_posted_at": "3 days ago",
    "job_posted_at_timestamp": 1771113600,
    "job_posted_at_datetime_utc": "2026-02-15T00:00:00.000Z",
    "job_location": "Irvine, CA",
    "job_city": "Irvine",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 33.6845673,
    "job_longitude": -117.82650489999999,
    "job_benefits": [
      "paid_time_off"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3DqkQO1tuvHXrbUi0hAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": 150000,
    "job_max_salary": 250000,
    "job_salary_period": "YEAR",
    "job_highlights": {
      "Qualifications": [
        "Master's or Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field",
        "10+ years of experience in ASIC/SoC physical design roles",
        "Strong expertise in RTL-to-GDSII flow and physical design methodologies",
        "Proficient in Place and Route (P&R) and Static Timing Analysis (STA)",
        "Experience with Synopsys EDA tools such as Design Compiler (DC), Fusion Compiler, IC Compiler (ICC2), Primetime etc",
        "Familiarity with FinFET technology and its implications on physical design",
        "Solid understanding of power analysis techniques and VLSI physical design principles",
        "For this position, you must be currently authorized to work in the United States without the need for sponsorship for a non-immigrant visa",
        "CyberCoders will consider for Employment in the City of Los Angeles qualified Applicants with Criminal Histories in a manner consistent with the requirements of the Los Angeles Fair Chance Initiative for Hiring (Ban the Box) Ordinance"
      ],
      "Benefits": [
        "Compensation: $150K - $250K base DOE plus equity",
        "Vacation/PTO",
        "Equity",
        "Medical",
        "Dental",
        "Vision",
        "Life Insurance",
        "401k"
      ],
      "Responsibilities": [
        "Requirements: ASIC/SoC Physical Design, RTL-to-GDSII, Place and Route (P&R), Static Timing Analysis (STA), Synopsys, FinFET, Power Analysis",
        "The ideal candidate will play a critical role in advancing our design methodologies and ensuring successful implementation of complex ASIC and SoC designs",
        "You will be responsible for the physical design process, from RTL to GDSII, ensuring optimal performance, power, and area (PPA)",
        "Lead the physical design efforts for ASIC and SoC projects, ensuring high-quality implementations from RTL to GDSII",
        "Conduct Place and Route (P&R) activities, optimizing for performance, power, and area (PPA)",
        "Perform Static Timing Analysis (STA) to ensure timing closure and meet design specifications",
        "Utilize Synopsys tools for physical design tasks and maintain up-to-date knowledge of FinFET technology",
        "Conduct power analysis and implement strategies to minimize power consumption in designs",
        "Collaborate with cross-functional teams to develop and refine physical design flows and methodologies",
        "Mentor and guide junior engineers in physical design best practices and tools"
      ]
    },
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "www-ziprecruiter-com-c-cybercoders-job-senior-asic-soc-physical-design-engineer-in-irvine-ca",
    "_source": "new_jobs"
  },
  {
    "job_id": "o_tEI4Bgh9YB7VnQAAAAAA==",
    "job_title": "Physical Design Power Grid / IR / EM Engineer",
    "employer_name": "Broadcom Inc.",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcQbZqXtcORKhT-0Lmd4uDM5ZmBYKzuGXe5EfnJY&s=0",
    "employer_website": "https://www.broadcom.com",
    "job_publisher": "Talent.com",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.talent.com/view?id=53f230bd29f7&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Talent.com",
        "apply_link": "https://www.talent.com/view?id=53f230bd29f7&utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Please Note\n\n1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In >\n\nCreate Account)\n\n2. If you already have a Candidate Account, please Sign-In before you apply.\n\nJob Description :\n\nAn ASIC IR / EM (Internal Resistance / Electromigration) Engineer focuses on the physical reliability and power integrity of advanced integrated circuits. This role typically owns flow / methodology and works closely with the Physical Design to ensure that high performance chips do not fail due to excessive voltage drop or wire burnout.\n\nKey Responsibilities :\n\nLead and execute power / EMIR methodology, implementation, and signoff\n\nDesign and optimize the power straps / mesh to balance IR drop performance with routing congestion and area\n\nWork closely with physical design implementationto ensure EMIR convergence at all stages\n\nApply PPA optimization techniques (performance / timing closure, power reduction, area efficiency) across block and full-chip hierarchies\n\nCollaborate with front-end design, architecture, and CAD / EDA tool teams to ensure physical design constraints, timing budgets, power budgets, and DFT criteria are met\n\nDevelop and enhance EMIR flows, methodologies, scripts, and automation frameworks (TCL, Python, Perl) to accelerate turnaround, improve QoR, and reduce manual intervention\n\nCollaborate with packaging teams to ensure designs are run with CPM models\n\nDebug design issues and work with CAD tool vendors to drive tool enhancements or implement workarounds\n\nMentor junior engineers, contribute to design reviews, document flows, and promote continuous process improvement\n\nMinimum experience :\n\nBachelor’s degree in Electrical Engineering, Computer Engineering, or a related technical field and 8+ years or Master’s degree in Electrical Engineering, Computer Engineering, or a related technical field and 6+ years of hands-on experience in IR / EM analysis,methodology, or physical design for multi-voltage and large SoCs\n\nGood understandingof UPF based power intent, power grid architecture, and EMIR analysis using the industry's most advanced toolsets (RedHawk, Voltus, etc.)\n\nAdvanced scripting abilities (Tcl, Python, Perl) for architecting resilient, automated flows\n\nProven impact delivering robust solutions on leading-edge FinFET nodes, across the complete RTL-to-GDSII lifecycle\n\nAdditional Job Description :\n\nCompensation and Benefits\n\nThe annual base salary range for this position is $120,000 - $192,000.\n\nThis position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.\n\nBroadcom offers a competitive and comprehensive benefits package : Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.\n\nBroadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.\n\nIf you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.",
    "job_is_remote": false,
    "job_posted_at": "9 days ago",
    "job_posted_at_timestamp": 1770595200,
    "job_posted_at_datetime_utc": "2026-02-09T00:00:00.000Z",
    "job_location": "San Jose, CA",
    "job_city": "San Jose",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 37.33874,
    "job_longitude": -121.88525249999999,
    "job_benefits": [
      "health_insurance",
      "paid_time_off",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3Do_tEI4Bgh9YB7VnQAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related technical field and 8+ years or Master’s degree in Electrical Engineering, Computer Engineering, or a related technical field and 6+ years of hands-on experience in IR / EM analysis,methodology, or physical design for multi-voltage and large SoCs",
        "Good understandingof UPF based power intent, power grid architecture, and EMIR analysis using the industry's most advanced toolsets (RedHawk, Voltus, etc.)",
        "Advanced scripting abilities (Tcl, Python, Perl) for architecting resilient, automated flows",
        "Proven impact delivering robust solutions on leading-edge FinFET nodes, across the complete RTL-to-GDSII lifecycle"
      ],
      "Benefits": [
        "The annual base salary range for this position is $120,000 - $192,000",
        "This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements",
        "Broadcom offers a competitive and comprehensive benefits package : Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time",
        "The company follows all applicable laws for Paid Family Leave and other leaves of absence"
      ],
      "Responsibilities": [
        "An ASIC IR / EM (Internal Resistance / Electromigration) Engineer focuses on the physical reliability and power integrity of advanced integrated circuits",
        "This role typically owns flow / methodology and works closely with the Physical Design to ensure that high performance chips do not fail due to excessive voltage drop or wire burnout",
        "Lead and execute power / EMIR methodology, implementation, and signoff",
        "Design and optimize the power straps / mesh to balance IR drop performance with routing congestion and area",
        "Work closely with physical design implementationto ensure EMIR convergence at all stages",
        "Apply PPA optimization techniques (performance / timing closure, power reduction, area efficiency) across block and full-chip hierarchies",
        "Collaborate with front-end design, architecture, and CAD / EDA tool teams to ensure physical design constraints, timing budgets, power budgets, and DFT criteria are met",
        "Develop and enhance EMIR flows, methodologies, scripts, and automation frameworks (TCL, Python, Perl) to accelerate turnaround, improve QoR, and reduce manual intervention",
        "Collaborate with packaging teams to ensure designs are run with CPM models",
        "Debug design issues and work with CAD tool vendors to drive tool enhancements or implement workarounds",
        "Mentor junior engineers, contribute to design reviews, document flows, and promote continuous process improvement"
      ]
    },
    "job_onet_soc": "17207100",
    "job_onet_job_zone": "4",
    "id": "www-talent-com-view",
    "_source": "new_jobs"
  },
  {
    "job_id": "-UANz19SZubiyZfmAAAAAA==",
    "job_title": "GPU Physical Design Engineer Lead",
    "employer_name": "100 Intel Corporation",
    "employer_logo": null,
    "employer_website": "https://www.intel.com",
    "job_publisher": "Tallo",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://tallo.com/jobs/engineering/mechanical-engineer/ca/sacramento/gpu-physical-design-engineer-lead-37aeb9b3814a/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Tallo",
        "apply_link": "https://tallo.com/jobs/engineering/mechanical-engineer/ca/sacramento/gpu-physical-design-engineer-lead-37aeb9b3814a/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "This job listing in Sacramento - CA has been recently added. Tallo will add a summary here for this job shortly.",
    "job_is_remote": false,
    "job_posted_at": "10 days ago",
    "job_posted_at_timestamp": 1770508800,
    "job_posted_at_datetime_utc": "2026-02-08T00:00:00.000Z",
    "job_location": "Sacramento, CA",
    "job_city": "Sacramento",
    "job_state": "California",
    "job_country": "US",
    "job_latitude": 38.5781342,
    "job_longitude": -121.4944209,
    "job_benefits": null,
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D-UANz19SZubiyZfmAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": "YEAR",
    "job_highlights": {},
    "job_onet_soc": "17206100",
    "job_onet_job_zone": "4",
    "id": "tallo-com-jobs-engineering-mechanical-engineer-ca-sacramento-gpu-physical-design-engineer-lead-37aeb9b3814a",
    "_source": "new_jobs"
  },
  {
    "job_id": "14rWHGqWVyUYMVhrAAAAAA==",
    "job_title": "Physcial Design Engineer",
    "employer_name": "Cisco",
    "employer_logo": "https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSgthNpO3rocjBOmZqIhYrkphz9zbGG6DQ5B9CQ&s=0",
    "employer_website": "https://www.cisco.com",
    "job_publisher": "Learn4Good",
    "job_employment_type": "Full-time",
    "job_employment_types": [
      "FULLTIME"
    ],
    "job_apply_link": "https://www.learn4good.com/jobs/maynard/massachusetts/engineering/4851521811/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
    "job_apply_is_direct": false,
    "apply_options": [
      {
        "publisher": "Learn4Good",
        "apply_link": "https://www.learn4good.com/jobs/maynard/massachusetts/engineering/4851521811/e/?utm_campaign=google_jobs_apply&utm_source=google_jobs_apply&utm_medium=organic",
        "is_direct": false
      }
    ],
    "job_description": "Position: Physcial Design Engineer I (Full Time) - United States\n\nPlease note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens. Applications are accepted until further notice.\nMeet the Team\n\nCisco is well known for developing ground‑breaking products in short time intervals. To support new product development at an exciting pace the Acacia PD team is challenged to design, develop, and build ASIC designs. The work is essential for supporting the increasing demands of hybrid work environments and ensuring reliable, high‑capacity network connections. The engineers work with technologies that involve the latest sub‑micron technologies.\n\nAn ASIC PD engineer would be involved in developing and optimizing physical floorplan and their implementation.\nYour Impact\n\nThe Physical Design Engineer Co‑op will perform one or more of the following tasks while working on Cisco’s elite optical communication products. The Co‑op will be assigned relevant work assignments to challenge them according to their current level of experience and capability.\n\nThe Co‑op may find themselves working in the following areas:\n• Work with Front‑End teams to understand the design architecture to ensure optimal physical implementation\n• Gate level netlist synthesis (physical synthesis)\n• Physical implementation (floor planning, placement, CTS, routing)\n• Power, performance and area optimization of design\n• Static Timing analysis and signoff closure\n• Physical verification and signoff closure\n• EMIR analysis and signoff closure\nMinimum Qualifications\n• Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program in computer science, electrical engineering, or related program\n• Must be able to be onsite in Maynard, MA two days a week\n• Knowledge of the design cycle from RTL to GDSII\n• Understanding of Static Timing Analysis, timing closure and design constraints\n• Knowledge in block level synthesis, place and route, timing closure, PnR and signoff tools and their capabilities\nPreferred Qualifications\n• Interest in VLSI design, and more specifically in ASIC physical design and verification\n• Interest and preferably academic experience in deep submicron CMOS technologies\n• Scripting experience with perl, tcl, python and/or shell, a plus\n• Analytical and creative, with well‑developed and tenacious problem‑solving skills\n• Previous internship experience\nWhy Cisco?\n\nAt Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.\n\nFueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.\n\nWe are Cisco, and our power starts with you.\nMessage to applicants applying to work in the U.S. and/or Canada\n\nIndividual pay is determined by the candidate’s hiring location, market conditions, job‑related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.\n\nU.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long‑term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted…",
    "job_is_remote": false,
    "job_posted_at": "13 days ago",
    "job_posted_at_timestamp": 1770249600,
    "job_posted_at_datetime_utc": "2026-02-05T00:00:00.000Z",
    "job_location": "Maynard, MA",
    "job_city": "Maynard",
    "job_state": "Massachusetts",
    "job_country": "US",
    "job_latitude": 42.4303138,
    "job_longitude": -71.460433,
    "job_benefits": [
      "health_insurance",
      "dental_coverage"
    ],
    "job_google_link": "https://www.google.com/search?q=jobs&gl=us&hl=en&udm=8#vhid=vt%3D20/docid%3D14rWHGqWVyUYMVhrAAAAAA%3D%3D&vssid=jobs-detail-viewer",
    "job_salary": null,
    "job_min_salary": null,
    "job_max_salary": null,
    "job_salary_period": null,
    "job_highlights": {
      "Qualifications": [
        "Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program in computer science, electrical engineering, or related program",
        "Must be able to be onsite in Maynard, MA two days a week",
        "Knowledge of the design cycle from RTL to GDSII",
        "Understanding of Static Timing Analysis, timing closure and design constraints",
        "Knowledge in block level synthesis, place and route, timing closure, PnR and signoff tools and their capabilities"
      ],
      "Benefits": [
        "The full salary range for certain locations is listed below",
        "For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process",
        "U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long‑term disability coverage, and basic life insurance",
        "Please see the Cisco careers site to discover more benefits and perks",
        "Employees may be eligible to receive grants of Cisco restricted…"
      ],
      "Responsibilities": [
        "The work is essential for supporting the increasing demands of hybrid work environments and ensuring reliable, high‑capacity network connections",
        "An ASIC PD engineer would be involved in developing and optimizing physical floorplan and their implementation",
        "The Physical Design Engineer Co‑op will perform one or more of the following tasks while working on Cisco’s elite optical communication products",
        "The Co‑op will be assigned relevant work assignments to challenge them according to their current level of experience and capability",
        "Work with Front‑End teams to understand the design architecture to ensure optimal physical implementation",
        "Gate level netlist synthesis (physical synthesis)",
        "Physical implementation (floor planning, placement, CTS, routing)",
        "Power, performance and area optimization of design",
        "Static Timing analysis and signoff closure",
        "Physical verification and signoff closure",
        "EMIR analysis and signoff closure"
      ]
    },
    "job_onet_soc": "17219900",
    "job_onet_job_zone": "4",
    "id": "www-learn4good-com-jobs-maynard-massachusetts-engineering-4851521811-e",
    "_source": "new_jobs"
  }
]