<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pruebas_uart.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="modulo1_PS.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="modulo1_PS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="modulo1_PS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo1_PS.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="modulo1_PS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="modulo1_PS.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="modulo1_PS.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="modulo1_PS.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="modulo1_PS.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="modulo1_PS.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo1_PS.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="modulo1_PS.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="modulo1_PS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="modulo1_PS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="modulo1_PS.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="modulo1_PS.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="modulo1_PS.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo1_PS.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="modulo1_PS.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="modulo1_PS.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="modulo1_PS.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="modulo1_PS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo1_PS_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="modulo1_PS_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="modulo1_PS_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="modulo1_PS_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo1_PS_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo1_PS_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="modulo1_PS_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="modulo1_PS_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo1_PS_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="modulo1_PS_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="modulo1_PS_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="modulo1_PS_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="modulo1_PS_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="modulo1_PS_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="modulo1_ps.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="modulo1_ps.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="modulo1_ps.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simulacion_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simulacion_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simulacion_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1630199263" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1630199263">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1630199298" xil_pn:in_ck="-6979374003858490921" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1630199298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="modulo1_PS.vhd"/>
      <outfile xil_pn:name="simulacion.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1630199298" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3442108168246585546" xil_pn:start_ts="1630199298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630199298" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8717033414207296046" xil_pn:start_ts="1630199298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630199263" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2667962449992726195" xil_pn:start_ts="1630199263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630199298" xil_pn:in_ck="-6979374003858490921" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1630199298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="modulo1_PS.vhd"/>
      <outfile xil_pn:name="simulacion.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1630199301" xil_pn:in_ck="-6979374003858490921" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-487716016621590222" xil_pn:start_ts="1630199298">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="simulacion_beh.prj"/>
      <outfile xil_pn:name="simulacion_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1630199301" xil_pn:in_ck="-1723984584902034557" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4867254941008081215" xil_pn:start_ts="1630199301">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="simulacion_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1630197087" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1630197087">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1630200042" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1534106553637310098" xil_pn:start_ts="1630200042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630200042" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2667962449992726195" xil_pn:start_ts="1630200042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630200042" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1630200042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630200042" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6111848411460980154" xil_pn:start_ts="1630200042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630200042" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1630200042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630200042" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6355699766399446653" xil_pn:start_ts="1630200042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630213259" xil_pn:in_ck="-8333111162196238733" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2016792479155615858" xil_pn:start_ts="1630213252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="modulo1_PS.lso"/>
      <outfile xil_pn:name="modulo1_PS.ngc"/>
      <outfile xil_pn:name="modulo1_PS.ngr"/>
      <outfile xil_pn:name="modulo1_PS.prj"/>
      <outfile xil_pn:name="modulo1_PS.stx"/>
      <outfile xil_pn:name="modulo1_PS.syr"/>
      <outfile xil_pn:name="modulo1_PS.xst"/>
      <outfile xil_pn:name="modulo1_PS_vhdl.prj"/>
      <outfile xil_pn:name="modulo1_PS_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1630198829" xil_pn:in_ck="-5008139725407320376" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7979566241037566021" xil_pn:start_ts="1630198829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630213264" xil_pn:in_ck="-2914479630571896559" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7395162241984281866" xil_pn:start_ts="1630213259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="modulo1_PS.bld"/>
      <outfile xil_pn:name="modulo1_PS.ngd"/>
      <outfile xil_pn:name="modulo1_PS_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1630213268" xil_pn:in_ck="-2914479630571896558" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1630213264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="modulo1_PS.pcf"/>
      <outfile xil_pn:name="modulo1_PS_map.map"/>
      <outfile xil_pn:name="modulo1_PS_map.mrp"/>
      <outfile xil_pn:name="modulo1_PS_map.ncd"/>
      <outfile xil_pn:name="modulo1_PS_map.ngm"/>
      <outfile xil_pn:name="modulo1_PS_map.xrpt"/>
      <outfile xil_pn:name="modulo1_PS_summary.xml"/>
      <outfile xil_pn:name="modulo1_PS_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1630213276" xil_pn:in_ck="5392381517632211243" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1630213268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="modulo1_PS.ncd"/>
      <outfile xil_pn:name="modulo1_PS.pad"/>
      <outfile xil_pn:name="modulo1_PS.par"/>
      <outfile xil_pn:name="modulo1_PS.ptwx"/>
      <outfile xil_pn:name="modulo1_PS.unroutes"/>
      <outfile xil_pn:name="modulo1_PS.xpi"/>
      <outfile xil_pn:name="modulo1_PS_pad.csv"/>
      <outfile xil_pn:name="modulo1_PS_pad.txt"/>
      <outfile xil_pn:name="modulo1_PS_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1630213280" xil_pn:in_ck="-8333111162196247610" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-426368325978129584" xil_pn:start_ts="1630213276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="modulo1_PS.ut"/>
      <outfile xil_pn:name="modulo1_ps.bgn"/>
      <outfile xil_pn:name="modulo1_ps.bit"/>
      <outfile xil_pn:name="modulo1_ps.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1630213276" xil_pn:in_ck="-2914479630571896690" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1630213273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="modulo1_PS.twr"/>
      <outfile xil_pn:name="modulo1_PS.twx"/>
    </transform>
  </transforms>

</generated_project>
