
*** Running vivado
    with args -log TP4_P1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TP4_P1_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TP4_P1_wrapper.tcl -notrace
Command: synth_design -top TP4_P1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16264
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TP4_P1_wrapper' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:17]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 30 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'DebounceUnit' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:5' bound to instance 'Debouncer_btnR' of component 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:119]
INFO: [Synth 8-638] synthesizing module 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:15]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 30 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'DebounceUnit' (1#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:15]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 30 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'DebounceUnit' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:5' bound to instance 'Debouncer_btnU' of component 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:122]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 30 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'DebounceUnit' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:5' bound to instance 'Debouncer_btnD' of component 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:125]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 30 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'DebounceUnit' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/Debouncer/DebounceUnit.vhd:5' bound to instance 'Debouncer_btnC' of component 'DebounceUnit' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:128]
INFO: [Synth 8-3491] module 'stateMachine' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/stateMachine.vhd:5' bound to instance 'State_machine' of component 'stateMachine' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:131]
INFO: [Synth 8-638] synthesizing module 'stateMachine' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/stateMachine.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'stateMachine' (2#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/stateMachine.vhd:12]
INFO: [Synth 8-3491] module 'PulseGenerator' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/PulseGenerator.vhd:4' bound to instance 'Pulse_clk_gen_1Hz' of component 'PulseGenerator' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:134]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/PulseGenerator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (3#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/PulseGenerator.vhd:12]
INFO: [Synth 8-3491] module 'PulseGenerator_800Hz' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/PulseGenerator_800Hz.vhd:4' bound to instance 'Pulse_generator_800Hz' of component 'PulseGenerator_800Hz' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:137]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator_800Hz' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/PulseGenerator_800Hz.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator_800Hz' (4#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/PulseGenerator_800Hz.vhd:10]
INFO: [Synth 8-3491] module 'Counter_16b' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/Counter_16b.vhd:5' bound to instance 'Displays_counter' of component 'Counter_16b' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Counter_16b' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/Counter_16b.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Counter_16b' (5#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/Counter_16b.vhd:20]
INFO: [Synth 8-3491] module 'Nexys4DispDriver' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:5' bound to instance 'Display_controller' of component 'Nexys4DispDriver' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Nexys4DispDriver' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:23]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DispDriver' (6#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/imports/PRATICAL/7seg_mult/7seg_mult.srcs/sources_1/new/Nexys4DispDriver.vhd:23]
	Parameter NUMBER_STEPS bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'generator' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/generator.vhd:5' bound to instance 'Generator_clk_2Hz' of component 'generator' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:147]
INFO: [Synth 8-638] synthesizing module 'generator' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/generator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'generator' (7#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/generator.vhd:12]
INFO: [Synth 8-3491] module 'BlinkModule' declared at 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/BlinkModule.vhd:5' bound to instance 'Blink_7seg' of component 'BlinkModule' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:150]
INFO: [Synth 8-638] synthesizing module 'BlinkModule' [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/BlinkModule.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'BlinkModule' (8#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/BlinkModule.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'TP4_P1_wrapper' (9#1) [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/sources_1/new/TP4_P1_wrapper.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 999.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/constrs_1/imports/Constrains/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/constrs_1/imports/Constrains/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.srcs/constrs_1/imports/Constrains/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TP4_P1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TP4_P1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'stateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    stop |                              000 |                              000
                   start |                              001 |                              001
           adjust_min_ms |                              010 |                              101
           adjust_min_ls |                              011 |                              100
           adjust_sec_ms |                              100 |                              011
           adjust_sec_ls |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'sequential' in module 'stateMachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 8     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 29    
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	   6 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------+--------------------------+---------------+----------------+
|Module Name      | RTL Object               | Depth x Width | Implemented As | 
+-----------------+--------------------------+---------------+----------------+
|Nexys4DispDriver | seg_L                    | 32x7          | LUT            | 
|TP4_P1_wrapper   | Display_controller/seg_L | 32x7          | LUT            | 
+-----------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 999.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.578 ; gain = 0.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.578 ; gain = 0.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1000.578 ; gain = 0.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.578 ; gain = 0.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.578 ; gain = 0.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.578 ; gain = 0.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.578 ; gain = 0.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    30|
|3     |LUT1   |    50|
|4     |LUT2   |    25|
|5     |LUT3   |    20|
|6     |LUT4   |    56|
|7     |LUT5   |    51|
|8     |LUT6   |    59|
|9     |FDRE   |   156|
|10    |IBUF   |     5|
|11    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.578 ; gain = 0.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1000.578 ; gain = 0.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.578 ; gain = 0.711
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1009.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1012.402 ; gain = 12.535
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/CR/PRATICAL/Countdown_timer/Countdown_timer.runs/synth_1/TP4_P1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TP4_P1_wrapper_utilization_synth.rpt -pb TP4_P1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 17:25:38 2021...
