// Seed: 3155392430
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output tri1 id_4
);
  always #1;
  assign id_4 = id_2;
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    input supply0 id_8,
    output wor id_9,
    output tri0 id_10,
    output uwire id_11,
    input wand id_12,
    input tri1 id_13,
    output supply0 id_14,
    input tri0 id_15,
    input wire id_16,
    input wire id_17,
    output supply0 id_18
);
  module_0(
      id_4, id_13, id_12, id_5, id_11
  );
endmodule
