FIRRTL version 1.2.0
circuit RiscvCore :
  module RiscvTrans :
    input clock : Clock
    input reset : Reset
    output io : { flip inst : UInt<32>, flip valid : UInt<1>, iFetchpc : UInt<64>, mem : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}}, flip now : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, next : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, event : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 94:14]

    wire now : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 17:18]
    wire next : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 18:18]
    wire iFetchpc : UInt<64> @[src/main/scala/rvspeccore/core/RiscvCore.scala 20:22]
    wire mem : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 21:22]
    wire inst : UInt<32> @[src/main/scala/rvspeccore/core/RiscvCore.scala 24:25]
    wire global_data : { setpc : UInt<1>} @[src/main/scala/rvspeccore/core/RiscvCore.scala 25:25]
    wire event : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>} @[src/main/scala/rvspeccore/core/RiscvCore.scala 26:25]
    wire raiseExceptionIntr : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 118:36]
    raiseExceptionIntr <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 118:36]
    wire illegalInstruction : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 119:36]
    illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 119:36]
    wire _exceptionVec_WIRE : UInt<1>[16] @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[0] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[1] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[2] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[3] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[4] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[5] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[6] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[7] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[8] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[9] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[10] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[11] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[12] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[13] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[14] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    _exceptionVec_WIRE[15] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:38]
    wire exceptionVec : UInt<1>[16] @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:30]
    exceptionVec <= _exceptionVec_WIRE @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 122:30]
    node _exceptionNO_T = mux(exceptionVec[5], UInt<5>("h5"), UInt<6>("h0")) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_1 = mux(exceptionVec[7], UInt<5>("h7"), _exceptionNO_T) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_2 = mux(exceptionVec[13], UInt<5>("hd"), _exceptionNO_T_1) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_3 = mux(exceptionVec[15], UInt<5>("hf"), _exceptionNO_T_2) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_4 = mux(exceptionVec[4], UInt<5>("h4"), _exceptionNO_T_3) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_5 = mux(exceptionVec[6], UInt<5>("h6"), _exceptionNO_T_4) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_6 = mux(exceptionVec[8], UInt<5>("h8"), _exceptionNO_T_5) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_7 = mux(exceptionVec[9], UInt<5>("h9"), _exceptionNO_T_6) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_8 = mux(exceptionVec[11], UInt<5>("hb"), _exceptionNO_T_7) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_9 = mux(exceptionVec[0], UInt<5>("h0"), _exceptionNO_T_8) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_10 = mux(exceptionVec[2], UInt<5>("h2"), _exceptionNO_T_9) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_11 = mux(exceptionVec[1], UInt<5>("h1"), _exceptionNO_T_10) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _exceptionNO_T_12 = mux(exceptionVec[12], UInt<5>("hc"), _exceptionNO_T_11) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node exceptionNO = mux(exceptionVec[3], UInt<5>("h3"), _exceptionNO_T_12) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    wire opcode : UInt<7> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 16:24]
    opcode <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 16:24]
    wire rd : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 17:24]
    rd <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 17:24]
    wire funct3 : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 18:24]
    funct3 <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 18:24]
    wire rs1 : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 19:24]
    rs1 <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 19:24]
    wire rs2 : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 20:24]
    rs2 <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 20:24]
    wire funct7 : UInt<7> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 21:24]
    funct7 <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 21:24]
    wire imm : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 22:24]
    imm <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 22:24]
    wire imm_11_0 : UInt<12> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 38:27]
    imm_11_0 <= UInt<12>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 38:27]
    wire imm_11_5 : UInt<7> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 39:27]
    imm_11_5 <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 39:27]
    wire imm_4_0 : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 39:62]
    imm_4_0 <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 39:62]
    wire imm_12 : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:27]
    imm_12 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:27]
    wire imm_10_5 : UInt<6> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:62]
    imm_10_5 <= UInt<6>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:62]
    wire imm_4_1 : UInt<4> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:99]
    imm_4_1 <= UInt<4>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:99]
    wire imm_11 : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:132]
    imm_11 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 40:132]
    wire imm_31_12 : UInt<20> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 41:27]
    imm_31_12 <= UInt<20>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 41:27]
    wire imm_20 : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:27]
    imm_20 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:27]
    wire imm_10_1 : UInt<10> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:62]
    imm_10_1 <= UInt<10>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:62]
    wire imm_19_12 : UInt<8> @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:99]
    imm_19_12 <= UInt<8>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 42:99]
    wire funct2 : UInt<2> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 94:24]
    funct2 <= UInt<2>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 94:24]
    wire funct4 : UInt<4> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 95:24]
    funct4 <= UInt<4>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 95:24]
    wire funct6 : UInt<6> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 96:24]
    funct6 <= UInt<6>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 96:24]
    wire op : UInt<2> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 97:24]
    op <= UInt<2>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 97:24]
    wire rdP : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 98:24]
    rdP <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 98:24]
    wire rs1P : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 99:24]
    rs1P <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 99:24]
    wire rs2P : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 100:24]
    rs2P <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 100:24]
    wire ph1 : UInt<1> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 103:22]
    ph1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 103:22]
    wire ph5 : UInt<5> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 103:52]
    ph5 <= UInt<5>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 103:52]
    wire ph6 : UInt<6> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 104:22]
    ph6 <= UInt<6>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 104:22]
    wire ph8 : UInt<8> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 105:22]
    ph8 <= UInt<8>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 105:22]
    wire ph3 : UInt<3> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 106:22]
    ph3 <= UInt<3>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 106:22]
    wire ph2 : UInt<2> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 106:52]
    ph2 <= UInt<2>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 106:52]
    wire ph11 : UInt<11> @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 107:22]
    ph11 <= UInt<11>("h0") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 107:22]
    wire csrAddr : UInt<12> @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 53:25]
    csrAddr <= UInt<12>("h0") @[src/main/scala/rvspeccore/core/spec/instset/ZicsrExtension.scala 53:25]
    wire retTarget : UInt<39> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 17:23]
    retTarget is invalid @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 18:13]
    now <= io.now @[src/main/scala/rvspeccore/core/RiscvCore.scala 109:7]
    next <= now @[src/main/scala/rvspeccore/core/RiscvCore.scala 111:21]
    inst <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 112:21]
    global_data.setpc <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 113:21]
    wire _event_WIRE : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>} @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.exceptionInst <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.exceptionPC <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.cause <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.intrNO <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    _event_WIRE.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:36]
    event <= _event_WIRE @[src/main/scala/rvspeccore/core/RiscvCore.scala 114:21]
    iFetchpc <= now.pc @[src/main/scala/rvspeccore/core/RiscvCore.scala 115:21]
    wire _mem_WIRE : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.write.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.write.memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.write.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.write.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.read.data <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.read.memWidth <= UInt<7>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.read.addr <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    _mem_WIRE.read.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:22]
    mem.write <= _mem_WIRE.write @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    mem.read.data <= _mem_WIRE.read.data @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    mem.read.memWidth <= _mem_WIRE.read.memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    mem.read.addr <= _mem_WIRE.read.addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    mem.read.valid <= _mem_WIRE.read.valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 119:7]
    when io.valid : @[src/main/scala/rvspeccore/core/RiscvCore.scala 123:18]
      node _next_csr_cycle_T = add(now.csr.cycle, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 126:37]
      node _next_csr_cycle_T_1 = tail(_next_csr_cycle_T, 1) @[src/main/scala/rvspeccore/core/RiscvCore.scala 126:37]
      next.csr.cycle <= _next_csr_cycle_T_1 @[src/main/scala/rvspeccore/core/RiscvCore.scala 126:20]
      illegalInstruction <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 125:24]
      inst <= io.inst @[src/main/scala/rvspeccore/core/RiscvCore.scala 130:16]
      iFetchpc <= now.pc @[src/main/scala/rvspeccore/core/RiscvCore.scala 131:16]
      node _T = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1 = eq(UInt<5>("h13"), _T) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 151:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_2 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T = bits(_T_2, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_3 = bits(_T_2, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T = bits(_T_3, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_4 = bits(_T_3, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T = bits(_T_4, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_5 = bits(_T_4, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T = bits(imm_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_1 = mux(_imm_T, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_2 = cat(_imm_T_1, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_2 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 151:63]
        node _next_reg_T_1 = tail(_next_reg_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 151:63]
        next.reg[rd] <= _next_reg_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 151:47]
      node _T_6 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_7 = eq(UInt<14>("h2013"), _T_6) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_7 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_1 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_8 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_1 = bits(_T_8, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_9 = bits(_T_8, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_1 = bits(_T_9, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_10 = bits(_T_9, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_1 = bits(_T_10, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_11 = bits(_T_10, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_1 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_3 = bits(imm_signBit_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_4 = mux(_imm_T_3, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_5 = cat(_imm_T_4, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_5 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_2 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:67]
        node _next_reg_T_3 = asSInt(imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:80]
        node _next_reg_T_4 = lt(_next_reg_T_2, _next_reg_T_3) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:74]
        node _next_reg_T_5 = mux(_next_reg_T_4, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:53]
        next.reg[rd] <= _next_reg_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 152:47]
      node _T_12 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_13 = eq(UInt<14>("h3013"), _T_12) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_13 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 153:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_2 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_14 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_2 = bits(_T_14, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_15 = bits(_T_14, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_2 = bits(_T_15, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_16 = bits(_T_15, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_2 = bits(_T_16, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_17 = bits(_T_16, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_2 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_6 = bits(imm_signBit_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_7 = mux(_imm_T_6, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_8 = cat(_imm_T_7, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_8 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_6 = lt(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 153:67]
        node _next_reg_T_7 = mux(_next_reg_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 153:53]
        next.reg[rd] <= _next_reg_T_7 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 153:47]
      node _T_18 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_19 = eq(UInt<15>("h7013"), _T_18) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_19 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 155:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_3 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_20 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_3 = bits(_T_20, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_21 = bits(_T_20, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_3 = bits(_T_21, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_22 = bits(_T_21, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_3 = bits(_T_22, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_23 = bits(_T_22, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_3 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_9 = bits(imm_signBit_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_10 = mux(_imm_T_9, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_11 = cat(_imm_T_10, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_11 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_8 = and(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 155:62]
        next.reg[rd] <= _next_reg_T_8 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 155:46]
      node _T_24 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_25 = eq(UInt<15>("h6013"), _T_24) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_25 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 156:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_4 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_26 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_4 = bits(_T_26, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_27 = bits(_T_26, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_4 = bits(_T_27, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_28 = bits(_T_27, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_4 = bits(_T_28, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_29 = bits(_T_28, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_4 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_12 = bits(imm_signBit_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_13 = mux(_imm_T_12, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_14 = cat(_imm_T_13, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_14 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_9 = or(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 156:62]
        next.reg[rd] <= _next_reg_T_9 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 156:46]
      node _T_30 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_31 = eq(UInt<15>("h4013"), _T_30) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_31 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 157:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_5 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_32 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_5 = bits(_T_32, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_33 = bits(_T_32, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_5 = bits(_T_33, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_34 = bits(_T_33, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_5 = bits(_T_34, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_35 = bits(_T_34, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_5 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_15 = bits(imm_signBit_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_16 = mux(_imm_T_15, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_17 = cat(_imm_T_16, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_17 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_10 = xor(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 157:62]
        next.reg[rd] <= _next_reg_T_10 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 157:46]
      node _T_36 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_37 = eq(UInt<13>("h1013"), _T_36) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_37 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 159:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_6 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_38 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_6 = bits(_T_38, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_39 = bits(_T_38, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_6 = bits(_T_39, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_40 = bits(_T_39, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_6 = bits(_T_40, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_41 = bits(_T_40, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_6 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_18 = bits(imm_signBit_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_19 = mux(_imm_T_18, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_20 = cat(_imm_T_19, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_20 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_11 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 159:68]
        node _next_reg_T_12 = dshl(now.reg[rs1], _next_reg_T_11) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 159:62]
        next.reg[rd] <= _next_reg_T_12 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 159:46]
      node _T_42 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_43 = eq(UInt<15>("h5013"), _T_42) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_43 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 160:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_7 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_44 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_7 = bits(_T_44, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_45 = bits(_T_44, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_7 = bits(_T_45, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_46 = bits(_T_45, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_7 = bits(_T_46, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_47 = bits(_T_46, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_47 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_7 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_21 = bits(imm_signBit_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_22 = mux(_imm_T_21, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_23 = cat(_imm_T_22, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_23 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_13 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 160:68]
        node _next_reg_T_14 = dshr(now.reg[rs1], _next_reg_T_13) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 160:62]
        next.reg[rd] <= _next_reg_T_14 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 160:46]
      node _T_48 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_49 = eq(UInt<31>("h40005013"), _T_48) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_49 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_8 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_50 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_8 = bits(_T_50, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_51 = bits(_T_50, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_8 = bits(_T_51, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_52 = bits(_T_51, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_8 = bits(_T_52, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_53 = bits(_T_52, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_53 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_8 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_24 = bits(imm_signBit_8, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_25 = mux(_imm_T_24, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_26 = cat(_imm_T_25, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_26 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_15 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:63]
        node _next_reg_T_16 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:76]
        node _next_reg_T_17 = dshr(_next_reg_T_15, _next_reg_T_16) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:70]
        node _next_reg_T_18 = asUInt(_next_reg_T_17) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:84]
        next.reg[rd] <= _next_reg_T_18 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 161:46]
      node _T_54 = and(inst, UInt<7>("h7f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_55 = eq(UInt<6>("h37"), _T_54) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_55 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 163:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_31_12_T = bits(inst, 31, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_31_12 <= _imm_31_12_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_56 = bits(inst, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_9 = bits(_T_56, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_57 = bits(_T_56, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_57 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_27 = cat(imm_31_12, UInt<12>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 51:141]
        node imm_signBit_9 = bits(_imm_T_27, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_28 = bits(imm_signBit_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_29 = mux(_imm_T_28, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_30 = cat(_imm_T_29, _imm_T_27) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_30 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 51:127]
        next.reg[rd] <= imm @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 163:45]
      node _T_58 = and(inst, UInt<7>("h7f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_59 = eq(UInt<5>("h17"), _T_58) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_59 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 165:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_31_12_T_1 = bits(inst, 31, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_31_12 <= _imm_31_12_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_60 = bits(inst, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_10 = bits(_T_60, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_61 = bits(_T_60, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_61 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_31 = cat(imm_31_12, UInt<12>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 51:141]
        node imm_signBit_10 = bits(_imm_T_31, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_32 = bits(imm_signBit_10, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_33 = mux(_imm_T_32, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_34 = cat(_imm_T_33, _imm_T_31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_34 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 51:127]
        node _next_reg_T_19 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 165:57]
        node _next_reg_T_20 = tail(_next_reg_T_19, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 165:57]
        next.reg[rd] <= _next_reg_T_20 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 165:47]
      node _T_62 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_63 = eq(UInt<6>("h33"), _T_62) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_63 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 168:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_64 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T = bits(_T_64, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_65 = bits(_T_64, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_9 = bits(_T_65, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_66 = bits(_T_65, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_9 = bits(_T_66, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_67 = bits(_T_66, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_11 = bits(_T_67, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_68 = bits(_T_67, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_68 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_21 = add(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 168:62]
        node _next_reg_T_22 = tail(_next_reg_T_21, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 168:62]
        next.reg[rd] <= _next_reg_T_22 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 168:46]
      node _T_69 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_70 = eq(UInt<14>("h2033"), _T_69) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_70 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_1 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_71 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_1 = bits(_T_71, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_72 = bits(_T_71, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_10 = bits(_T_72, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_73 = bits(_T_72, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_10 = bits(_T_73, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_74 = bits(_T_73, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_12 = bits(_T_74, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_75 = bits(_T_74, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_75 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_23 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:66]
        node _next_reg_T_24 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:88]
        node _next_reg_T_25 = lt(_next_reg_T_23, _next_reg_T_24) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:73]
        node _next_reg_T_26 = mux(_next_reg_T_25, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:52]
        next.reg[rd] <= _next_reg_T_26 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 169:46]
      node _T_76 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_77 = eq(UInt<14>("h3033"), _T_76) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_77 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 170:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_2 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_78 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_2 = bits(_T_78, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_79 = bits(_T_78, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_11 = bits(_T_79, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_80 = bits(_T_79, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_11 = bits(_T_80, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_81 = bits(_T_80, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_13 = bits(_T_81, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_82 = bits(_T_81, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_82 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_27 = lt(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 170:66]
        node _next_reg_T_28 = mux(_next_reg_T_27, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 170:52]
        next.reg[rd] <= _next_reg_T_28 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 170:46]
      node _T_83 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_84 = eq(UInt<15>("h7033"), _T_83) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_84 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 172:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_3 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_85 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_3 = bits(_T_85, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_86 = bits(_T_85, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_12 = bits(_T_86, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_87 = bits(_T_86, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_12 = bits(_T_87, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_88 = bits(_T_87, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_14 = bits(_T_88, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_89 = bits(_T_88, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_89 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_29 = and(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 172:61]
        next.reg[rd] <= _next_reg_T_29 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 172:45]
      node _T_90 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_91 = eq(UInt<15>("h6033"), _T_90) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_91 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 173:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_4 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_92 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_4 = bits(_T_92, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_93 = bits(_T_92, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_13 = bits(_T_93, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_94 = bits(_T_93, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_13 = bits(_T_94, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_95 = bits(_T_94, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_15 = bits(_T_95, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_96 = bits(_T_95, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_96 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_30 = or(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 173:61]
        next.reg[rd] <= _next_reg_T_30 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 173:45]
      node _T_97 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_98 = eq(UInt<15>("h4033"), _T_97) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_98 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 174:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_5 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_99 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_5 = bits(_T_99, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_100 = bits(_T_99, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_14 = bits(_T_100, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_101 = bits(_T_100, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_14 = bits(_T_101, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_102 = bits(_T_101, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_16 = bits(_T_102, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_103 = bits(_T_102, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_103 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_31 = xor(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 174:61]
        next.reg[rd] <= _next_reg_T_31 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 174:45]
      node _T_104 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_105 = eq(UInt<13>("h1033"), _T_104) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_105 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 176:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_6 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_106 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_6 = bits(_T_106, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_107 = bits(_T_106, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_15 = bits(_T_107, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_108 = bits(_T_107, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_15 = bits(_T_108, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_109 = bits(_T_108, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_17 = bits(_T_109, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_110 = bits(_T_109, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_110 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_32 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 176:76]
        node _next_reg_T_33 = dshl(now.reg[rs1], _next_reg_T_32) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 176:61]
        next.reg[rd] <= _next_reg_T_33 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 176:45]
      node _T_111 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_112 = eq(UInt<15>("h5033"), _T_111) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_112 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 177:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_7 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_113 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_7 = bits(_T_113, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_114 = bits(_T_113, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_16 = bits(_T_114, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_115 = bits(_T_114, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_16 = bits(_T_115, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_116 = bits(_T_115, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_18 = bits(_T_116, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_117 = bits(_T_116, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_117 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_34 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 177:76]
        node _next_reg_T_35 = dshr(now.reg[rs1], _next_reg_T_34) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 177:61]
        next.reg[rd] <= _next_reg_T_35 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 177:45]
      node _T_118 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_119 = eq(UInt<31>("h40000033"), _T_118) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_119 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 179:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_8 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_120 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_8 = bits(_T_120, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_121 = bits(_T_120, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_17 = bits(_T_121, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_122 = bits(_T_121, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_17 = bits(_T_122, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_123 = bits(_T_122, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_19 = bits(_T_123, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_124 = bits(_T_123, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_124 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_36 = sub(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 179:61]
        node _next_reg_T_37 = tail(_next_reg_T_36, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 179:61]
        next.reg[rd] <= _next_reg_T_37 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 179:45]
      node _T_125 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_126 = eq(UInt<31>("h40005033"), _T_125) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_126 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_9 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_127 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_9 = bits(_T_127, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_128 = bits(_T_127, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_18 = bits(_T_128, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_129 = bits(_T_128, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_18 = bits(_T_129, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_130 = bits(_T_129, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_20 = bits(_T_130, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_131 = bits(_T_130, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_131 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_38 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:62]
        node _next_reg_T_39 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:84]
        node _next_reg_T_40 = dshr(_next_reg_T_38, _next_reg_T_39) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:69]
        node _next_reg_T_41 = asUInt(_next_reg_T_40) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:92]
        next.reg[rd] <= _next_reg_T_41 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 180:45]
      node _T_132 = and(inst, UInt<7>("h7f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_133 = eq(UInt<7>("h6f"), _T_132) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_133 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 187:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_20_T = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_20 <= _imm_20_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_134 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_1_T = bits(_T_134, 30, 21) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_1 <= _imm_10_1_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_135 = bits(_T_134, 20, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T = bits(_T_135, 20, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_136 = bits(_T_135, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_19_12_T = bits(_T_136, 19, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_19_12 <= _imm_19_12_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_137 = bits(_T_136, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_21 = bits(_T_137, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_138 = bits(_T_137, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_138 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo = cat(imm_10_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:141]
        node imm_hi_hi = cat(imm_20, imm_19_12) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:141]
        node imm_hi = cat(imm_hi_hi, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:141]
        node _imm_T_35 = cat(imm_hi, imm_lo) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:141]
        node imm_signBit_11 = bits(_imm_T_35, 20, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_36 = bits(imm_signBit_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_37 = mux(_imm_T_36, UInt<43>("h7ffffffffff"), UInt<43>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_38 = cat(_imm_T_37, _imm_T_35) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_38 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 52:127]
        node _T_139 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
        node _T_140 = eq(UInt<1>("h1"), _T_139) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
        node _T_141 = mux(_T_140, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
        node _T_142 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 189:47]
        node _T_143 = tail(_T_142, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 189:47]
        node _T_144 = bits(_T_143, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_145 = eq(_T_144, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_146 = bits(_T_143, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_147 = eq(_T_146, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_148 = bits(_T_143, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_149 = eq(_T_148, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_150 = eq(UInt<1>("h1"), _T_141) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_151 = mux(_T_150, _T_145, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_152 = eq(UInt<2>("h2"), _T_141) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_153 = mux(_T_152, _T_147, _T_151) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_154 = eq(UInt<2>("h3"), _T_141) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_155 = mux(_T_154, _T_149, _T_153) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_155 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 189:55]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 190:27]
          node _next_pc_T = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 191:37]
          node _next_pc_T_1 = tail(_next_pc_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 191:37]
          next.pc <= _next_pc_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 191:27]
          node _next_reg_T_42 = add(now.pc, UInt<3>("h4")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 192:37]
          node _next_reg_T_43 = tail(_next_reg_T_42, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 192:37]
          next.reg[rd] <= _next_reg_T_43 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 192:27]
        else :
          node _next_csr_mtval_T = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 194:34]
          node _next_csr_mtval_T_1 = tail(_next_csr_mtval_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 194:34]
          next.csr.mtval <= _next_csr_mtval_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 194:24]
          exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_156 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_157 = eq(UInt<7>("h67"), _T_156) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_157 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 199:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_9 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_158 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_19 = bits(_T_158, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_159 = bits(_T_158, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_19 = bits(_T_159, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_160 = bits(_T_159, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_22 = bits(_T_160, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_161 = bits(_T_160, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_161 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_12 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_39 = bits(imm_signBit_12, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_40 = mux(_imm_T_39, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_41 = cat(_imm_T_40, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_41 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_162 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
        node _T_163 = eq(UInt<1>("h1"), _T_162) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
        node _T_164 = mux(_T_163, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
        node _T_165 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:58]
        node _T_166 = tail(_T_165, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:58]
        node _T_167 = bits(_T_166, 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:64]
        node _T_168 = cat(_T_167, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:43]
        node _T_169 = bits(_T_168, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_170 = eq(_T_169, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_171 = bits(_T_168, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_172 = eq(_T_171, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_173 = bits(_T_168, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_174 = eq(_T_173, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_175 = eq(UInt<1>("h1"), _T_164) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_176 = mux(_T_175, _T_170, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_177 = eq(UInt<2>("h2"), _T_164) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_178 = mux(_T_177, _T_172, _T_176) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_179 = eq(UInt<2>("h3"), _T_164) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_180 = mux(_T_179, _T_174, _T_178) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_180 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 201:91]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 202:27]
          node _next_pc_T_2 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:48]
          node _next_pc_T_3 = tail(_next_pc_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:48]
          node _next_pc_T_4 = bits(_next_pc_T_3, 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:54]
          node _next_pc_T_5 = cat(_next_pc_T_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:33]
          next.pc <= _next_pc_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 203:27]
          node _next_reg_T_44 = add(now.pc, UInt<3>("h4")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 204:37]
          node _next_reg_T_45 = tail(_next_reg_T_44, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 204:37]
          next.reg[rd] <= _next_reg_T_45 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 204:27]
        else :
          node _next_csr_mtval_T_2 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:45]
          node _next_csr_mtval_T_3 = tail(_next_csr_mtval_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:45]
          node _next_csr_mtval_T_4 = bits(_next_csr_mtval_T_3, 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:51]
          node _next_csr_mtval_T_5 = cat(_next_csr_mtval_T_4, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:30]
          next.csr.mtval <= _next_csr_mtval_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 206:24]
          exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_181 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_182 = eq(UInt<7>("h63"), _T_181) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_182 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 212:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_183 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T = bits(_T_183, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_184 = bits(_T_183, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_10 = bits(_T_184, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_185 = bits(_T_184, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_20 = bits(_T_185, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_186 = bits(_T_185, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_20 = bits(_T_186, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_187 = bits(_T_186, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T = bits(_T_187, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_188 = bits(_T_187, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_1 = bits(_T_188, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_189 = bits(_T_188, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_189 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_1 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_1 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_1 = cat(imm_hi_hi_1, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_42 = cat(imm_hi_1, imm_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_13 = bits(_imm_T_42, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_43 = bits(imm_signBit_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_44 = mux(_imm_T_43, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_45 = cat(_imm_T_44, _imm_T_42) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_45 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_190 = eq(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 214:25]
        when _T_190 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 214:43]
          node _T_191 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_192 = eq(UInt<1>("h1"), _T_191) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_193 = mux(_T_192, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_194 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 215:49]
          node _T_195 = tail(_T_194, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 215:49]
          node _T_196 = bits(_T_195, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_197 = eq(_T_196, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_198 = bits(_T_195, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_199 = eq(_T_198, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_200 = bits(_T_195, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_201 = eq(_T_200, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_202 = eq(UInt<1>("h1"), _T_193) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_203 = mux(_T_202, _T_197, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_204 = eq(UInt<2>("h2"), _T_193) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_205 = mux(_T_204, _T_199, _T_203) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_206 = eq(UInt<2>("h3"), _T_193) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_207 = mux(_T_206, _T_201, _T_205) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_207 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 215:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 216:29]
            node _next_pc_T_6 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 217:39]
            node _next_pc_T_7 = tail(_next_pc_T_6, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 217:39]
            next.pc <= _next_pc_T_7 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 217:29]
          else :
            node _next_csr_mtval_T_6 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 219:36]
            node _next_csr_mtval_T_7 = tail(_next_csr_mtval_T_6, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 219:36]
            next.csr.mtval <= _next_csr_mtval_T_7 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 219:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_208 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_209 = eq(UInt<13>("h1063"), _T_208) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_209 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 224:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_1 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_210 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_1 = bits(_T_210, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_211 = bits(_T_210, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_11 = bits(_T_211, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_212 = bits(_T_211, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_21 = bits(_T_212, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_213 = bits(_T_212, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_21 = bits(_T_213, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_214 = bits(_T_213, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_1 = bits(_T_214, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_215 = bits(_T_214, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_2 = bits(_T_215, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_216 = bits(_T_215, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_216 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_2 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_2 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_2 = cat(imm_hi_hi_2, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_46 = cat(imm_hi_2, imm_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_14 = bits(_imm_T_46, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_47 = bits(imm_signBit_14, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_48 = mux(_imm_T_47, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_49 = cat(_imm_T_48, _imm_T_46) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_49 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_217 = neq(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 226:25]
        when _T_217 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 226:43]
          node _T_218 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_219 = eq(UInt<1>("h1"), _T_218) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_220 = mux(_T_219, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_221 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 227:49]
          node _T_222 = tail(_T_221, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 227:49]
          node _T_223 = bits(_T_222, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_224 = eq(_T_223, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_225 = bits(_T_222, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_226 = eq(_T_225, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_227 = bits(_T_222, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_228 = eq(_T_227, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_229 = eq(UInt<1>("h1"), _T_220) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_230 = mux(_T_229, _T_224, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_231 = eq(UInt<2>("h2"), _T_220) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_232 = mux(_T_231, _T_226, _T_230) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_233 = eq(UInt<2>("h3"), _T_220) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_234 = mux(_T_233, _T_228, _T_232) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_234 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 227:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 228:29]
            node _next_pc_T_8 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 229:39]
            node _next_pc_T_9 = tail(_next_pc_T_8, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 229:39]
            next.pc <= _next_pc_T_9 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 229:29]
          else :
            node _next_csr_mtval_T_8 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 231:36]
            node _next_csr_mtval_T_9 = tail(_next_csr_mtval_T_8, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 231:36]
            next.csr.mtval <= _next_csr_mtval_T_9 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 231:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_235 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_236 = eq(UInt<15>("h4063"), _T_235) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_236 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 237:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_2 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_237 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_2 = bits(_T_237, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_238 = bits(_T_237, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_12 = bits(_T_238, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_239 = bits(_T_238, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_22 = bits(_T_239, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_240 = bits(_T_239, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_22 = bits(_T_240, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_241 = bits(_T_240, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_2 = bits(_T_241, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_242 = bits(_T_241, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_3 = bits(_T_242, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_243 = bits(_T_242, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_243 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_3 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_3 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_3 = cat(imm_hi_hi_3, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_50 = cat(imm_hi_3, imm_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_15 = bits(_imm_T_50, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_51 = bits(imm_signBit_15, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_52 = mux(_imm_T_51, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_53 = cat(_imm_T_52, _imm_T_50) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_53 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_244 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 239:25]
        node _T_245 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 239:47]
        node _T_246 = lt(_T_244, _T_245) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 239:32]
        when _T_246 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 239:55]
          node _T_247 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_248 = eq(UInt<1>("h1"), _T_247) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_249 = mux(_T_248, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_250 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 240:49]
          node _T_251 = tail(_T_250, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 240:49]
          node _T_252 = bits(_T_251, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_253 = eq(_T_252, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_254 = bits(_T_251, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_255 = eq(_T_254, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_256 = bits(_T_251, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_257 = eq(_T_256, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_258 = eq(UInt<1>("h1"), _T_249) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_259 = mux(_T_258, _T_253, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_260 = eq(UInt<2>("h2"), _T_249) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_261 = mux(_T_260, _T_255, _T_259) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_262 = eq(UInt<2>("h3"), _T_249) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_263 = mux(_T_262, _T_257, _T_261) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_263 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 240:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 241:29]
            node _next_pc_T_10 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 242:39]
            node _next_pc_T_11 = tail(_next_pc_T_10, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 242:39]
            next.pc <= _next_pc_T_11 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 242:29]
          else :
            node _next_csr_mtval_T_10 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 244:36]
            node _next_csr_mtval_T_11 = tail(_next_csr_mtval_T_10, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 244:36]
            next.csr.mtval <= _next_csr_mtval_T_11 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 244:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_264 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_265 = eq(UInt<15>("h6063"), _T_264) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_265 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 249:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_3 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_266 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_3 = bits(_T_266, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_267 = bits(_T_266, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_13 = bits(_T_267, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_268 = bits(_T_267, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_23 = bits(_T_268, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_269 = bits(_T_268, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_23 = bits(_T_269, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_270 = bits(_T_269, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_3 = bits(_T_270, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_271 = bits(_T_270, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_4 = bits(_T_271, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_272 = bits(_T_271, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_272 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_4 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_4 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_4 = cat(imm_hi_hi_4, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_54 = cat(imm_hi_4, imm_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_16 = bits(_imm_T_54, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_55 = bits(imm_signBit_16, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_56 = mux(_imm_T_55, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_57 = cat(_imm_T_56, _imm_T_54) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_57 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_273 = lt(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 251:25]
        when _T_273 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 251:41]
          node _T_274 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_275 = eq(UInt<1>("h1"), _T_274) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_276 = mux(_T_275, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_277 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 252:49]
          node _T_278 = tail(_T_277, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 252:49]
          node _T_279 = bits(_T_278, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_280 = eq(_T_279, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_281 = bits(_T_278, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_282 = eq(_T_281, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_283 = bits(_T_278, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_284 = eq(_T_283, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_285 = eq(UInt<1>("h1"), _T_276) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_286 = mux(_T_285, _T_280, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_287 = eq(UInt<2>("h2"), _T_276) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_288 = mux(_T_287, _T_282, _T_286) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_289 = eq(UInt<2>("h3"), _T_276) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_290 = mux(_T_289, _T_284, _T_288) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_290 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 252:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 253:29]
            node _next_pc_T_12 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 254:39]
            node _next_pc_T_13 = tail(_next_pc_T_12, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 254:39]
            next.pc <= _next_pc_T_13 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 254:29]
          else :
            node _next_csr_mtval_T_12 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 256:36]
            node _next_csr_mtval_T_13 = tail(_next_csr_mtval_T_12, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 256:36]
            next.csr.mtval <= _next_csr_mtval_T_13 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 256:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_291 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_292 = eq(UInt<15>("h5063"), _T_291) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_292 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 262:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_4 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_293 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_4 = bits(_T_293, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_294 = bits(_T_293, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_14 = bits(_T_294, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_295 = bits(_T_294, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_24 = bits(_T_295, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_296 = bits(_T_295, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_24 = bits(_T_296, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_297 = bits(_T_296, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_4 = bits(_T_297, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_298 = bits(_T_297, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_5 = bits(_T_298, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_299 = bits(_T_298, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_299 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_5 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_5 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_5 = cat(imm_hi_hi_5, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_58 = cat(imm_hi_5, imm_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_17 = bits(_imm_T_58, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_59 = bits(imm_signBit_17, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_60 = mux(_imm_T_59, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_61 = cat(_imm_T_60, _imm_T_58) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_61 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_300 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 264:25]
        node _T_301 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 264:48]
        node _T_302 = geq(_T_300, _T_301) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 264:32]
        when _T_302 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 264:56]
          node _T_303 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_304 = eq(UInt<1>("h1"), _T_303) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_305 = mux(_T_304, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_306 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 265:49]
          node _T_307 = tail(_T_306, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 265:49]
          node _T_308 = bits(_T_307, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_309 = eq(_T_308, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_310 = bits(_T_307, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_311 = eq(_T_310, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_312 = bits(_T_307, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_313 = eq(_T_312, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_314 = eq(UInt<1>("h1"), _T_305) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_315 = mux(_T_314, _T_309, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_316 = eq(UInt<2>("h2"), _T_305) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_317 = mux(_T_316, _T_311, _T_315) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_318 = eq(UInt<2>("h3"), _T_305) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_319 = mux(_T_318, _T_313, _T_317) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_319 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 265:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 266:29]
            node _next_pc_T_14 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 267:39]
            node _next_pc_T_15 = tail(_next_pc_T_14, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 267:39]
            next.pc <= _next_pc_T_15 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 267:29]
          else :
            node _next_csr_mtval_T_14 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 269:36]
            node _next_csr_mtval_T_15 = tail(_next_csr_mtval_T_14, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 269:36]
            next.csr.mtval <= _next_csr_mtval_T_15 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 269:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_320 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_321 = eq(UInt<15>("h7063"), _T_320) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_321 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 274:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_12_T_5 = bits(inst, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_12 <= _imm_12_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_322 = bits(inst, 30, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_10_5_T_5 = bits(_T_322, 30, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_10_5 <= _imm_10_5_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_323 = bits(_T_322, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_15 = bits(_T_323, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_324 = bits(_T_323, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_25 = bits(_T_324, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_325 = bits(_T_324, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_25 = bits(_T_325, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_326 = bits(_T_325, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_1_T_5 = bits(_T_326, 11, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_1 <= _imm_4_1_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_327 = bits(_T_326, 7, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_11_T_6 = bits(_T_327, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11 <= _imm_11_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_328 = bits(_T_327, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_328 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_lo_6 = cat(imm_4_1, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_hi_6 = cat(imm_12, imm_11) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_hi_6 = cat(imm_hi_hi_6, imm_10_5) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node _imm_T_62 = cat(imm_hi_6, imm_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:141]
        node imm_signBit_18 = bits(_imm_T_62, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_63 = bits(imm_signBit_18, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_64 = mux(_imm_T_63, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_65 = cat(_imm_T_64, _imm_T_62) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_65 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 50:127]
        node _T_329 = geq(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 276:25]
        when _T_329 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 276:42]
          node _T_330 = bits(now.csr.misa, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:27]
          node _T_331 = eq(UInt<1>("h1"), _T_330) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_332 = mux(_T_331, UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 134:62]
          node _T_333 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 277:49]
          node _T_334 = tail(_T_333, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 277:49]
          node _T_335 = bits(_T_334, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
          node _T_336 = eq(_T_335, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
          node _T_337 = bits(_T_334, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
          node _T_338 = eq(_T_337, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
          node _T_339 = bits(_T_334, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
          node _T_340 = eq(_T_339, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
          node _T_341 = eq(UInt<1>("h1"), _T_332) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_342 = mux(_T_341, _T_336, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_343 = eq(UInt<2>("h2"), _T_332) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_344 = mux(_T_343, _T_338, _T_342) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_345 = eq(UInt<2>("h3"), _T_332) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          node _T_346 = mux(_T_345, _T_340, _T_344) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
          when _T_346 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 277:57]
            global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 278:29]
            node _next_pc_T_16 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 279:39]
            node _next_pc_T_17 = tail(_next_pc_T_16, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 279:39]
            next.pc <= _next_pc_T_17 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 279:29]
          else :
            node _next_csr_mtval_T_16 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 281:36]
            node _next_csr_mtval_T_17 = tail(_next_csr_mtval_T_16, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 281:36]
            next.csr.mtval <= _next_csr_mtval_T_17 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 281:26]
            exceptionVec[0] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_347 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_348 = eq(UInt<2>("h3"), _T_347) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_348 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 288:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_10 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_349 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_26 = bits(_T_349, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_350 = bits(_T_349, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_26 = bits(_T_350, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_351 = bits(_T_350, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_23 = bits(_T_351, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_352 = bits(_T_351, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_352 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_19 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_66 = bits(imm_signBit_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_67 = mux(_imm_T_66, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_68 = cat(_imm_T_67, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_68 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_353 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 290:47]
        node _T_354 = tail(_T_353, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 290:47]
        node _T_355 = bits(_T_354, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_356 = eq(_T_355, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_357 = bits(_T_354, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_358 = eq(_T_357, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_359 = bits(_T_354, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_360 = eq(_T_359, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_361 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_362 = mux(_T_361, _T_356, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_363 = eq(UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_364 = mux(_T_363, _T_358, _T_362) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_365 = eq(UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_366 = mux(_T_365, _T_360, _T_364) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_366 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 290:55]
          node _next_reg_T_46 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 291:54]
          node _next_reg_T_47 = tail(_next_reg_T_46, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 291:54]
          node _next_reg_rOff_T = bits(_next_reg_T_47, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
          node next_reg_rOff = shl(_next_reg_rOff_T, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
          node _next_reg_rMask_T = eq(UInt<4>("h8"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_1 = mux(_next_reg_rMask_T, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_2 = eq(UInt<5>("h10"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_3 = mux(_next_reg_rMask_T_2, UInt<64>("hffff"), _next_reg_rMask_T_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_4 = eq(UInt<6>("h20"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_5 = mux(_next_reg_rMask_T_4, UInt<64>("hffffffff"), _next_reg_rMask_T_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_6 = eq(UInt<7>("h40"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask = mux(_next_reg_rMask_T_6, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
          mem.read.addr <= _next_reg_T_47 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
          mem.read.memWidth <= UInt<4>("h8") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
          node _next_reg_T_48 = dshr(mem.read.data, next_reg_rOff) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
          node _next_reg_T_49 = and(_next_reg_T_48, next_reg_rMask) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
          node _next_reg_T_50 = bits(_next_reg_T_49, 7, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 291:65]
          node next_reg_signBit = bits(_next_reg_T_50, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
          node _next_reg_T_51 = bits(next_reg_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_52 = mux(_next_reg_T_51, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_53 = cat(_next_reg_T_52, _next_reg_T_50) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
          next.reg[rd] <= _next_reg_T_53 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 291:22]
        else :
          node _mem_read_addr_T = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 294:39]
          node _mem_read_addr_T_1 = tail(_mem_read_addr_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 294:39]
          mem.read.addr <= _mem_read_addr_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 294:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_367 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_368 = eq(UInt<13>("h1003"), _T_367) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_368 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 298:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_11 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_369 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_27 = bits(_T_369, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_370 = bits(_T_369, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_27 = bits(_T_370, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_371 = bits(_T_370, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_24 = bits(_T_371, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_372 = bits(_T_371, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_372 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_20 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_69 = bits(imm_signBit_20, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_70 = mux(_imm_T_69, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_71 = cat(_imm_T_70, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_71 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_373 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 300:47]
        node _T_374 = tail(_T_373, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 300:47]
        node _T_375 = bits(_T_374, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_376 = eq(_T_375, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_377 = bits(_T_374, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_378 = eq(_T_377, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_379 = bits(_T_374, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_380 = eq(_T_379, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_381 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_382 = mux(_T_381, _T_376, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_383 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_384 = mux(_T_383, _T_378, _T_382) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_385 = eq(UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_386 = mux(_T_385, _T_380, _T_384) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_386 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 300:55]
          node _next_reg_T_54 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 301:54]
          node _next_reg_T_55 = tail(_next_reg_T_54, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 301:54]
          node _next_reg_rOff_T_1 = bits(_next_reg_T_55, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
          node next_reg_rOff_1 = shl(_next_reg_rOff_T_1, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
          node _next_reg_rMask_T_7 = eq(UInt<4>("h8"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_8 = mux(_next_reg_rMask_T_7, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_9 = eq(UInt<5>("h10"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_10 = mux(_next_reg_rMask_T_9, UInt<64>("hffff"), _next_reg_rMask_T_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_11 = eq(UInt<6>("h20"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_12 = mux(_next_reg_rMask_T_11, UInt<64>("hffffffff"), _next_reg_rMask_T_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_13 = eq(UInt<7>("h40"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_1 = mux(_next_reg_rMask_T_13, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_12) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
          mem.read.addr <= _next_reg_T_55 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
          mem.read.memWidth <= UInt<5>("h10") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
          node _next_reg_T_56 = dshr(mem.read.data, next_reg_rOff_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
          node _next_reg_T_57 = and(_next_reg_T_56, next_reg_rMask_1) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
          node _next_reg_T_58 = bits(_next_reg_T_57, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 301:66]
          node next_reg_signBit_1 = bits(_next_reg_T_58, 15, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
          node _next_reg_T_59 = bits(next_reg_signBit_1, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_60 = mux(_next_reg_T_59, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_61 = cat(_next_reg_T_60, _next_reg_T_58) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
          next.reg[rd] <= _next_reg_T_61 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 301:22]
        else :
          node _mem_read_addr_T_2 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 303:39]
          node _mem_read_addr_T_3 = tail(_mem_read_addr_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 303:39]
          mem.read.addr <= _mem_read_addr_T_3 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 303:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_387 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_388 = eq(UInt<14>("h2003"), _T_387) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_388 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 307:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_12 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_389 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_28 = bits(_T_389, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_390 = bits(_T_389, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_28 = bits(_T_390, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_391 = bits(_T_390, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_25 = bits(_T_391, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_392 = bits(_T_391, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_392 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_21 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_72 = bits(imm_signBit_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_73 = mux(_imm_T_72, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_74 = cat(_imm_T_73, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_74 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_393 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 309:47]
        node _T_394 = tail(_T_393, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 309:47]
        node _T_395 = bits(_T_394, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_396 = eq(_T_395, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_397 = bits(_T_394, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_398 = eq(_T_397, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_399 = bits(_T_394, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_400 = eq(_T_399, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_401 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_402 = mux(_T_401, _T_396, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_403 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_404 = mux(_T_403, _T_398, _T_402) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_405 = eq(UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_406 = mux(_T_405, _T_400, _T_404) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_406 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 309:55]
          node _next_reg_T_62 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 310:54]
          node _next_reg_T_63 = tail(_next_reg_T_62, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 310:54]
          node _next_reg_rOff_T_2 = bits(_next_reg_T_63, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
          node next_reg_rOff_2 = shl(_next_reg_rOff_T_2, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
          node _next_reg_rMask_T_14 = eq(UInt<4>("h8"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_15 = mux(_next_reg_rMask_T_14, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_16 = eq(UInt<5>("h10"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_17 = mux(_next_reg_rMask_T_16, UInt<64>("hffff"), _next_reg_rMask_T_15) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_18 = eq(UInt<6>("h20"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_19 = mux(_next_reg_rMask_T_18, UInt<64>("hffffffff"), _next_reg_rMask_T_17) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_20 = eq(UInt<7>("h40"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_2 = mux(_next_reg_rMask_T_20, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_19) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
          mem.read.addr <= _next_reg_T_63 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
          mem.read.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
          node _next_reg_T_64 = dshr(mem.read.data, next_reg_rOff_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
          node _next_reg_T_65 = and(_next_reg_T_64, next_reg_rMask_2) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
          node _next_reg_T_66 = bits(_next_reg_T_65, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 310:66]
          node next_reg_signBit_2 = bits(_next_reg_T_66, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
          node _next_reg_T_67 = bits(next_reg_signBit_2, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_68 = mux(_next_reg_T_67, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
          node _next_reg_T_69 = cat(_next_reg_T_68, _next_reg_T_66) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
          next.reg[rd] <= _next_reg_T_69 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 310:22]
        else :
          node _mem_read_addr_T_4 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 312:39]
          node _mem_read_addr_T_5 = tail(_mem_read_addr_T_4, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 312:39]
          mem.read.addr <= _mem_read_addr_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 312:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_407 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_408 = eq(UInt<15>("h4003"), _T_407) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_408 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_13 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_409 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_29 = bits(_T_409, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_410 = bits(_T_409, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_29 = bits(_T_410, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_411 = bits(_T_410, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_26 = bits(_T_411, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_412 = bits(_T_411, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_412 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_22 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_75 = bits(imm_signBit_22, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_76 = mux(_imm_T_75, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_77 = cat(_imm_T_76, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_77 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_413 = bits(rs2, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_414 = eq(_T_413, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_415 = bits(rs2, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_416 = eq(_T_415, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_417 = bits(rs2, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_418 = eq(_T_417, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_419 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_420 = mux(_T_419, _T_414, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_421 = eq(UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_422 = mux(_T_421, _T_416, _T_420) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_423 = eq(UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_424 = mux(_T_423, _T_418, _T_422) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_425 = eq(_T_424, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 107:10]
        when _T_425 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 107:36]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _next_reg_T_70 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:118]
        node _next_reg_T_71 = tail(_next_reg_T_70, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:118]
        node _next_reg_rOff_T_3 = bits(_next_reg_T_71, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
        node next_reg_rOff_3 = shl(_next_reg_rOff_T_3, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
        node _next_reg_rMask_T_21 = eq(UInt<4>("h8"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_22 = mux(_next_reg_rMask_T_21, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_23 = eq(UInt<5>("h10"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_24 = mux(_next_reg_rMask_T_23, UInt<64>("hffff"), _next_reg_rMask_T_22) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_25 = eq(UInt<6>("h20"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_26 = mux(_next_reg_rMask_T_25, UInt<64>("hffffffff"), _next_reg_rMask_T_24) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_27 = eq(UInt<7>("h40"), UInt<4>("h8")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_3 = mux(_next_reg_rMask_T_27, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_26) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
        mem.read.addr <= _next_reg_T_71 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
        mem.read.memWidth <= UInt<4>("h8") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
        node _next_reg_T_72 = dshr(mem.read.data, next_reg_rOff_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
        node _next_reg_T_73 = and(_next_reg_T_72, next_reg_rMask_3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
        node _next_reg_T_74 = bits(_next_reg_T_73, 7, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:129]
        node _next_reg_T_75 = cat(UInt<56>("h0"), _next_reg_T_74) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        next.reg[rd] <= _next_reg_T_75 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 316:86]
      node _T_426 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_427 = eq(UInt<15>("h5003"), _T_426) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_427 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 317:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_14 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_428 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_30 = bits(_T_428, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_429 = bits(_T_428, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_30 = bits(_T_429, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_430 = bits(_T_429, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_27 = bits(_T_430, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_431 = bits(_T_430, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_431 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_23 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_78 = bits(imm_signBit_23, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_79 = mux(_imm_T_78, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_80 = cat(_imm_T_79, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_80 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_432 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 319:47]
        node _T_433 = tail(_T_432, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 319:47]
        node _T_434 = bits(_T_433, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_435 = eq(_T_434, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_436 = bits(_T_433, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_437 = eq(_T_436, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_438 = bits(_T_433, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_439 = eq(_T_438, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_440 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_441 = mux(_T_440, _T_435, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_442 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_443 = mux(_T_442, _T_437, _T_441) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_444 = eq(UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_445 = mux(_T_444, _T_439, _T_443) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_445 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 319:55]
          node _next_reg_T_76 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 320:54]
          node _next_reg_T_77 = tail(_next_reg_T_76, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 320:54]
          node _next_reg_rOff_T_4 = bits(_next_reg_T_77, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
          node next_reg_rOff_4 = shl(_next_reg_rOff_T_4, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
          node _next_reg_rMask_T_28 = eq(UInt<4>("h8"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_29 = mux(_next_reg_rMask_T_28, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_30 = eq(UInt<5>("h10"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_31 = mux(_next_reg_rMask_T_30, UInt<64>("hffff"), _next_reg_rMask_T_29) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_32 = eq(UInt<6>("h20"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_33 = mux(_next_reg_rMask_T_32, UInt<64>("hffffffff"), _next_reg_rMask_T_31) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_34 = eq(UInt<7>("h40"), UInt<5>("h10")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_4 = mux(_next_reg_rMask_T_34, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_33) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
          mem.read.addr <= _next_reg_T_77 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
          mem.read.memWidth <= UInt<5>("h10") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
          node _next_reg_T_78 = dshr(mem.read.data, next_reg_rOff_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
          node _next_reg_T_79 = and(_next_reg_T_78, next_reg_rMask_4) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
          node _next_reg_T_80 = bits(_next_reg_T_79, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 320:66]
          node _next_reg_T_81 = cat(UInt<48>("h0"), _next_reg_T_80) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
          next.reg[rd] <= _next_reg_T_81 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 320:22]
        else :
          node _mem_read_addr_T_6 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 322:39]
          node _mem_read_addr_T_7 = tail(_mem_read_addr_T_6, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 322:39]
          mem.read.addr <= _mem_read_addr_T_7 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 322:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_446 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_447 = eq(UInt<6>("h23"), _T_446) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_447 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 327:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_5_T = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_448 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_16 = bits(_T_448, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_449 = bits(_T_448, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_31 = bits(_T_449, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_450 = bits(_T_449, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_31 = bits(_T_450, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_451 = bits(_T_450, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_0_T = bits(_T_451, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_452 = bits(_T_451, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_452 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_81 = cat(imm_11_5, imm_4_0) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:141]
        node imm_signBit_24 = bits(_imm_T_81, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_82 = bits(imm_signBit_24, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_83 = mux(_imm_T_82, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_84 = cat(_imm_T_83, _imm_T_81) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_84 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:127]
        node _T_453 = bits(rs2, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_454 = eq(_T_453, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_455 = bits(rs2, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_456 = eq(_T_455, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_457 = bits(rs2, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_458 = eq(_T_457, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_459 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_460 = mux(_T_459, _T_454, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_461 = eq(UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_462 = mux(_T_461, _T_456, _T_460) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_463 = eq(UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_464 = mux(_T_463, _T_458, _T_462) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_465 = eq(_T_464, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 107:10]
        when _T_465 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 107:36]
          exceptionVec[6] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        node _T_466 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 327:95]
        node _T_467 = tail(_T_466, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 327:95]
        node _T_468 = bits(now.reg[rs2], 7, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 327:119]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 82:26]
        mem.write.addr <= _T_467 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 83:26]
        mem.write.memWidth <= UInt<4>("h8") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 84:26]
        mem.write.data <= _T_468 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 85:26]
      node _T_469 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_470 = eq(UInt<13>("h1023"), _T_469) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_470 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 328:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_5_T_1 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_471 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_17 = bits(_T_471, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_472 = bits(_T_471, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_32 = bits(_T_472, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_473 = bits(_T_472, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_32 = bits(_T_473, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_474 = bits(_T_473, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_0_T_1 = bits(_T_474, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_475 = bits(_T_474, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_475 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_85 = cat(imm_11_5, imm_4_0) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:141]
        node imm_signBit_25 = bits(_imm_T_85, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_86 = bits(imm_signBit_25, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_87 = mux(_imm_T_86, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_88 = cat(_imm_T_87, _imm_T_85) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_88 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:127]
        node _T_476 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 330:47]
        node _T_477 = tail(_T_476, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 330:47]
        node _T_478 = bits(_T_477, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_479 = eq(_T_478, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_480 = bits(_T_477, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_481 = eq(_T_480, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_482 = bits(_T_477, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_483 = eq(_T_482, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_484 = eq(UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_485 = mux(_T_484, _T_479, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_486 = eq(UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_487 = mux(_T_486, _T_481, _T_485) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_488 = eq(UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_489 = mux(_T_488, _T_483, _T_487) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_489 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 330:55]
          node _T_490 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 331:31]
          node _T_491 = tail(_T_490, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 331:31]
          node _T_492 = bits(now.reg[rs2], 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 331:56]
          mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 82:26]
          mem.write.addr <= _T_491 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 83:26]
          mem.write.memWidth <= UInt<5>("h10") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 84:26]
          mem.write.data <= _T_492 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 85:26]
        else :
          node _mem_write_addr_T = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 333:40]
          node _mem_write_addr_T_1 = tail(_mem_write_addr_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 333:40]
          mem.write.addr <= _mem_write_addr_T_1 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 333:24]
          exceptionVec[6] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_493 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_494 = eq(UInt<14>("h2023"), _T_493) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_494 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 337:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_5_T_2 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_495 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_18 = bits(_T_495, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_496 = bits(_T_495, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_33 = bits(_T_496, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_497 = bits(_T_496, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_33 = bits(_T_497, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_498 = bits(_T_497, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_0_T_2 = bits(_T_498, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_499 = bits(_T_498, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_499 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_89 = cat(imm_11_5, imm_4_0) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:141]
        node imm_signBit_26 = bits(_imm_T_89, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_90 = bits(imm_signBit_26, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_91 = mux(_imm_T_90, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_92 = cat(_imm_T_91, _imm_T_89) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_92 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:127]
        node _T_500 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 339:47]
        node _T_501 = tail(_T_500, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 339:47]
        node _T_502 = bits(_T_501, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_503 = eq(_T_502, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_504 = bits(_T_501, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_505 = eq(_T_504, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_506 = bits(_T_501, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_507 = eq(_T_506, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_508 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_509 = mux(_T_508, _T_503, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_510 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_511 = mux(_T_510, _T_505, _T_509) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_512 = eq(UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_513 = mux(_T_512, _T_507, _T_511) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_513 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 339:55]
          node _T_514 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 340:31]
          node _T_515 = tail(_T_514, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 340:31]
          node _T_516 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 340:56]
          mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 82:26]
          mem.write.addr <= _T_515 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 83:26]
          mem.write.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 84:26]
          mem.write.data <= _T_516 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 85:26]
        else :
          node _mem_write_addr_T_2 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 342:40]
          node _mem_write_addr_T_3 = tail(_mem_write_addr_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 342:40]
          mem.write.addr <= _mem_write_addr_T_3 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 342:24]
          exceptionVec[6] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_517 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_518 = eq(UInt<21>("h100073"), _T_517) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_518 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 346:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_15 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_519 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_34 = bits(_T_519, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_520 = bits(_T_519, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_34 = bits(_T_520, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_521 = bits(_T_520, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_28 = bits(_T_521, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_522 = bits(_T_521, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_522 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_27 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_93 = bits(imm_signBit_27, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_94 = mux(_imm_T_93, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_95 = cat(_imm_T_94, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_95 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        exceptionVec[3] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
        raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_523 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_524 = eq(UInt<7>("h73"), _T_523) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_524 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 352:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_16 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_525 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_35 = bits(_T_525, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_526 = bits(_T_525, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_35 = bits(_T_526, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_527 = bits(_T_526, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_29 = bits(_T_527, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_528 = bits(_T_527, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_528 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_28 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_96 = bits(imm_signBit_28, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_97 = mux(_imm_T_96, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_98 = cat(_imm_T_97, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_98 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_529 = eq(UInt<2>("h3"), now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
        when _T_529 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
          exceptionVec[11] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          node _T_530 = eq(UInt<1>("h1"), now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
          when _T_530 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
            exceptionVec[9] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
            raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
          else :
            node _T_531 = eq(UInt<1>("h0"), now.internal.privilegeMode) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
            when _T_531 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 354:42]
              exceptionVec[8] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
              raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_532 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_533 = eq(UInt<4>("hf"), _T_532) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_533 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 360:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_17 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_534 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_36 = bits(_T_534, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_535 = bits(_T_534, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_36 = bits(_T_535, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_536 = bits(_T_535, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_30 = bits(_T_536, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_537 = bits(_T_536, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_537 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_29 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_99 = bits(imm_signBit_29, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_100 = mux(_imm_T_99, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_101 = cat(_imm_T_100, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_101 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
      node _T_538 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_539 = eq(UInt<5>("h1b"), _T_538) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_539 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_18 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_540 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_37 = bits(_T_540, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_37 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_541 = bits(_T_540, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_37 = bits(_T_541, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_37 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_542 = bits(_T_541, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_31 = bits(_T_542, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_543 = bits(_T_542, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_543 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_30 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_102 = bits(imm_signBit_30, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_103 = mux(_imm_T_102, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_104 = cat(_imm_T_103, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_104 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_82 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:72]
        node _next_reg_T_83 = tail(_next_reg_T_82, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:72]
        node _next_reg_T_84 = bits(_next_reg_T_83, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:78]
        node next_reg_signBit_3 = bits(_next_reg_T_84, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_85 = bits(next_reg_signBit_3, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_86 = mux(_next_reg_T_85, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_87 = cat(_next_reg_T_86, _next_reg_T_84) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_87 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 381:47]
      node _T_544 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_545 = eq(UInt<13>("h1013"), _T_544) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_545 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 383:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_19 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_546 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_38 = bits(_T_546, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_38 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_547 = bits(_T_546, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_38 = bits(_T_547, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_38 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_548 = bits(_T_547, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_32 = bits(_T_548, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_549 = bits(_T_548, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_549 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_31 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_105 = bits(imm_signBit_31, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_106 = mux(_imm_T_105, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_107 = cat(_imm_T_106, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_107 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_88 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 383:68]
        node _next_reg_T_89 = dshl(now.reg[rs1], _next_reg_T_88) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 383:62]
        next.reg[rd] <= _next_reg_T_89 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 383:46]
      node _T_550 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_551 = eq(UInt<15>("h5013"), _T_550) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_551 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 384:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_20 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_552 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_39 = bits(_T_552, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_39 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_553 = bits(_T_552, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_39 = bits(_T_553, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_39 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_554 = bits(_T_553, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_33 = bits(_T_554, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_555 = bits(_T_554, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_555 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_32 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_108 = bits(imm_signBit_32, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_109 = mux(_imm_T_108, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_110 = cat(_imm_T_109, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_110 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_90 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 384:68]
        node _next_reg_T_91 = dshr(now.reg[rs1], _next_reg_T_90) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 384:62]
        next.reg[rd] <= _next_reg_T_91 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 384:46]
      node _T_556 = and(inst, UInt<32>("hfc00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      node _T_557 = eq(UInt<31>("h40005013"), _T_556) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 29:12]
      when _T_557 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_21 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_558 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_40 = bits(_T_558, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_40 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_559 = bits(_T_558, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_40 = bits(_T_559, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_40 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_560 = bits(_T_559, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_34 = bits(_T_560, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_561 = bits(_T_560, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_561 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_33 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_111 = bits(imm_signBit_33, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_112 = mux(_imm_T_111, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_113 = cat(_imm_T_112, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_113 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_92 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:63]
        node _next_reg_T_93 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:76]
        node _next_reg_T_94 = dshr(_next_reg_T_92, _next_reg_T_93) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:70]
        node _next_reg_T_95 = asUInt(_next_reg_T_94) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:84]
        next.reg[rd] <= _next_reg_T_95 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 385:46]
      node _T_562 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_563 = eq(UInt<13>("h101b"), _T_562) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_563 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_22 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_564 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_41 = bits(_T_564, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_565 = bits(_T_564, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_41 = bits(_T_565, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_566 = bits(_T_565, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_35 = bits(_T_566, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_567 = bits(_T_566, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_567 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_34 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_114 = bits(imm_signBit_34, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_115 = mux(_imm_T_114, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_116 = cat(_imm_T_115, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_116 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_96 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:71]
        node _next_reg_T_97 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:85]
        node _next_reg_T_98 = dshl(_next_reg_T_96, _next_reg_T_97) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:79]
        node _next_reg_T_99 = bits(_next_reg_T_98, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:92]
        node next_reg_signBit_4 = bits(_next_reg_T_99, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_100 = bits(next_reg_signBit_4, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_101 = mux(_next_reg_T_100, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_102 = cat(_next_reg_T_101, _next_reg_T_99) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_102 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 387:47]
      node _T_568 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_569 = eq(UInt<15>("h501b"), _T_568) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_569 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_23 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_570 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_42 = bits(_T_570, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_571 = bits(_T_570, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_42 = bits(_T_571, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_572 = bits(_T_571, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_36 = bits(_T_572, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_573 = bits(_T_572, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_573 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_35 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_117 = bits(imm_signBit_35, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_118 = mux(_imm_T_117, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_119 = cat(_imm_T_118, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_119 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_103 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:70]
        node _next_reg_T_104 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:84]
        node _next_reg_T_105 = dshr(_next_reg_T_103, _next_reg_T_104) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:78]
        node next_reg_signBit_5 = bits(_next_reg_T_105, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_106 = bits(next_reg_signBit_5, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_107 = mux(_next_reg_T_106, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_108 = cat(_next_reg_T_107, _next_reg_T_105) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_108 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 388:47]
      node _T_574 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_575 = eq(UInt<31>("h4000501b"), _T_574) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_575 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_24 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_576 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_43 = bits(_T_576, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_43 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_577 = bits(_T_576, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_43 = bits(_T_577, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_43 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_578 = bits(_T_577, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_37 = bits(_T_578, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_37 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_579 = bits(_T_578, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_579 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_36 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_120 = bits(imm_signBit_36, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_121 = mux(_imm_T_120, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_122 = cat(_imm_T_121, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_122 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _next_reg_T_109 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:71]
        node _next_reg_T_110 = asSInt(_next_reg_T_109) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:79]
        node _next_reg_T_111 = bits(imm, 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:92]
        node _next_reg_T_112 = dshr(_next_reg_T_110, _next_reg_T_111) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:86]
        node _next_reg_T_113 = asUInt(_next_reg_T_112) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:100]
        node next_reg_signBit_6 = bits(_next_reg_T_113, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_114 = bits(next_reg_signBit_6, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_115 = mux(_next_reg_T_114, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_116 = cat(_next_reg_T_115, _next_reg_T_113) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_116 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 389:47]
      node _T_580 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_581 = eq(UInt<13>("h1033"), _T_580) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_581 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 393:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_10 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_582 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_19 = bits(_T_582, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_583 = bits(_T_582, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_44 = bits(_T_583, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_44 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_584 = bits(_T_583, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_44 = bits(_T_584, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_44 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_585 = bits(_T_584, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_38 = bits(_T_585, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_38 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_586 = bits(_T_585, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_586 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_117 = bits(now.reg[rs2], 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 393:76]
        node _next_reg_T_118 = dshl(now.reg[rs1], _next_reg_T_117) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 393:61]
        next.reg[rd] <= _next_reg_T_118 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 393:45]
      node _T_587 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_588 = eq(UInt<15>("h5033"), _T_587) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_588 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 394:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_11 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_589 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_20 = bits(_T_589, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_590 = bits(_T_589, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_45 = bits(_T_590, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_45 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_591 = bits(_T_590, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_45 = bits(_T_591, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_45 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_592 = bits(_T_591, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_39 = bits(_T_592, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_39 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_593 = bits(_T_592, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_593 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_119 = bits(now.reg[rs2], 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 394:76]
        node _next_reg_T_120 = dshr(now.reg[rs1], _next_reg_T_119) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 394:61]
        next.reg[rd] <= _next_reg_T_120 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 394:45]
      node _T_594 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_595 = eq(UInt<31>("h40005033"), _T_594) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_595 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_12 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_596 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_21 = bits(_T_596, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_597 = bits(_T_596, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_46 = bits(_T_597, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_46 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_598 = bits(_T_597, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_46 = bits(_T_598, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_46 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_599 = bits(_T_598, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_40 = bits(_T_599, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_40 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_600 = bits(_T_599, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_600 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_121 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:62]
        node _next_reg_T_122 = bits(now.reg[rs2], 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:84]
        node _next_reg_T_123 = dshr(_next_reg_T_121, _next_reg_T_122) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:69]
        node _next_reg_T_124 = asUInt(_next_reg_T_123) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:92]
        next.reg[rd] <= _next_reg_T_124 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 396:45]
      node _T_601 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_602 = eq(UInt<6>("h3b"), _T_601) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_602 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_13 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_603 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_22 = bits(_T_603, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_604 = bits(_T_603, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_47 = bits(_T_604, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_47 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_605 = bits(_T_604, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_47 = bits(_T_605, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_47 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_606 = bits(_T_605, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_41 = bits(_T_606, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_607 = bits(_T_606, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_607 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_125 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:70]
        node _next_reg_T_126 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:92]
        node _next_reg_T_127 = add(_next_reg_T_125, _next_reg_T_126) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:78]
        node _next_reg_T_128 = tail(_next_reg_T_127, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:78]
        node _next_reg_T_129 = bits(_next_reg_T_128, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:100]
        node next_reg_signBit_7 = bits(_next_reg_T_129, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_130 = bits(next_reg_signBit_7, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_131 = mux(_next_reg_T_130, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_132 = cat(_next_reg_T_131, _next_reg_T_129) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_132 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 398:46]
      node _T_608 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_609 = eq(UInt<13>("h103b"), _T_608) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_609 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_14 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_610 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_23 = bits(_T_610, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_611 = bits(_T_610, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_48 = bits(_T_611, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_48 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_612 = bits(_T_611, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_48 = bits(_T_612, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_48 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_613 = bits(_T_612, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_42 = bits(_T_613, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_614 = bits(_T_613, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_614 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_133 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:70]
        node _next_reg_T_134 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:93]
        node _next_reg_T_135 = dshl(_next_reg_T_133, _next_reg_T_134) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:78]
        node _next_reg_T_136 = bits(_next_reg_T_135, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:100]
        node next_reg_signBit_8 = bits(_next_reg_T_136, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_137 = bits(next_reg_signBit_8, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_138 = mux(_next_reg_T_137, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_139 = cat(_next_reg_T_138, _next_reg_T_136) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_139 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 400:46]
      node _T_615 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_616 = eq(UInt<15>("h503b"), _T_615) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_616 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_15 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_15 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_617 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_24 = bits(_T_617, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_618 = bits(_T_617, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_49 = bits(_T_618, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_49 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_619 = bits(_T_618, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_49 = bits(_T_619, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_49 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_620 = bits(_T_619, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_43 = bits(_T_620, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_43 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_621 = bits(_T_620, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_621 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_140 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:70]
        node _next_reg_T_141 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:93]
        node _next_reg_T_142 = dshr(_next_reg_T_140, _next_reg_T_141) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:78]
        node _next_reg_T_143 = bits(_next_reg_T_142, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:100]
        node next_reg_signBit_9 = bits(_next_reg_T_143, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_144 = bits(next_reg_signBit_9, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_145 = mux(_next_reg_T_144, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_146 = cat(_next_reg_T_145, _next_reg_T_143) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_146 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 401:46]
      node _T_622 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_623 = eq(UInt<31>("h4000003b"), _T_622) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_623 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_16 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_16 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_624 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_25 = bits(_T_624, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_625 = bits(_T_624, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_50 = bits(_T_625, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_50 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_626 = bits(_T_625, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_50 = bits(_T_626, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_50 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_627 = bits(_T_626, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_44 = bits(_T_627, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_44 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_628 = bits(_T_627, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_628 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_147 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:70]
        node _next_reg_T_148 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:92]
        node _next_reg_T_149 = sub(_next_reg_T_147, _next_reg_T_148) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:78]
        node _next_reg_T_150 = tail(_next_reg_T_149, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:78]
        node _next_reg_T_151 = bits(_next_reg_T_150, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:100]
        node next_reg_signBit_10 = bits(_next_reg_T_151, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_152 = bits(next_reg_signBit_10, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_153 = mux(_next_reg_T_152, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_154 = cat(_next_reg_T_153, _next_reg_T_151) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_154 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 403:46]
      node _T_629 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_630 = eq(UInt<31>("h4000503b"), _T_629) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_630 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_17 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_17 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_631 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_26 = bits(_T_631, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_632 = bits(_T_631, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_51 = bits(_T_632, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_51 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_633 = bits(_T_632, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_51 = bits(_T_633, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_51 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_634 = bits(_T_633, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_45 = bits(_T_634, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_45 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_635 = bits(_T_634, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_635 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_155 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:70]
        node _next_reg_T_156 = asSInt(_next_reg_T_155) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:78]
        node _next_reg_T_157 = bits(now.reg[rs2], 4, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:100]
        node _next_reg_T_158 = dshr(_next_reg_T_156, _next_reg_T_157) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:85]
        node _next_reg_T_159 = asUInt(_next_reg_T_158) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:108]
        node next_reg_signBit_11 = bits(_next_reg_T_159, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_160 = bits(next_reg_signBit_11, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_161 = mux(_next_reg_T_160, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_162 = cat(_next_reg_T_161, _next_reg_T_159) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_162 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 404:46]
      node _T_636 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_637 = eq(UInt<15>("h6003"), _T_636) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_637 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 409:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_25 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_638 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_52 = bits(_T_638, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_52 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_639 = bits(_T_638, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_52 = bits(_T_639, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_52 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_640 = bits(_T_639, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_46 = bits(_T_640, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_46 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_641 = bits(_T_640, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_641 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_37 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_123 = bits(imm_signBit_37, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_124 = mux(_imm_T_123, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_125 = cat(_imm_T_124, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_125 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_642 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 411:47]
        node _T_643 = tail(_T_642, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 411:47]
        node _T_644 = bits(_T_643, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_645 = eq(_T_644, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_646 = bits(_T_643, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_647 = eq(_T_646, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_648 = bits(_T_643, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_649 = eq(_T_648, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_650 = eq(UInt<1>("h1"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_651 = mux(_T_650, _T_645, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_652 = eq(UInt<2>("h2"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_653 = mux(_T_652, _T_647, _T_651) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_654 = eq(UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_655 = mux(_T_654, _T_649, _T_653) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_655 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 411:55]
          node _next_reg_T_163 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 412:54]
          node _next_reg_T_164 = tail(_next_reg_T_163, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 412:54]
          node _next_reg_rOff_T_5 = bits(_next_reg_T_164, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
          node next_reg_rOff_5 = shl(_next_reg_rOff_T_5, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
          node _next_reg_rMask_T_35 = eq(UInt<4>("h8"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_36 = mux(_next_reg_rMask_T_35, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_37 = eq(UInt<5>("h10"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_38 = mux(_next_reg_rMask_T_37, UInt<64>("hffff"), _next_reg_rMask_T_36) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_39 = eq(UInt<6>("h20"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_40 = mux(_next_reg_rMask_T_39, UInt<64>("hffffffff"), _next_reg_rMask_T_38) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_41 = eq(UInt<7>("h40"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_5 = mux(_next_reg_rMask_T_41, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_40) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
          mem.read.addr <= _next_reg_T_164 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
          mem.read.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
          node _next_reg_T_165 = dshr(mem.read.data, next_reg_rOff_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
          node _next_reg_T_166 = and(_next_reg_T_165, next_reg_rMask_5) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
          node _next_reg_T_167 = bits(_next_reg_T_166, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 412:66]
          node _next_reg_T_168 = cat(UInt<32>("h0"), _next_reg_T_167) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
          next.reg[rd] <= _next_reg_T_168 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 412:22]
        else :
          node _mem_read_addr_T_8 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 414:39]
          node _mem_read_addr_T_9 = tail(_mem_read_addr_T_8, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 414:39]
          mem.read.addr <= _mem_read_addr_T_9 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 414:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_656 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_657 = eq(UInt<14>("h3003"), _T_656) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_657 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 418:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_26 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_658 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_53 = bits(_T_658, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_53 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_659 = bits(_T_658, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_53 = bits(_T_659, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_53 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_660 = bits(_T_659, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_47 = bits(_T_660, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_47 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_661 = bits(_T_660, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_661 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_38 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_126 = bits(imm_signBit_38, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_127 = mux(_imm_T_126, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_128 = cat(_imm_T_127, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_128 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_662 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 420:47]
        node _T_663 = tail(_T_662, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 420:47]
        node _T_664 = bits(_T_663, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_665 = eq(_T_664, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_666 = bits(_T_663, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_667 = eq(_T_666, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_668 = bits(_T_663, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_669 = eq(_T_668, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_670 = eq(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_671 = mux(_T_670, _T_665, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_672 = eq(UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_673 = mux(_T_672, _T_667, _T_671) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_674 = eq(UInt<2>("h3"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_675 = mux(_T_674, _T_669, _T_673) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_675 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 420:55]
          node _next_reg_T_169 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 421:54]
          node _next_reg_T_170 = tail(_next_reg_T_169, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 421:54]
          node _next_reg_rOff_T_6 = bits(_next_reg_T_170, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
          node next_reg_rOff_6 = shl(_next_reg_rOff_T_6, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
          node _next_reg_rMask_T_42 = eq(UInt<4>("h8"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_43 = mux(_next_reg_rMask_T_42, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_44 = eq(UInt<5>("h10"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_45 = mux(_next_reg_rMask_T_44, UInt<64>("hffff"), _next_reg_rMask_T_43) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_46 = eq(UInt<6>("h20"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_47 = mux(_next_reg_rMask_T_46, UInt<64>("hffffffff"), _next_reg_rMask_T_45) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node _next_reg_rMask_T_48 = eq(UInt<7>("h40"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          node next_reg_rMask_6 = mux(_next_reg_rMask_T_48, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_47) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
          mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
          mem.read.addr <= _next_reg_T_170 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
          mem.read.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
          node _next_reg_T_171 = dshr(mem.read.data, next_reg_rOff_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
          node _next_reg_T_172 = and(_next_reg_T_171, next_reg_rMask_6) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
          node _next_reg_T_173 = bits(_next_reg_T_172, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 421:66]
          node next_reg_signBit_12 = bits(_next_reg_T_173, 63, 63) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
          node _next_reg_T_174 = bits(_next_reg_T_173, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 11:8]
          next.reg[rd] <= _next_reg_T_174 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 421:22]
        else :
          node _mem_read_addr_T_10 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 423:39]
          node _mem_read_addr_T_11 = tail(_mem_read_addr_T_10, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 423:39]
          mem.read.addr <= _mem_read_addr_T_11 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 423:23]
          exceptionVec[4] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_676 = and(inst, UInt<15>("h707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_677 = eq(UInt<14>("h3023"), _T_676) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_677 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 428:20]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_5_T_3 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_5 <= _imm_11_5_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_678 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_27 = bits(_T_678, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_679 = bits(_T_678, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_54 = bits(_T_679, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_54 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_680 = bits(_T_679, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_54 = bits(_T_680, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_54 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_681 = bits(_T_680, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _imm_4_0_T_3 = bits(_T_681, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_4_0 <= _imm_4_0_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_682 = bits(_T_681, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_682 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_129 = cat(imm_11_5, imm_4_0) @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:141]
        node imm_signBit_39 = bits(_imm_T_129, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_130 = bits(imm_signBit_39, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_131 = mux(_imm_T_130, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_132 = cat(_imm_T_131, _imm_T_129) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_132 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 49:127]
        node _T_683 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 430:47]
        node _T_684 = tail(_T_683, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 430:47]
        node _T_685 = bits(_T_684, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:25]
        node _T_686 = eq(_T_685, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 126:29]
        node _T_687 = bits(_T_684, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:25]
        node _T_688 = eq(_T_687, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 127:32]
        node _T_689 = bits(_T_684, 2, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:25]
        node _T_690 = eq(_T_689, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 128:32]
        node _T_691 = eq(UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_692 = mux(_T_691, _T_686, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_693 = eq(UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_694 = mux(_T_693, _T_688, _T_692) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_695 = eq(UInt<2>("h3"), UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        node _T_696 = mux(_T_695, _T_690, _T_694) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 123:29]
        when _T_696 : @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 430:55]
          node _T_697 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 431:31]
          node _T_698 = tail(_T_697, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 431:31]
          node _T_699 = bits(now.reg[rs2], 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 431:56]
          mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 82:26]
          mem.write.addr <= _T_698 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 83:26]
          mem.write.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 84:26]
          mem.write.data <= _T_699 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 85:26]
        else :
          node _mem_write_addr_T_4 = add(now.reg[rs1], imm) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 433:40]
          node _mem_write_addr_T_5 = tail(_mem_write_addr_T_4, 1) @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 433:40]
          mem.write.addr <= _mem_write_addr_T_5 @[src/main/scala/rvspeccore/core/spec/instset/IBase.scala 433:24]
          exceptionVec[6] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_700 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_701 = eq(UInt<15>("h4002"), _T_700) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_702 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_703 = neq(_T_702, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_704 = and(_T_701, _T_703) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_704 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 138:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_705 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_55 = bits(_T_705, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_55 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_706 = bits(_T_705, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T = bits(_T_706, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_707 = bits(_T_706, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_55 = bits(_T_707, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_55 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_708 = bits(_T_707, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T = bits(_T_708, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_709 = bits(_T_708, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_709 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_133 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_134 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_135 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_136 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_137 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_138 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_hi = cat(_imm_T_136, _imm_T_137) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_7 = cat(imm_lo_hi, _imm_T_138) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_7 = cat(_imm_T_133, _imm_T_134) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_7 = cat(imm_hi_hi_7, _imm_T_135) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_139 = cat(imm_hi_7, imm_lo_7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_140 = cat(_imm_T_139, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_141 = cat(UInt<56>("h0"), _imm_T_140) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_141 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 140:20]
        node _next_reg_T_175 = add(now.reg[UInt<2>("h2")], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 141:52]
        node _next_reg_T_176 = tail(_next_reg_T_175, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 141:52]
        node _next_reg_rOff_T_7 = bits(_next_reg_T_176, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
        node next_reg_rOff_7 = shl(_next_reg_rOff_T_7, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
        node _next_reg_rMask_T_49 = eq(UInt<4>("h8"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_50 = mux(_next_reg_rMask_T_49, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_51 = eq(UInt<5>("h10"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_52 = mux(_next_reg_rMask_T_51, UInt<64>("hffff"), _next_reg_rMask_T_50) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_53 = eq(UInt<6>("h20"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_54 = mux(_next_reg_rMask_T_53, UInt<64>("hffffffff"), _next_reg_rMask_T_52) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_55 = eq(UInt<7>("h40"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_7 = mux(_next_reg_rMask_T_55, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_54) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
        mem.read.addr <= _next_reg_T_176 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
        mem.read.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
        node _next_reg_T_177 = dshr(mem.read.data, next_reg_rOff_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
        node _next_reg_T_178 = and(_next_reg_T_177, next_reg_rMask_7) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
        node _next_reg_T_179 = bits(_next_reg_T_178, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 141:64]
        node next_reg_signBit_13 = bits(_next_reg_T_179, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_180 = bits(next_reg_signBit_13, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_181 = mux(_next_reg_T_180, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_182 = cat(_next_reg_T_181, _next_reg_T_179) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_182 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 141:20]
      node _T_710 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_711 = eq(UInt<16>("hc002"), _T_710) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_711 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 143:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_712 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 114:97]
        node _funct3_T_56 = bits(_T_712, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_56 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_713 = bits(_T_712, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph6_T = bits(_T_713, 12, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph6 <= _ph6_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_714 = bits(_T_713, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_28 = bits(_T_714, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_715 = bits(_T_714, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_715 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_142 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_143 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_144 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_145 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_146 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_147 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_hi_1 = cat(_imm_T_145, _imm_T_146) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_8 = cat(imm_lo_hi_1, _imm_T_147) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_8 = cat(_imm_T_142, _imm_T_143) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_8 = cat(imm_hi_hi_8, _imm_T_144) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_148 = cat(imm_hi_8, imm_lo_8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_149 = cat(_imm_T_148, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_150 = cat(UInt<56>("h0"), _imm_T_149) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_150 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 145:11]
        node _T_716 = add(now.reg[UInt<2>("h2")], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 146:29]
        node _T_717 = tail(_T_716, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 146:29]
        node _T_718 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 146:54]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 82:26]
        mem.write.addr <= _T_717 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 83:26]
        mem.write.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 84:26]
        mem.write.data <= _T_718 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 85:26]
      node _T_719 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_720 = eq(UInt<15>("h4000"), _T_719) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_720 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 149:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_721 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 116:97]
        node _funct3_T_57 = bits(_T_721, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_57 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_722 = bits(_T_721, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T = bits(_T_722, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_723 = bits(_T_722, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T = bits(_T_723, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_724 = bits(_T_723, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph2_T = bits(_T_724, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph2 <= _ph2_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_725 = bits(_T_724, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rdP_T = bits(_T_725, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rdP <= _rdP_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_726 = bits(_T_725, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_726 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_151 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_152 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_153 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_154 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_155 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_9 = cat(_imm_T_154, _imm_T_155) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_9 = cat(_imm_T_151, _imm_T_152) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_9 = cat(imm_hi_hi_9, _imm_T_153) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_156 = cat(imm_hi_9, imm_lo_9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_157 = cat(_imm_T_156, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_158 = cat(UInt<57>("h0"), _imm_T_157) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_158 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 151:28]
        node _T_727 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_183 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_184 = add(now.reg[_next_reg_T_183], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 152:68]
        node _next_reg_T_185 = tail(_next_reg_T_184, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 152:68]
        node _next_reg_rOff_T_8 = bits(_next_reg_T_185, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
        node next_reg_rOff_8 = shl(_next_reg_rOff_T_8, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
        node _next_reg_rMask_T_56 = eq(UInt<4>("h8"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_57 = mux(_next_reg_rMask_T_56, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_58 = eq(UInt<5>("h10"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_59 = mux(_next_reg_rMask_T_58, UInt<64>("hffff"), _next_reg_rMask_T_57) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_60 = eq(UInt<6>("h20"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_61 = mux(_next_reg_rMask_T_60, UInt<64>("hffffffff"), _next_reg_rMask_T_59) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_62 = eq(UInt<7>("h40"), UInt<6>("h20")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_8 = mux(_next_reg_rMask_T_62, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_61) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
        mem.read.addr <= _next_reg_T_185 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
        mem.read.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
        node _next_reg_T_186 = dshr(mem.read.data, next_reg_rOff_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
        node _next_reg_T_187 = and(_next_reg_T_186, next_reg_rMask_8) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
        node _next_reg_T_188 = bits(_next_reg_T_187, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 152:80]
        node next_reg_signBit_14 = bits(_next_reg_T_188, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_189 = bits(next_reg_signBit_14, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_190 = mux(_next_reg_T_189, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_191 = cat(_next_reg_T_190, _next_reg_T_188) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[_T_727] <= _next_reg_T_191 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 152:28]
      node _T_728 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_729 = eq(UInt<16>("hc000"), _T_728) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_729 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 154:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_730 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 117:97]
        node _funct3_T_58 = bits(_T_730, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_58 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_731 = bits(_T_730, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_1 = bits(_T_731, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_732 = bits(_T_731, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_1 = bits(_T_732, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_733 = bits(_T_732, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph2_T_1 = bits(_T_733, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph2 <= _ph2_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_734 = bits(_T_733, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T = bits(_T_734, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_735 = bits(_T_734, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_735 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_159 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_160 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_161 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_162 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_163 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_10 = cat(_imm_T_162, _imm_T_163) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_10 = cat(_imm_T_159, _imm_T_160) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_10 = cat(imm_hi_hi_10, _imm_T_161) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_164 = cat(imm_hi_10, imm_lo_10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_165 = cat(_imm_T_164, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_166 = cat(UInt<57>("h0"), _imm_T_165) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_166 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 156:11]
        node _T_736 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _T_737 = add(now.reg[_T_736], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 157:37]
        node _T_738 = tail(_T_737, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 157:37]
        node _T_739 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 82:26]
        mem.write.addr <= _T_738 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 83:26]
        mem.write.memWidth <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 84:26]
        mem.write.data <= now.reg[_T_739] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 85:26]
      node _T_740 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_741 = eq(UInt<16>("ha001"), _T_740) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_741 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 160:21]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_742 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 120:97]
        node _funct3_T_59 = bits(_T_742, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_59 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_743 = bits(_T_742, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph11_T = bits(_T_743, 12, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph11 <= _ph11_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_744 = bits(_T_743, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_744 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_167 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_168 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_169 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_170 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_171 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_172 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_173 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_174 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_175 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_176 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_177 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_lo = cat(_imm_T_176, _imm_T_177) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_hi = cat(_imm_T_173, _imm_T_174) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_2 = cat(imm_lo_hi_hi, _imm_T_175) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_11 = cat(imm_lo_hi_2, imm_lo_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_hi = cat(_imm_T_170, _imm_T_171) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo = cat(imm_hi_lo_hi, _imm_T_172) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_hi = cat(_imm_T_167, _imm_T_168) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_11 = cat(imm_hi_hi_hi, _imm_T_169) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_11 = cat(imm_hi_hi_11, imm_hi_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_178 = cat(imm_hi_11, imm_lo_11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_179 = cat(_imm_T_178, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node imm_signBit_40 = bits(_imm_T_179, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_180 = bits(imm_signBit_40, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_181 = mux(_imm_T_180, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_182 = cat(_imm_T_181, _imm_T_179) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_182 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 162:25]
        global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 163:25]
        node _next_pc_T_18 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 164:35]
        node _next_pc_T_19 = tail(_next_pc_T_18, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 164:35]
        next.pc <= _next_pc_T_19 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 164:25]
      node _T_745 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_746 = eq(UInt<14>("h2001"), _T_745) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_747 = and(_T_746, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_747 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 166:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_748 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 120:97]
        node _funct3_T_60 = bits(_T_748, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_60 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_749 = bits(_T_748, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph11_T_1 = bits(_T_749, 12, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph11 <= _ph11_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_750 = bits(_T_749, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_750 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_183 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_184 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_185 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_186 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_187 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_188 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_189 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_190 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_191 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_192 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_193 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_lo_1 = cat(_imm_T_192, _imm_T_193) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_hi_1 = cat(_imm_T_189, _imm_T_190) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_3 = cat(imm_lo_hi_hi_1, _imm_T_191) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_12 = cat(imm_lo_hi_3, imm_lo_lo_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_hi_1 = cat(_imm_T_186, _imm_T_187) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_1 = cat(imm_hi_lo_hi_1, _imm_T_188) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_hi_1 = cat(_imm_T_183, _imm_T_184) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_12 = cat(imm_hi_hi_hi_1, _imm_T_185) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_12 = cat(imm_hi_hi_12, imm_hi_lo_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_194 = cat(imm_hi_12, imm_lo_12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_195 = cat(_imm_T_194, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node imm_signBit_41 = bits(_imm_T_195, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_196 = bits(imm_signBit_41, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_197 = mux(_imm_T_196, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_198 = cat(_imm_T_197, _imm_T_195) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_198 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 168:25]
        global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 169:25]
        node _next_pc_T_20 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 170:35]
        node _next_pc_T_21 = tail(_next_pc_T_20, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 170:35]
        next.pc <= _next_pc_T_21 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 170:25]
        node _next_reg_1_T = add(now.pc, UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 171:35]
        node _next_reg_1_T_1 = tail(_next_reg_1_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 171:35]
        next.reg[UInt<1>("h1")] <= _next_reg_1_T_1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 171:25]
      node _T_751 = and(inst, UInt<16>("hf07f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_752 = eq(UInt<16>("h8002"), _T_751) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_753 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_754 = neq(_T_753, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_755 = and(_T_752, _T_754) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_755 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 173:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_756 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:97]
        node _funct4_T = bits(_T_756, 15, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct4 <= _funct4_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_757 = bits(_T_756, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_56 = bits(_T_757, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_56 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_758 = bits(_T_757, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_29 = bits(_T_758, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_759 = bits(_T_758, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_759 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:110]
        global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 175:25]
        node _next_pc_T_22 = bits(now.reg[rs1], 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 177:34]
        node _next_pc_T_23 = cat(_next_pc_T_22, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 177:21]
        next.pc <= _next_pc_T_23 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 177:15]
      node _T_760 = and(inst, UInt<16>("hf07f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_761 = eq(UInt<16>("h9002"), _T_760) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_762 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_763 = neq(_T_762, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_764 = and(_T_761, _T_763) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_764 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 179:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_765 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:97]
        node _funct4_T_1 = bits(_T_765, 15, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct4 <= _funct4_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_766 = bits(_T_765, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_57 = bits(_T_766, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_57 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_767 = bits(_T_766, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_30 = bits(_T_767, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_768 = bits(_T_767, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_768 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:110]
        global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 181:25]
        node _next_pc_T_24 = bits(now.reg[rs1], 63, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 183:40]
        node _next_pc_T_25 = cat(_next_pc_T_24, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 183:27]
        next.pc <= _next_pc_T_25 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 183:21]
        node _next_reg_1_T_2 = add(now.pc, UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 184:31]
        node _next_reg_1_T_3 = tail(_next_reg_1_T_2, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 184:31]
        next.reg[UInt<1>("h1")] <= _next_reg_1_T_3 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 184:21]
      node _T_769 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_770 = eq(UInt<16>("hc001"), _T_769) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_770 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 186:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_771 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_61 = bits(_T_771, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_61 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_772 = bits(_T_771, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_2 = bits(_T_772, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_773 = bits(_T_772, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_2 = bits(_T_773, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_774 = bits(_T_773, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_1 = bits(_T_774, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_775 = bits(_T_774, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_775 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_199 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_200 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_201 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_202 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_203 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_204 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_205 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_206 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_lo_2 = cat(_imm_T_205, _imm_T_206) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_4 = cat(_imm_T_203, _imm_T_204) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_13 = cat(imm_lo_hi_4, imm_lo_lo_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_2 = cat(_imm_T_201, _imm_T_202) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_13 = cat(_imm_T_199, _imm_T_200) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_13 = cat(imm_hi_hi_13, imm_hi_lo_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_207 = cat(imm_hi_13, imm_lo_13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_208 = cat(_imm_T_207, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node imm_signBit_42 = bits(_imm_T_208, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_209 = bits(imm_signBit_42, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_210 = mux(_imm_T_209, UInt<55>("h7fffffffffffff"), UInt<55>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_211 = cat(_imm_T_210, _imm_T_208) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_211 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 188:11]
        node _T_776 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _T_777 = eq(now.reg[_T_776], UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 189:33]
        when _T_777 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 189:42]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 190:27]
          node _next_pc_T_26 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 191:37]
          node _next_pc_T_27 = tail(_next_pc_T_26, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 191:37]
          next.pc <= _next_pc_T_27 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 191:27]
      node _T_778 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_779 = eq(UInt<16>("he001"), _T_778) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_779 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 194:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_780 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_62 = bits(_T_780, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_62 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_781 = bits(_T_780, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_3 = bits(_T_781, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_782 = bits(_T_781, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_3 = bits(_T_782, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_783 = bits(_T_782, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_2 = bits(_T_783, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_784 = bits(_T_783, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_784 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_212 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_213 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_214 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_215 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_216 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_217 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_218 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_219 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_lo_3 = cat(_imm_T_218, _imm_T_219) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_hi_5 = cat(_imm_T_216, _imm_T_217) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_14 = cat(imm_lo_hi_5, imm_lo_lo_3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_lo_3 = cat(_imm_T_214, _imm_T_215) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_14 = cat(_imm_T_212, _imm_T_213) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_14 = cat(imm_hi_hi_14, imm_hi_lo_3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_220 = cat(imm_hi_14, imm_lo_14) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_221 = cat(_imm_T_220, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node imm_signBit_43 = bits(_imm_T_221, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_222 = bits(imm_signBit_43, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_223 = mux(_imm_T_222, UInt<55>("h7fffffffffffff"), UInt<55>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_224 = cat(_imm_T_223, _imm_T_221) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_224 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 196:11]
        node _T_785 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _T_786 = neq(now.reg[_T_785], UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 197:33]
        when _T_786 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 197:42]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 198:27]
          node _next_pc_T_28 = add(now.pc, imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 199:37]
          node _next_pc_T_29 = tail(_next_pc_T_28, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 199:37]
          next.pc <= _next_pc_T_29 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 199:27]
      node _T_787 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_788 = eq(UInt<15>("h4001"), _T_787) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_789 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_790 = neq(_T_789, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_791 = and(_T_788, _T_790) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_791 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 204:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_792 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_63 = bits(_T_792, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_63 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_793 = bits(_T_792, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_1 = bits(_T_793, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_794 = bits(_T_793, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_58 = bits(_T_794, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_58 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_795 = bits(_T_794, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_3 = bits(_T_795, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_796 = bits(_T_795, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_796 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_225 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_226 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_227 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_228 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_229 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_230 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_6 = cat(_imm_T_228, _imm_T_229) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_15 = cat(imm_lo_hi_6, _imm_T_230) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_15 = cat(_imm_T_225, _imm_T_226) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_15 = cat(imm_hi_hi_15, _imm_T_227) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_231 = cat(imm_hi_15, imm_lo_15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_signBit_44 = bits(_imm_T_231, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_232 = bits(imm_signBit_44, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_233 = mux(_imm_T_232, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_234 = cat(_imm_T_233, _imm_T_231) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_234 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 206:20]
        next.reg[rd] <= imm @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 207:20]
      node _T_797 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_798 = eq(UInt<15>("h6001"), _T_797) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_799 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_800 = neq(_T_799, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_801 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 44:114]
      node _T_802 = neq(_T_801, UInt<2>("h2")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 44:122]
      node _T_803 = and(_T_800, _T_802) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 44:107]
      node _T_804 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:59]
      node _T_805 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:69]
      node _T_806 = cat(_T_804, _T_805) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:54]
      node _T_807 = neq(_T_806, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:77]
      node _T_808 = and(_T_803, _T_807) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 44:130]
      node _T_809 = and(_T_798, _T_808) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_809 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 209:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_810 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_64 = bits(_T_810, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_64 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_811 = bits(_T_810, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_2 = bits(_T_811, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_812 = bits(_T_811, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_59 = bits(_T_812, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_59 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_813 = bits(_T_812, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_4 = bits(_T_813, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_814 = bits(_T_813, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_814 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _nzimm_C_LUI_T = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_1 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_2 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_3 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_4 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_LUI_T_5 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node nzimm_C_LUI_lo_hi = cat(_nzimm_C_LUI_T_3, _nzimm_C_LUI_T_4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_LUI_lo = cat(nzimm_C_LUI_lo_hi, _nzimm_C_LUI_T_5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_LUI_hi_hi = cat(_nzimm_C_LUI_T, _nzimm_C_LUI_T_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_LUI_hi = cat(nzimm_C_LUI_hi_hi, _nzimm_C_LUI_T_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_LUI_T_6 = cat(nzimm_C_LUI_hi, nzimm_C_LUI_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_LUI_T_7 = cat(_nzimm_C_LUI_T_6, UInt<12>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node nzimm_C_LUI_signBit = bits(_nzimm_C_LUI_T_7, 17, 17) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _nzimm_C_LUI_T_8 = bits(nzimm_C_LUI_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _nzimm_C_LUI_T_9 = mux(_nzimm_C_LUI_T_8, UInt<46>("h3fffffffffff"), UInt<46>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node nzimm_C_LUI = cat(_nzimm_C_LUI_T_9, _nzimm_C_LUI_T_7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= nzimm_C_LUI @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 212:20]
      node _T_815 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_816 = eq(UInt<1>("h1"), _T_815) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_817 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_818 = neq(_T_817, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_819 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:59]
      node _T_820 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:69]
      node _T_821 = cat(_T_819, _T_820) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:54]
      node _T_822 = neq(_T_821, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:77]
      node _T_823 = and(_T_818, _T_822) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 39:107]
      node _T_824 = and(_T_816, _T_823) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_824 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 215:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_825 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_65 = bits(_T_825, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_65 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_826 = bits(_T_825, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_3 = bits(_T_826, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_827 = bits(_T_826, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_60 = bits(_T_827, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_60 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_828 = bits(_T_827, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_5 = bits(_T_828, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_829 = bits(_T_828, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_829 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _nzimm_C_ADDI_T = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_1 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_2 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_3 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_4 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _nzimm_C_ADDI_T_5 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node nzimm_C_ADDI_lo_hi = cat(_nzimm_C_ADDI_T_3, _nzimm_C_ADDI_T_4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node nzimm_C_ADDI_lo = cat(nzimm_C_ADDI_lo_hi, _nzimm_C_ADDI_T_5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node nzimm_C_ADDI_hi_hi = cat(_nzimm_C_ADDI_T, _nzimm_C_ADDI_T_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node nzimm_C_ADDI_hi = cat(nzimm_C_ADDI_hi_hi, _nzimm_C_ADDI_T_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _nzimm_C_ADDI_T_6 = cat(nzimm_C_ADDI_hi, nzimm_C_ADDI_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node nzimm_C_ADDI_signBit = bits(_nzimm_C_ADDI_T_6, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _nzimm_C_ADDI_T_7 = bits(nzimm_C_ADDI_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _nzimm_C_ADDI_T_8 = mux(_nzimm_C_ADDI_T_7, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node nzimm_C_ADDI = cat(_nzimm_C_ADDI_T_8, _nzimm_C_ADDI_T_6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        node _next_reg_T_192 = add(now.reg[rd], nzimm_C_ADDI) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 218:35]
        node _next_reg_T_193 = tail(_next_reg_T_192, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 218:35]
        next.reg[rd] <= _next_reg_T_193 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 218:20]
      node _T_830 = and(inst, UInt<16>("hef83")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_831 = eq(UInt<15>("h6101"), _T_830) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_832 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:59]
      node _T_833 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:69]
      node _T_834 = cat(_T_832, _T_833) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:54]
      node _T_835 = neq(_T_834, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 12:77]
      node _T_836 = and(_T_831, _T_835) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_836 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 220:28]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_837 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_66 = bits(_T_837, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_66 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_838 = bits(_T_837, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_4 = bits(_T_838, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_839 = bits(_T_838, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_61 = bits(_T_839, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_61 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_840 = bits(_T_839, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_6 = bits(_T_840, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_841 = bits(_T_840, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_841 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _nzimm_C_ADDI16SP_T = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_1 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_2 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_3 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_4 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI16SP_T_5 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node nzimm_C_ADDI16SP_lo_hi = cat(_nzimm_C_ADDI16SP_T_3, _nzimm_C_ADDI16SP_T_4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI16SP_lo = cat(nzimm_C_ADDI16SP_lo_hi, _nzimm_C_ADDI16SP_T_5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI16SP_hi_hi = cat(_nzimm_C_ADDI16SP_T, _nzimm_C_ADDI16SP_T_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI16SP_hi = cat(nzimm_C_ADDI16SP_hi_hi, _nzimm_C_ADDI16SP_T_2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_ADDI16SP_T_6 = cat(nzimm_C_ADDI16SP_hi, nzimm_C_ADDI16SP_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_ADDI16SP_T_7 = cat(_nzimm_C_ADDI16SP_T_6, UInt<4>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node nzimm_C_ADDI16SP_signBit = bits(_nzimm_C_ADDI16SP_T_7, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _nzimm_C_ADDI16SP_T_8 = bits(nzimm_C_ADDI16SP_signBit, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _nzimm_C_ADDI16SP_T_9 = mux(_nzimm_C_ADDI16SP_T_8, UInt<54>("h3fffffffffffff"), UInt<54>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node nzimm_C_ADDI16SP = cat(_nzimm_C_ADDI16SP_T_9, _nzimm_C_ADDI16SP_T_7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        node _next_reg_2_T = add(now.reg[UInt<2>("h2")], nzimm_C_ADDI16SP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 223:37]
        node _next_reg_2_T_1 = tail(_next_reg_2_T, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 223:37]
        next.reg[UInt<2>("h2")] <= _next_reg_2_T_1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 223:21]
      node _T_842 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_843 = eq(UInt<1>("h0"), _T_842) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_844 = bits(inst, 12, 5) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 23:88]
      node _T_845 = neq(_T_844, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 23:96]
      node _T_846 = and(_T_843, _T_845) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_846 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 225:28]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_847 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 115:97]
        node _funct3_T_67 = bits(_T_847, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_67 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_848 = bits(_T_847, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph8_T = bits(_T_848, 12, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph8 <= _ph8_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_849 = bits(_T_848, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rdP_T_1 = bits(_T_849, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rdP <= _rdP_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_850 = bits(_T_849, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_850 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _nzimm_C_ADDI4SPN_T = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_1 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_2 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_3 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_4 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_5 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_6 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _nzimm_C_ADDI4SPN_T_7 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node nzimm_C_ADDI4SPN_lo_lo = cat(_nzimm_C_ADDI4SPN_T_6, _nzimm_C_ADDI4SPN_T_7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_lo_hi = cat(_nzimm_C_ADDI4SPN_T_4, _nzimm_C_ADDI4SPN_T_5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_lo = cat(nzimm_C_ADDI4SPN_lo_hi, nzimm_C_ADDI4SPN_lo_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_hi_lo = cat(_nzimm_C_ADDI4SPN_T_2, _nzimm_C_ADDI4SPN_T_3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_hi_hi = cat(_nzimm_C_ADDI4SPN_T, _nzimm_C_ADDI4SPN_T_1) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node nzimm_C_ADDI4SPN_hi = cat(nzimm_C_ADDI4SPN_hi_hi, nzimm_C_ADDI4SPN_hi_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_ADDI4SPN_T_8 = cat(nzimm_C_ADDI4SPN_hi, nzimm_C_ADDI4SPN_lo) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _nzimm_C_ADDI4SPN_T_9 = cat(_nzimm_C_ADDI4SPN_T_8, UInt<2>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node nzimm_C_ADDI4SPN = cat(UInt<54>("h0"), _nzimm_C_ADDI4SPN_T_9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        node _T_851 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_194 = add(now.reg[UInt<2>("h2")], nzimm_C_ADDI4SPN) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 228:44]
        node _next_reg_T_195 = tail(_next_reg_T_194, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 228:44]
        next.reg[_T_851] <= _next_reg_T_195 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 228:28]
      node _T_852 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_853 = eq(UInt<2>("h2"), _T_852) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_854 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_855 = neq(_T_854, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_856 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:19]
      node _T_857 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:29]
      node _T_858 = cat(_T_856, _T_857) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:14]
      node _T_859 = neq(_T_858, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:37]
      node _T_860 = and(UInt<1>("h1"), _T_859) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:8]
      node _T_861 = and(_T_855, _T_860) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 65:105]
      node _T_862 = and(_T_853, _T_861) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_862 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 230:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_863 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_68 = bits(_T_863, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_68 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_864 = bits(_T_863, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_5 = bits(_T_864, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_865 = bits(_T_864, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_62 = bits(_T_865, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_62 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_866 = bits(_T_865, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_7 = bits(_T_866, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_867 = bits(_T_866, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_867 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_235 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_236 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_237 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_238 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_239 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_240 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_7 = cat(_imm_T_238, _imm_T_239) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_16 = cat(imm_lo_hi_7, _imm_T_240) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_16 = cat(_imm_T_235, _imm_T_236) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_16 = cat(imm_hi_hi_16, _imm_T_237) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_241 = cat(imm_hi_16, imm_lo_16) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        imm <= _imm_T_241 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 232:20]
        node _next_reg_T_196 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 233:41]
        node _next_reg_T_197 = dshl(now.reg[rd], _next_reg_T_196) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 233:35]
        next.reg[rd] <= _next_reg_T_197 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 233:20]
      node _T_868 = and(inst, UInt<16>("hec03")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_869 = eq(UInt<16>("h8001"), _T_868) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_870 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:19]
      node _T_871 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:29]
      node _T_872 = cat(_T_870, _T_871) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:14]
      node _T_873 = neq(_T_872, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:37]
      node _T_874 = and(UInt<1>("h1"), _T_873) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:8]
      node _T_875 = and(_T_869, _T_874) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_875 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 235:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_876 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_69 = bits(_T_876, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_69 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_877 = bits(_T_876, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_4 = bits(_T_877, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_878 = bits(_T_877, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_4 = bits(_T_878, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_879 = bits(_T_878, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_8 = bits(_T_879, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_880 = bits(_T_879, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_880 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_242 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_243 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_244 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_245 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_246 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_247 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_8 = cat(_imm_T_245, _imm_T_246) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_17 = cat(imm_lo_hi_8, _imm_T_247) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_17 = cat(_imm_T_242, _imm_T_243) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_17 = cat(imm_hi_hi_17, _imm_T_244) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_248 = cat(imm_hi_17, imm_lo_17) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        imm <= _imm_T_248 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 237:28]
        node _T_881 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_198 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_199 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 238:57]
        node _next_reg_T_200 = dshr(now.reg[_next_reg_T_198], _next_reg_T_199) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 238:51]
        next.reg[_T_881] <= _next_reg_T_200 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 238:28]
      node _T_882 = and(inst, UInt<16>("hec03")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_883 = eq(UInt<16>("h8401"), _T_882) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_884 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:19]
      node _T_885 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:29]
      node _T_886 = cat(_T_884, _T_885) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:14]
      node _T_887 = neq(_T_886, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:37]
      node _T_888 = and(UInt<1>("h1"), _T_887) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 17:8]
      node _T_889 = and(_T_883, _T_888) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_889 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 240:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_890 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_70 = bits(_T_890, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_70 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_891 = bits(_T_890, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_5 = bits(_T_891, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_892 = bits(_T_891, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_5 = bits(_T_892, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_893 = bits(_T_892, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_9 = bits(_T_893, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_894 = bits(_T_893, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_894 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_249 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_250 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_251 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_252 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_253 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_254 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_9 = cat(_imm_T_252, _imm_T_253) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_18 = cat(imm_lo_hi_9, _imm_T_254) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_18 = cat(_imm_T_249, _imm_T_250) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_18 = cat(imm_hi_hi_18, _imm_T_251) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_255 = cat(imm_hi_18, imm_lo_18) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        imm <= _imm_T_255 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 242:28]
        node _T_895 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_201 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_202 = asSInt(now.reg[_next_reg_T_201]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:52]
        node _next_reg_T_203 = bits(imm, 5, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:65]
        node _next_reg_T_204 = dshr(_next_reg_T_202, _next_reg_T_203) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:59]
        node _next_reg_T_205 = asUInt(_next_reg_T_204) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:73]
        next.reg[_T_895] <= _next_reg_T_205 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 243:28]
      node _T_896 = and(inst, UInt<16>("hec03")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_897 = eq(UInt<16>("h8801"), _T_896) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_897 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 245:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_898 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:97]
        node _funct3_T_71 = bits(_T_898, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_71 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_899 = bits(_T_898, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_6 = bits(_T_899, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_900 = bits(_T_899, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_6 = bits(_T_900, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_901 = bits(_T_900, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_10 = bits(_T_901, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_902 = bits(_T_901, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_902 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 119:111]
        node _imm_T_256 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_257 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_258 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_259 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_260 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_261 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_10 = cat(_imm_T_259, _imm_T_260) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_19 = cat(imm_lo_hi_10, _imm_T_261) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_19 = cat(_imm_T_256, _imm_T_257) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_19 = cat(imm_hi_hi_19, _imm_T_258) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_262 = cat(imm_hi_19, imm_lo_19) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_signBit_45 = bits(_imm_T_262, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_263 = bits(imm_signBit_45, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_264 = mux(_imm_T_263, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_265 = cat(_imm_T_264, _imm_T_262) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_265 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 247:28]
        node _T_903 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_206 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_207 = and(now.reg[_next_reg_T_206], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 248:51]
        next.reg[_T_903] <= _next_reg_T_207 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 248:28]
      node _T_904 = and(inst, UInt<16>("hf003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_905 = eq(UInt<16>("h8002"), _T_904) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_906 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_907 = neq(_T_906, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_908 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 73:112]
      node _T_909 = neq(_T_908, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 73:119]
      node _T_910 = and(_T_907, _T_909) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 73:105]
      node _T_911 = and(_T_905, _T_910) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_911 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 251:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_912 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:97]
        node _funct4_T_2 = bits(_T_912, 15, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct4 <= _funct4_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_913 = bits(_T_912, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_63 = bits(_T_913, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_63 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_914 = bits(_T_913, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_31 = bits(_T_914, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_31 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_915 = bits(_T_914, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_915 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:110]
        node _next_reg_T_208 = add(now.reg[UInt<1>("h0")], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 251:64]
        node _next_reg_T_209 = tail(_next_reg_T_208, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 251:64]
        next.reg[rd] <= _next_reg_T_209 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 251:48]
      node _T_916 = and(inst, UInt<16>("hf003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_917 = eq(UInt<16>("h9002"), _T_916) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_918 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_919 = neq(_T_918, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_920 = bits(inst, 6, 2) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 76:112]
      node _T_921 = neq(_T_920, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 76:119]
      node _T_922 = and(_T_919, _T_921) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 76:105]
      node _T_923 = and(_T_917, _T_922) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_923 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 252:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_924 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:97]
        node _funct4_T_3 = bits(_T_924, 15, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct4 <= _funct4_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_925 = bits(_T_924, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_64 = bits(_T_925, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_64 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_926 = bits(_T_925, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_32 = bits(_T_926, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_32 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_927 = bits(_T_926, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_927 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 112:110]
        node _next_reg_T_210 = add(now.reg[rd], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 252:63]
        node _next_reg_T_211 = tail(_next_reg_T_210, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 252:63]
        next.reg[rd] <= _next_reg_T_211 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 252:48]
      node _T_928 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_929 = eq(UInt<16>("h8c61"), _T_928) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_929 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 253:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_930 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T = bits(_T_930, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_931 = bits(_T_930, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_7 = bits(_T_931, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_932 = bits(_T_931, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T = bits(_T_932, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_933 = bits(_T_932, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_1 = bits(_T_933, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_934 = bits(_T_933, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_934 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_935 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_212 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_213 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_214 = and(now.reg[_next_reg_T_212], now.reg[_next_reg_T_213]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 253:79]
        next.reg[_T_935] <= _next_reg_T_214 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 253:56]
      node _T_936 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_937 = eq(UInt<16>("h8c41"), _T_936) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_937 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 254:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_938 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_1 = bits(_T_938, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_939 = bits(_T_938, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_8 = bits(_T_939, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_940 = bits(_T_939, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_1 = bits(_T_940, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_941 = bits(_T_940, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_2 = bits(_T_941, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_942 = bits(_T_941, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_942 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_943 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_215 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_216 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_217 = or(now.reg[_next_reg_T_215], now.reg[_next_reg_T_216]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 254:79]
        next.reg[_T_943] <= _next_reg_T_217 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 254:56]
      node _T_944 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_945 = eq(UInt<16>("h8c21"), _T_944) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_945 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 255:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_946 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_2 = bits(_T_946, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_947 = bits(_T_946, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_9 = bits(_T_947, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_9 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_948 = bits(_T_947, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_2 = bits(_T_948, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_949 = bits(_T_948, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_3 = bits(_T_949, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_950 = bits(_T_949, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_950 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_951 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_218 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_219 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_220 = xor(now.reg[_next_reg_T_218], now.reg[_next_reg_T_219]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 255:79]
        next.reg[_T_951] <= _next_reg_T_220 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 255:56]
      node _T_952 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_953 = eq(UInt<16>("h8c01"), _T_952) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_953 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 256:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_954 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_3 = bits(_T_954, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_955 = bits(_T_954, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_10 = bits(_T_955, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_10 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_956 = bits(_T_955, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_3 = bits(_T_956, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_957 = bits(_T_956, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_4 = bits(_T_957, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_958 = bits(_T_957, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_958 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_959 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_221 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_222 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_223 = sub(now.reg[_next_reg_T_221], now.reg[_next_reg_T_222]) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 256:79]
        node _next_reg_T_224 = tail(_next_reg_T_223, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 256:79]
        next.reg[_T_959] <= _next_reg_T_224 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 256:56]
      node _T_960 = and(inst, UInt<16>("hef83")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_961 = eq(UInt<1>("h1"), _T_960) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_961 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 259:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_962 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_72 = bits(_T_962, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_72 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_963 = bits(_T_962, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_6 = bits(_T_963, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_964 = bits(_T_963, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_65 = bits(_T_964, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_65 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_965 = bits(_T_964, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_11 = bits(_T_965, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_966 = bits(_T_965, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_966 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
      node _T_967 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_968 = eq(UInt<15>("h6002"), _T_967) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_969 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_970 = neq(_T_969, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_971 = and(_T_968, _T_970) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_971 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 267:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_972 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_73 = bits(_T_972, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_73 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_973 = bits(_T_972, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_7 = bits(_T_973, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_974 = bits(_T_973, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_66 = bits(_T_974, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_66 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_975 = bits(_T_974, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_12 = bits(_T_975, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_976 = bits(_T_975, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_976 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_266 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_267 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_268 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_269 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_270 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_271 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_hi_11 = cat(_imm_T_269, _imm_T_270) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_20 = cat(imm_lo_hi_11, _imm_T_271) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_20 = cat(_imm_T_266, _imm_T_267) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_20 = cat(imm_hi_hi_20, _imm_T_268) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_272 = cat(imm_hi_20, imm_lo_20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_273 = cat(_imm_T_272, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_274 = cat(UInt<55>("h0"), _imm_T_273) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_274 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 269:20]
        node _next_reg_T_225 = add(now.reg[UInt<2>("h2")], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 270:52]
        node _next_reg_T_226 = tail(_next_reg_T_225, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 270:52]
        node _next_reg_rOff_T_9 = bits(_next_reg_T_226, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
        node next_reg_rOff_9 = shl(_next_reg_rOff_T_9, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
        node _next_reg_rMask_T_63 = eq(UInt<4>("h8"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_64 = mux(_next_reg_rMask_T_63, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_65 = eq(UInt<5>("h10"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_66 = mux(_next_reg_rMask_T_65, UInt<64>("hffff"), _next_reg_rMask_T_64) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_67 = eq(UInt<6>("h20"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_68 = mux(_next_reg_rMask_T_67, UInt<64>("hffffffff"), _next_reg_rMask_T_66) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_69 = eq(UInt<7>("h40"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_9 = mux(_next_reg_rMask_T_69, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_68) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
        mem.read.addr <= _next_reg_T_226 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
        mem.read.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
        node _next_reg_T_227 = dshr(mem.read.data, next_reg_rOff_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
        node _next_reg_T_228 = and(_next_reg_T_227, next_reg_rMask_9) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
        node _next_reg_T_229 = bits(_next_reg_T_228, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 270:64]
        node next_reg_signBit_15 = bits(_next_reg_T_229, 63, 63) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_230 = bits(_next_reg_T_229, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 11:8]
        next.reg[rd] <= _next_reg_T_230 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 270:20]
      node _T_977 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_978 = eq(UInt<16>("he002"), _T_977) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_978 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 272:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_979 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 114:97]
        node _funct3_T_74 = bits(_T_979, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_74 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_980 = bits(_T_979, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph6_T_1 = bits(_T_980, 12, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph6 <= _ph6_T_1 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_981 = bits(_T_980, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_33 = bits(_T_981, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_33 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_982 = bits(_T_981, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_982 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_275 = bits(inst, 9, 9) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_276 = bits(inst, 8, 8) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_277 = bits(inst, 7, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_278 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_279 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_280 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_hi_12 = cat(_imm_T_278, _imm_T_279) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_lo_21 = cat(imm_lo_hi_12, _imm_T_280) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_21 = cat(_imm_T_275, _imm_T_276) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_21 = cat(imm_hi_hi_21, _imm_T_277) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_281 = cat(imm_hi_21, imm_lo_21) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_282 = cat(_imm_T_281, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_283 = cat(UInt<55>("h0"), _imm_T_282) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_283 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 274:11]
        node _T_983 = add(now.reg[UInt<2>("h2")], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 275:29]
        node _T_984 = tail(_T_983, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 275:29]
        node _T_985 = bits(now.reg[rs2], 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 275:54]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 82:26]
        mem.write.addr <= _T_984 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 83:26]
        mem.write.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 84:26]
        mem.write.data <= _T_985 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 85:26]
      node _T_986 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_987 = eq(UInt<15>("h6000"), _T_986) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_987 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 278:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_988 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 116:97]
        node _funct3_T_75 = bits(_T_988, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_75 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_989 = bits(_T_988, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_7 = bits(_T_989, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_990 = bits(_T_989, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_11 = bits(_T_990, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_11 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_991 = bits(_T_990, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph2_T_2 = bits(_T_991, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph2 <= _ph2_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_992 = bits(_T_991, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rdP_T_2 = bits(_T_992, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rdP <= _rdP_T_2 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_993 = bits(_T_992, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_993 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_284 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_285 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_286 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_287 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_288 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_22 = cat(_imm_T_287, _imm_T_288) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_22 = cat(_imm_T_284, _imm_T_285) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_22 = cat(imm_hi_hi_22, _imm_T_286) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_289 = cat(imm_hi_22, imm_lo_22) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_290 = cat(_imm_T_289, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_291 = cat(UInt<56>("h0"), _imm_T_290) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_291 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 280:28]
        node _T_994 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_231 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_232 = add(now.reg[_next_reg_T_231], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 281:68]
        node _next_reg_T_233 = tail(_next_reg_T_232, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 281:68]
        node _next_reg_rOff_T_10 = bits(_next_reg_T_233, 2, 0) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:28]
        node next_reg_rOff_10 = shl(_next_reg_rOff_T_10, 3) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 50:48]
        node _next_reg_rMask_T_70 = eq(UInt<4>("h8"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_71 = mux(_next_reg_rMask_T_70, UInt<64>("hff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_72 = eq(UInt<5>("h10"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_73 = mux(_next_reg_rMask_T_72, UInt<64>("hffff"), _next_reg_rMask_T_71) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_74 = eq(UInt<6>("h20"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_75 = mux(_next_reg_rMask_T_74, UInt<64>("hffffffff"), _next_reg_rMask_T_73) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node _next_reg_rMask_T_76 = eq(UInt<7>("h40"), UInt<7>("h40")) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        node next_reg_rMask_10 = mux(_next_reg_rMask_T_76, UInt<64>("hffffffffffffffff"), _next_reg_rMask_T_75) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 38:32]
        mem.read.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 52:25]
        mem.read.addr <= _next_reg_T_233 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 53:25]
        mem.read.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 54:25]
        node _next_reg_T_234 = dshr(mem.read.data, next_reg_rOff_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:22]
        node _next_reg_T_235 = and(_next_reg_T_234, next_reg_rMask_10) @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 55:31]
        node _next_reg_T_236 = bits(_next_reg_T_235, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 281:80]
        node next_reg_signBit_16 = bits(_next_reg_T_236, 63, 63) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_237 = bits(_next_reg_T_236, 63, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 11:8]
        next.reg[_T_994] <= _next_reg_T_237 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 281:28]
      node _T_995 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_996 = eq(UInt<16>("he000"), _T_995) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_996 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 283:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_997 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 117:97]
        node _funct3_T_76 = bits(_T_997, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_76 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_998 = bits(_T_997, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph3_T_8 = bits(_T_998, 12, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph3 <= _ph3_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_999 = bits(_T_998, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_12 = bits(_T_999, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_12 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1000 = bits(_T_999, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph2_T_3 = bits(_T_1000, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph2 <= _ph2_T_3 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1001 = bits(_T_1000, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_5 = bits(_T_1001, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1002 = bits(_T_1001, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1002 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _imm_T_292 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_293 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_294 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_295 = bits(inst, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node _imm_T_296 = bits(inst, 10, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:36]
        node imm_lo_23 = cat(_imm_T_295, _imm_T_296) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_hi_23 = cat(_imm_T_292, _imm_T_293) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node imm_hi_23 = cat(imm_hi_hi_23, _imm_T_294) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_297 = cat(imm_hi_23, imm_lo_23) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:14]
        node _imm_T_298 = cat(_imm_T_297, UInt<3>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 85:10]
        node _imm_T_299 = cat(UInt<56>("h0"), _imm_T_298) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
        imm <= _imm_T_299 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 285:11]
        node _T_1003 = cat(UInt<2>("h1"), rs1P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _T_1004 = add(now.reg[_T_1003], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 286:37]
        node _T_1005 = tail(_T_1004, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 286:37]
        node _T_1006 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        mem.write.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 82:26]
        mem.write.addr <= _T_1005 @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 83:26]
        mem.write.memWidth <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 84:26]
        mem.write.data <= now.reg[_T_1006] @[src/main/scala/rvspeccore/core/tool/LoadStore.scala 85:26]
      node _T_1007 = and(inst, UInt<16>("he003")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1008 = eq(UInt<14>("h2001"), _T_1007) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:39]
      node _T_1009 = bits(inst, 11, 7) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:55]
      node _T_1010 = neq(_T_1009, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 11:63]
      node _T_1011 = and(_T_1008, _T_1010) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 11:45]
      when _T_1011 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 290:25]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1012 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:97]
        node _funct3_T_77 = bits(_T_1012, 15, 13) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_77 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1013 = bits(_T_1012, 12, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph1_T_8 = bits(_T_1013, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph1 <= _ph1_T_8 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1014 = bits(_T_1013, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_67 = bits(_T_1014, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_67 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1015 = bits(_T_1014, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _ph5_T_13 = bits(_T_1015, 6, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        ph5 <= _ph5_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1016 = bits(_T_1015, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1016 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rd <= rs1 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 113:110]
        node _imm_T_300 = bits(inst, 12, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_301 = bits(inst, 6, 6) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_302 = bits(inst, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_303 = bits(inst, 4, 4) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_304 = bits(inst, 3, 3) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node _imm_T_305 = bits(inst, 2, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:32]
        node imm_lo_hi_13 = cat(_imm_T_303, _imm_T_304) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_lo_24 = cat(imm_lo_hi_13, _imm_T_305) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_hi_24 = cat(_imm_T_300, _imm_T_301) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_hi_24 = cat(imm_hi_hi_24, _imm_T_302) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node _imm_T_306 = cat(imm_hi_24, imm_lo_24) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 83:10]
        node imm_signBit_46 = bits(_imm_T_306, 5, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_307 = bits(imm_signBit_46, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_308 = mux(_imm_T_307, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_309 = cat(_imm_T_308, _imm_T_306) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_309 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 292:20]
        node _next_reg_T_238 = add(now.reg[rd], imm) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 293:44]
        node _next_reg_T_239 = tail(_next_reg_T_238, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 293:44]
        node _next_reg_T_240 = bits(_next_reg_T_239, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 293:50]
        node next_reg_signBit_17 = bits(_next_reg_T_240, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_241 = bits(next_reg_signBit_17, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_242 = mux(_next_reg_T_241, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_243 = cat(_next_reg_T_242, _next_reg_T_240) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_243 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 293:20]
      node _T_1017 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1018 = eq(UInt<16>("h9c21"), _T_1017) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1018 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 297:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1019 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_4 = bits(_T_1019, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1020 = bits(_T_1019, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_13 = bits(_T_1020, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_13 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1021 = bits(_T_1020, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_4 = bits(_T_1021, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_4 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1022 = bits(_T_1021, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_6 = bits(_T_1022, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_6 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1023 = bits(_T_1022, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1023 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_1024 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_244 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_245 = bits(now.reg[_next_reg_T_244], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:58]
        node _next_reg_T_246 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_247 = bits(now.reg[_next_reg_T_246], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:88]
        node _next_reg_T_248 = add(_next_reg_T_245, _next_reg_T_247) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:66]
        node _next_reg_T_249 = tail(_next_reg_T_248, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:66]
        node next_reg_signBit_18 = bits(_next_reg_T_249, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_250 = bits(next_reg_signBit_18, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_251 = mux(_next_reg_T_250, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_252 = cat(_next_reg_T_251, _next_reg_T_249) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[_T_1024] <= _next_reg_T_252 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 299:28]
      node _T_1025 = and(inst, UInt<16>("hfc63")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1026 = eq(UInt<16>("h9c01"), _T_1025) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1026 : @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 301:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _T_1027 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:97]
        node _funct6_T_5 = bits(_T_1027, 15, 10) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct6 <= _funct6_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1028 = bits(_T_1027, 9, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1P_T_14 = bits(_T_1028, 9, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1P <= _rs1P_T_14 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1029 = bits(_T_1028, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct2_T_5 = bits(_T_1029, 6, 5) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct2 <= _funct2_T_5 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1030 = bits(_T_1029, 4, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2P_T_7 = bits(_T_1030, 4, 2) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2P <= _rs2P_T_7 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1031 = bits(_T_1030, 1, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        op <= _T_1031 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        rdP <= rs1P @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 118:111]
        node _T_1032 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_253 = cat(UInt<2>("h1"), rdP) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_254 = bits(now.reg[_next_reg_T_253], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:58]
        node _next_reg_T_255 = cat(UInt<2>("h1"), rs2P) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 133:33]
        node _next_reg_T_256 = bits(now.reg[_next_reg_T_255], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:88]
        node _next_reg_T_257 = sub(_next_reg_T_254, _next_reg_T_256) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:66]
        node _next_reg_T_258 = tail(_next_reg_T_257, 1) @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:66]
        node next_reg_signBit_19 = bits(_next_reg_T_258, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_259 = bits(next_reg_signBit_19, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_260 = mux(_next_reg_T_259, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_261 = cat(_next_reg_T_260, _next_reg_T_258) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[_T_1032] <= _next_reg_T_261 @[src/main/scala/rvspeccore/core/spec/instset/CExtension.scala 303:28]
      node _T_1033 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1034 = eq(UInt<26>("h2000033"), _T_1033) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1034 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 85:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_18 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_18 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1035 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_34 = bits(_T_1035, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_34 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1036 = bits(_T_1035, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_68 = bits(_T_1036, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_68 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1037 = bits(_T_1036, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_78 = bits(_T_1037, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_78 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1038 = bits(_T_1037, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_48 = bits(_T_1038, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_48 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1039 = bits(_T_1038, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1039 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_262 = mul(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 85:65]
        node _next_reg_T_263 = bits(_next_reg_T_262, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 85:80]
        next.reg[rd] <= _next_reg_T_263 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 85:48]
      node _T_1040 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1041 = eq(UInt<26>("h2001033"), _T_1040) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1041 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_19 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_19 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1042 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_35 = bits(_T_1042, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_35 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1043 = bits(_T_1042, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_69 = bits(_T_1043, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_69 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1044 = bits(_T_1043, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_79 = bits(_T_1044, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_79 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1045 = bits(_T_1044, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_49 = bits(_T_1045, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_49 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1046 = bits(_T_1045, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1046 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_264 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:65]
        node _next_reg_T_265 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:87]
        node _next_reg_T_266 = mul(_next_reg_T_264, _next_reg_T_265) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:72]
        node _next_reg_T_267 = asUInt(_next_reg_T_266) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:95]
        node _next_reg_T_268 = bits(_next_reg_T_267, 127, 64) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:101]
        next.reg[rd] <= _next_reg_T_268 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 86:48]
      node _T_1047 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1048 = eq(UInt<26>("h2002033"), _T_1047) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1048 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_20 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_20 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1049 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_36 = bits(_T_1049, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_36 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1050 = bits(_T_1049, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_70 = bits(_T_1050, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_70 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1051 = bits(_T_1050, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_80 = bits(_T_1051, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_80 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1052 = bits(_T_1051, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_50 = bits(_T_1052, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_50 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1053 = bits(_T_1052, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1053 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_269 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:65]
        node _next_reg_T_270 = cvt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:72]
        node _next_reg_T_271 = mul(_next_reg_T_269, _next_reg_T_270) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:72]
        node _next_reg_T_272 = tail(_next_reg_T_271, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:72]
        node _next_reg_T_273 = asSInt(_next_reg_T_272) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:72]
        node _next_reg_T_274 = asUInt(_next_reg_T_273) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:88]
        node _next_reg_T_275 = bits(_next_reg_T_274, 127, 64) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:94]
        next.reg[rd] <= _next_reg_T_275 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 87:48]
      node _T_1054 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1055 = eq(UInt<26>("h2003033"), _T_1054) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1055 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 88:24]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_21 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_21 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1056 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_37 = bits(_T_1056, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_37 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1057 = bits(_T_1056, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_71 = bits(_T_1057, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_71 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1058 = bits(_T_1057, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_81 = bits(_T_1058, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_81 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1059 = bits(_T_1058, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_51 = bits(_T_1059, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_51 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1060 = bits(_T_1059, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1060 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_276 = mul(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 88:65]
        node _next_reg_T_277 = bits(_next_reg_T_276, 127, 64) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 88:80]
        next.reg[rd] <= _next_reg_T_277 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 88:48]
      node _T_1061 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1062 = eq(UInt<26>("h2004033"), _T_1061) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1062 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 91:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_22 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_22 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1063 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_38 = bits(_T_1063, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_38 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1064 = bits(_T_1063, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_72 = bits(_T_1064, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_72 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1065 = bits(_T_1064, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_82 = bits(_T_1065, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_82 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1066 = bits(_T_1065, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_52 = bits(_T_1066, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_52 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1067 = bits(_T_1066, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1067 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_278 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:16]
        node _next_reg_T_279 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:34]
        node _next_reg_T_280 = div(_next_reg_T_278, _next_reg_T_279) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:23]
        node _next_reg_T_281 = bits(_next_reg_T_280, 63, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:41]
        node _next_reg_T_282 = eq(now.reg[rs2], UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 51:19]
        node _next_reg_T_283 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 51:99]
        node _next_reg_T_284 = asUInt(asSInt(UInt<64>("hffffffff80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:45]
        node _next_reg_T_285 = sub(UInt<1>("h0"), _next_reg_T_284) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:22]
        node _next_reg_T_286 = tail(_next_reg_T_285, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:22]
        node _next_reg_T_287 = eq(now.reg[rs1], _next_reg_T_286) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:18]
        node _next_reg_T_288 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:78]
        node _next_reg_T_289 = eq(now.reg[rs2], _next_reg_T_288) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:64]
        node _next_reg_T_290 = and(_next_reg_T_287, _next_reg_T_289) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:52]
        node _next_reg_T_291 = asUInt(asSInt(UInt<64>("hffffffff80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:112]
        node _next_reg_T_292 = sub(UInt<1>("h0"), _next_reg_T_291) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:89]
        node _next_reg_T_293 = tail(_next_reg_T_292, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:89]
        node _next_reg_T_294 = mux(_next_reg_T_290, _next_reg_T_293, _next_reg_T_281) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node _next_reg_T_295 = mux(_next_reg_T_282, _next_reg_T_283, _next_reg_T_294) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        next.reg[rd] <= _next_reg_T_295 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 91:46]
      node _T_1068 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1069 = eq(UInt<26>("h2005033"), _T_1068) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1069 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 92:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_23 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_23 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1070 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_39 = bits(_T_1070, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_39 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1071 = bits(_T_1070, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_73 = bits(_T_1071, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_73 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1072 = bits(_T_1071, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_83 = bits(_T_1072, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_83 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1073 = bits(_T_1072, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_53 = bits(_T_1073, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_53 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1074 = bits(_T_1073, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1074 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_296 = div(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 58:15]
        node _next_reg_T_297 = eq(now.reg[rs2], UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 60:19]
        node _next_reg_T_298 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 60:40]
        node _next_reg_T_299 = mux(_next_reg_T_297, _next_reg_T_298, _next_reg_T_296) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        next.reg[rd] <= _next_reg_T_299 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 92:46]
      node _T_1075 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1076 = eq(UInt<26>("h2006033"), _T_1075) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1076 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 93:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_24 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_24 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1077 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_40 = bits(_T_1077, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_40 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1078 = bits(_T_1077, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_74 = bits(_T_1078, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_74 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1079 = bits(_T_1078, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_84 = bits(_T_1079, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_84 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1080 = bits(_T_1079, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_54 = bits(_T_1080, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_54 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1081 = bits(_T_1080, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1081 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_300 = asSInt(now.reg[rs1]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:16]
        node _next_reg_T_301 = asSInt(now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:34]
        node _next_reg_T_302 = rem(_next_reg_T_300, _next_reg_T_301) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:23]
        node _next_reg_T_303 = asUInt(_next_reg_T_302) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:42]
        node _next_reg_T_304 = eq(now.reg[rs2], UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 68:19]
        node _next_reg_T_305 = asUInt(asSInt(UInt<64>("hffffffff80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:45]
        node _next_reg_T_306 = sub(UInt<1>("h0"), _next_reg_T_305) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:22]
        node _next_reg_T_307 = tail(_next_reg_T_306, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:22]
        node _next_reg_T_308 = eq(now.reg[rs1], _next_reg_T_307) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:18]
        node _next_reg_T_309 = asUInt(asSInt(UInt<64>("hffffffffffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:78]
        node _next_reg_T_310 = eq(now.reg[rs2], _next_reg_T_309) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:64]
        node _next_reg_T_311 = and(_next_reg_T_308, _next_reg_T_310) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:52]
        node _next_reg_T_312 = mux(_next_reg_T_311, UInt<64>("h0"), _next_reg_T_303) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node _next_reg_T_313 = mux(_next_reg_T_304, now.reg[rs1], _next_reg_T_312) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        next.reg[rd] <= _next_reg_T_313 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 93:46]
      node _T_1082 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1083 = eq(UInt<26>("h2007033"), _T_1082) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1083 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 94:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_25 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_25 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1084 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_41 = bits(_T_1084, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_41 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1085 = bits(_T_1084, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_75 = bits(_T_1085, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_75 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1086 = bits(_T_1085, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_85 = bits(_T_1086, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_85 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1087 = bits(_T_1086, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_55 = bits(_T_1087, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_55 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1088 = bits(_T_1087, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1088 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_314 = rem(now.reg[rs1], now.reg[rs2]) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 75:15]
        node _next_reg_T_315 = eq(now.reg[rs2], UInt<64>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 77:19]
        node _next_reg_T_316 = mux(_next_reg_T_315, now.reg[rs1], _next_reg_T_314) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        next.reg[rd] <= _next_reg_T_316 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 94:46]
      node _T_1089 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1090 = eq(UInt<26>("h200003b"), _T_1089) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1090 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_26 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_26 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1091 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_42 = bits(_T_1091, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_42 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1092 = bits(_T_1091, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_76 = bits(_T_1092, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_76 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1093 = bits(_T_1092, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_86 = bits(_T_1093, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_86 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1094 = bits(_T_1093, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_56 = bits(_T_1094, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_56 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1095 = bits(_T_1094, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1095 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_317 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:70]
        node _next_reg_T_318 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:92]
        node _next_reg_T_319 = mul(_next_reg_T_317, _next_reg_T_318) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:78]
        node _next_reg_T_320 = bits(_next_reg_T_319, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:100]
        node next_reg_signBit_20 = bits(_next_reg_T_320, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_321 = bits(next_reg_signBit_20, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_322 = mux(_next_reg_T_321, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_323 = cat(_next_reg_T_322, _next_reg_T_320) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_323 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 102:46]
      node _T_1096 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1097 = eq(UInt<26>("h200403b"), _T_1096) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1097 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 105:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_27 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1098 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_43 = bits(_T_1098, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_43 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1099 = bits(_T_1098, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_77 = bits(_T_1099, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_77 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1100 = bits(_T_1099, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_87 = bits(_T_1100, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_87 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1101 = bits(_T_1100, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_57 = bits(_T_1101, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_57 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1102 = bits(_T_1101, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1102 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_324 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 105:76]
        node _next_reg_T_325 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 105:97]
        node _next_reg_T_326 = asSInt(_next_reg_T_324) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:16]
        node _next_reg_T_327 = asSInt(_next_reg_T_325) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:34]
        node _next_reg_T_328 = div(_next_reg_T_326, _next_reg_T_327) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:23]
        node _next_reg_T_329 = bits(_next_reg_T_328, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 49:41]
        node _next_reg_T_330 = eq(_next_reg_T_325, UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 51:19]
        node _next_reg_T_331 = asUInt(asSInt(UInt<32>("hffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 51:99]
        node _next_reg_T_332 = asUInt(asSInt(UInt<32>("h80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:45]
        node _next_reg_T_333 = sub(UInt<1>("h0"), _next_reg_T_332) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:22]
        node _next_reg_T_334 = tail(_next_reg_T_333, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:22]
        node _next_reg_T_335 = eq(_next_reg_T_324, _next_reg_T_334) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:18]
        node _next_reg_T_336 = asUInt(asSInt(UInt<32>("hffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:78]
        node _next_reg_T_337 = eq(_next_reg_T_325, _next_reg_T_336) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:64]
        node _next_reg_T_338 = and(_next_reg_T_335, _next_reg_T_337) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:52]
        node _next_reg_T_339 = asUInt(asSInt(UInt<32>("h80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:112]
        node _next_reg_T_340 = sub(UInt<1>("h0"), _next_reg_T_339) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:89]
        node _next_reg_T_341 = tail(_next_reg_T_340, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 52:89]
        node _next_reg_T_342 = mux(_next_reg_T_338, _next_reg_T_341, _next_reg_T_329) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node _next_reg_T_343 = mux(_next_reg_T_330, _next_reg_T_331, _next_reg_T_342) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node next_reg_signBit_21 = bits(_next_reg_T_343, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_344 = bits(next_reg_signBit_21, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_345 = mux(_next_reg_T_344, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_346 = cat(_next_reg_T_345, _next_reg_T_343) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_346 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 105:47]
      node _T_1103 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1104 = eq(UInt<26>("h200503b"), _T_1103) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1104 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 106:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_28 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1105 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_44 = bits(_T_1105, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_44 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1106 = bits(_T_1105, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_78 = bits(_T_1106, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_78 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1107 = bits(_T_1106, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_88 = bits(_T_1107, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_88 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1108 = bits(_T_1107, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_58 = bits(_T_1108, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_58 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1109 = bits(_T_1108, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1109 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_347 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 106:77]
        node _next_reg_T_348 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 106:98]
        node _next_reg_T_349 = div(_next_reg_T_347, _next_reg_T_348) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 58:15]
        node _next_reg_T_350 = eq(_next_reg_T_348, UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 60:19]
        node _next_reg_T_351 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 60:40]
        node _next_reg_T_352 = mux(_next_reg_T_350, _next_reg_T_351, _next_reg_T_349) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node next_reg_signBit_22 = bits(_next_reg_T_352, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_353 = bits(next_reg_signBit_22, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_354 = mux(_next_reg_T_353, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_355 = cat(_next_reg_T_354, _next_reg_T_352) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_355 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 106:47]
      node _T_1110 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1111 = eq(UInt<26>("h200603b"), _T_1110) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1111 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 107:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_29 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1112 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_45 = bits(_T_1112, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_45 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1113 = bits(_T_1112, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_79 = bits(_T_1113, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_79 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1114 = bits(_T_1113, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_89 = bits(_T_1114, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_89 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1115 = bits(_T_1114, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_59 = bits(_T_1115, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_59 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1116 = bits(_T_1115, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1116 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_356 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 107:76]
        node _next_reg_T_357 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 107:97]
        node _next_reg_T_358 = asSInt(_next_reg_T_356) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:16]
        node _next_reg_T_359 = asSInt(_next_reg_T_357) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:34]
        node _next_reg_T_360 = rem(_next_reg_T_358, _next_reg_T_359) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:23]
        node _next_reg_T_361 = asUInt(_next_reg_T_360) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 66:42]
        node _next_reg_T_362 = eq(_next_reg_T_357, UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 68:19]
        node _next_reg_T_363 = asUInt(asSInt(UInt<32>("h80000000"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:45]
        node _next_reg_T_364 = sub(UInt<1>("h0"), _next_reg_T_363) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:22]
        node _next_reg_T_365 = tail(_next_reg_T_364, 1) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:22]
        node _next_reg_T_366 = eq(_next_reg_T_356, _next_reg_T_365) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:18]
        node _next_reg_T_367 = asUInt(asSInt(UInt<32>("hffffffff"))) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:78]
        node _next_reg_T_368 = eq(_next_reg_T_357, _next_reg_T_367) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:64]
        node _next_reg_T_369 = and(_next_reg_T_366, _next_reg_T_368) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 69:52]
        node _next_reg_T_370 = mux(_next_reg_T_369, UInt<32>("h0"), _next_reg_T_361) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node _next_reg_T_371 = mux(_next_reg_T_362, _next_reg_T_356, _next_reg_T_370) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node next_reg_signBit_23 = bits(_next_reg_T_371, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_372 = bits(next_reg_signBit_23, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_373 = mux(_next_reg_T_372, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_374 = cat(_next_reg_T_373, _next_reg_T_371) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_374 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 107:47]
      node _T_1117 = and(inst, UInt<32>("hfe00707f")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1118 = eq(UInt<26>("h200703b"), _T_1117) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1118 : @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 108:23]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _funct7_T_30 = bits(inst, 31, 25) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct7 <= _funct7_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1119 = bits(inst, 24, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs2_T_46 = bits(_T_1119, 24, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs2 <= _rs2_T_46 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1120 = bits(_T_1119, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_80 = bits(_T_1120, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_80 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1121 = bits(_T_1120, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_90 = bits(_T_1121, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_90 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1122 = bits(_T_1121, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_60 = bits(_T_1122, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_60 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1123 = bits(_T_1122, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1123 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node _next_reg_T_375 = bits(now.reg[rs1], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 108:77]
        node _next_reg_T_376 = bits(now.reg[rs2], 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 108:98]
        node _next_reg_T_377 = rem(_next_reg_T_375, _next_reg_T_376) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 75:15]
        node _next_reg_T_378 = eq(_next_reg_T_376, UInt<32>("h0")) @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 77:19]
        node _next_reg_T_379 = mux(_next_reg_T_378, _next_reg_T_375, _next_reg_T_377) @[src/main/scala/chisel3/util/Mux.scala 141:16]
        node next_reg_signBit_24 = bits(_next_reg_T_379, 31, 31) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _next_reg_T_380 = bits(next_reg_signBit_24, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_381 = mux(_next_reg_T_380, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _next_reg_T_382 = cat(_next_reg_T_381, _next_reg_T_379) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        next.reg[rd] <= _next_reg_T_382 @[src/main/scala/rvspeccore/core/spec/instset/MExtension.scala 108:47]
      node _T_1124 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1125 = eq(UInt<29>("h10200073"), _T_1124) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1125 : @[src/main/scala/rvspeccore/core/spec/instset/Privileged.scala 50:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_27 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_27 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1126 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_81 = bits(_T_1126, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_81 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1127 = bits(_T_1126, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_91 = bits(_T_1127, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_91 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1128 = bits(_T_1127, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_61 = bits(_T_1128, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_61 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1129 = bits(_T_1128, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1129 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_47 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_310 = bits(imm_signBit_47, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_311 = mux(_imm_T_310, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_312 = cat(_imm_T_311, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_312 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        wire _mstatusOld_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        wire _mstatusOld_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T = bits(_mstatusOld_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad4 <= _mstatusOld_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_1 = bits(_mstatusOld_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sie <= _mstatusOld_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_2 = bits(_mstatusOld_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad3 <= _mstatusOld_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_3 = bits(_mstatusOld_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mie <= _mstatusOld_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_4 = bits(_mstatusOld_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad2 <= _mstatusOld_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_5 = bits(_mstatusOld_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.spie <= _mstatusOld_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_6 = bits(_mstatusOld_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.ube <= _mstatusOld_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_7 = bits(_mstatusOld_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mpie <= _mstatusOld_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_8 = bits(_mstatusOld_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.spp <= _mstatusOld_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_9 = bits(_mstatusOld_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.vs <= _mstatusOld_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_10 = bits(_mstatusOld_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mpp <= _mstatusOld_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_11 = bits(_mstatusOld_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.fs <= _mstatusOld_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_12 = bits(_mstatusOld_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.xs <= _mstatusOld_T_12 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_13 = bits(_mstatusOld_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mprv <= _mstatusOld_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_14 = bits(_mstatusOld_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sum <= _mstatusOld_T_14 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_15 = bits(_mstatusOld_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mxr <= _mstatusOld_T_15 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_16 = bits(_mstatusOld_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.tvm <= _mstatusOld_T_16 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_17 = bits(_mstatusOld_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.tw <= _mstatusOld_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_18 = bits(_mstatusOld_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.tsr <= _mstatusOld_T_18 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_19 = bits(_mstatusOld_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad0 <= _mstatusOld_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_20 = bits(_mstatusOld_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.uxl <= _mstatusOld_T_20 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_21 = bits(_mstatusOld_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sxl <= _mstatusOld_T_21 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_22 = bits(_mstatusOld_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sbe <= _mstatusOld_T_22 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_23 = bits(_mstatusOld_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.mbe <= _mstatusOld_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_24 = bits(_mstatusOld_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.pad1 <= _mstatusOld_T_24 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        node _mstatusOld_T_25 = bits(_mstatusOld_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        _mstatusOld_WIRE.sd <= _mstatusOld_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:55]
        wire mstatusOld : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:30]
        mstatusOld <= _mstatusOld_WIRE @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 111:30]
        wire _mstatusNew_WIRE : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        wire _mstatusNew_WIRE_1 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE_1 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T = bits(_mstatusNew_WIRE_1, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad4 <= _mstatusNew_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_1 = bits(_mstatusNew_WIRE_1, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sie <= _mstatusNew_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_2 = bits(_mstatusNew_WIRE_1, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad3 <= _mstatusNew_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_3 = bits(_mstatusNew_WIRE_1, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mie <= _mstatusNew_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_4 = bits(_mstatusNew_WIRE_1, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad2 <= _mstatusNew_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_5 = bits(_mstatusNew_WIRE_1, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.spie <= _mstatusNew_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_6 = bits(_mstatusNew_WIRE_1, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.ube <= _mstatusNew_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_7 = bits(_mstatusNew_WIRE_1, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mpie <= _mstatusNew_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_8 = bits(_mstatusNew_WIRE_1, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.spp <= _mstatusNew_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_9 = bits(_mstatusNew_WIRE_1, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.vs <= _mstatusNew_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_10 = bits(_mstatusNew_WIRE_1, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mpp <= _mstatusNew_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_11 = bits(_mstatusNew_WIRE_1, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.fs <= _mstatusNew_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_12 = bits(_mstatusNew_WIRE_1, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.xs <= _mstatusNew_T_12 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_13 = bits(_mstatusNew_WIRE_1, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mprv <= _mstatusNew_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_14 = bits(_mstatusNew_WIRE_1, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sum <= _mstatusNew_T_14 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_15 = bits(_mstatusNew_WIRE_1, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mxr <= _mstatusNew_T_15 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_16 = bits(_mstatusNew_WIRE_1, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.tvm <= _mstatusNew_T_16 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_17 = bits(_mstatusNew_WIRE_1, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.tw <= _mstatusNew_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_18 = bits(_mstatusNew_WIRE_1, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.tsr <= _mstatusNew_T_18 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_19 = bits(_mstatusNew_WIRE_1, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad0 <= _mstatusNew_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_20 = bits(_mstatusNew_WIRE_1, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.uxl <= _mstatusNew_T_20 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_21 = bits(_mstatusNew_WIRE_1, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sxl <= _mstatusNew_T_21 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_22 = bits(_mstatusNew_WIRE_1, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sbe <= _mstatusNew_T_22 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_23 = bits(_mstatusNew_WIRE_1, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.mbe <= _mstatusNew_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_24 = bits(_mstatusNew_WIRE_1, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.pad1 <= _mstatusNew_T_24 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        node _mstatusNew_T_25 = bits(_mstatusNew_WIRE_1, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        _mstatusNew_WIRE.sd <= _mstatusNew_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:55]
        wire mstatusNew : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:30]
        mstatusNew <= _mstatusNew_WIRE @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 112:30]
        node illegalSret = lt(now.internal.privilegeMode, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 118:55]
        node _illegalSModeSret_T = eq(now.internal.privilegeMode, UInt<1>("h1")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 119:55]
        node _illegalSModeSret_T_1 = bits(mstatusOld.tsr, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 119:83]
        node illegalSModeSret = and(_illegalSModeSret_T, _illegalSModeSret_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 119:65]
        node _T_1130 = or(illegalSret, illegalSModeSret) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 120:22]
        when _T_1130 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 120:43]
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
        else :
          mstatusNew.sie <= mstatusOld.spie @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 124:35]
          node _next_internal_privilegeMode_T = cat(UInt<1>("h0"), mstatusOld.spp) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 125:41]
          next.internal.privilegeMode <= _next_internal_privilegeMode_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 125:35]
          mstatusNew.spie <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 126:35]
          mstatusNew.spp <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 127:35]
          mstatusNew.mprv <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 128:35]
          node next_csr_mstatus_lo_lo_lo_hi = cat(mstatusNew.pad3, mstatusNew.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_lo_lo = cat(next_csr_mstatus_lo_lo_lo_hi, mstatusNew.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_lo_hi_hi = cat(mstatusNew.spie, mstatusNew.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_lo_hi = cat(next_csr_mstatus_lo_lo_hi_hi, mstatusNew.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_lo = cat(next_csr_mstatus_lo_lo_hi, next_csr_mstatus_lo_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_lo_hi = cat(mstatusNew.spp, mstatusNew.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_lo = cat(next_csr_mstatus_lo_hi_lo_hi, mstatusNew.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_hi_lo = cat(mstatusNew.mpp, mstatusNew.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_hi_hi = cat(mstatusNew.xs, mstatusNew.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi_hi = cat(next_csr_mstatus_lo_hi_hi_hi, next_csr_mstatus_lo_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo_hi = cat(next_csr_mstatus_lo_hi_hi, next_csr_mstatus_lo_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_lo = cat(next_csr_mstatus_lo_hi, next_csr_mstatus_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo_lo_hi = cat(mstatusNew.mxr, mstatusNew.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo_lo = cat(next_csr_mstatus_hi_lo_lo_hi, mstatusNew.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo_hi_hi = cat(mstatusNew.tsr, mstatusNew.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo_hi = cat(next_csr_mstatus_hi_lo_hi_hi, mstatusNew.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_lo = cat(next_csr_mstatus_hi_lo_hi, next_csr_mstatus_hi_lo_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_lo_hi = cat(mstatusNew.sxl, mstatusNew.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_lo = cat(next_csr_mstatus_hi_hi_lo_hi, mstatusNew.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_hi_lo = cat(mstatusNew.mbe, mstatusNew.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_hi_hi = cat(mstatusNew.sd, mstatusNew.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi_hi = cat(next_csr_mstatus_hi_hi_hi_hi, next_csr_mstatus_hi_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi_hi = cat(next_csr_mstatus_hi_hi_hi, next_csr_mstatus_hi_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node next_csr_mstatus_hi = cat(next_csr_mstatus_hi_hi, next_csr_mstatus_hi_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          node _next_csr_mstatus_T = cat(next_csr_mstatus_hi, next_csr_mstatus_lo) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:49]
          next.csr.mstatus <= _next_csr_mstatus_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 129:35]
          node _retTarget_T = bits(next.csr.sepc, 38, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 130:51]
          retTarget <= _retTarget_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 130:35]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 132:25]
          next.pc <= now.csr.sepc @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 133:25]
      node _T_1131 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1132 = eq(UInt<30>("h30200073"), _T_1131) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1132 : @[src/main/scala/rvspeccore/core/spec/instset/Privileged.scala 56:22]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_28 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_28 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1133 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_82 = bits(_T_1133, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_82 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1134 = bits(_T_1133, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_92 = bits(_T_1134, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_92 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1135 = bits(_T_1134, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_62 = bits(_T_1135, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_62 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1136 = bits(_T_1135, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1136 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_48 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_313 = bits(imm_signBit_48, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_314 = mux(_imm_T_313, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_315 = cat(_imm_T_314, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_315 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
        node _T_1137 = eq(now.internal.privilegeMode, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 88:37]
        when _T_1137 : @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 88:48]
          wire _mstatusOld_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          wire _mstatusOld_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_26 = bits(_mstatusOld_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad4 <= _mstatusOld_T_26 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_27 = bits(_mstatusOld_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sie <= _mstatusOld_T_27 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_28 = bits(_mstatusOld_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad3 <= _mstatusOld_T_28 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_29 = bits(_mstatusOld_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mie <= _mstatusOld_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_30 = bits(_mstatusOld_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad2 <= _mstatusOld_T_30 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_31 = bits(_mstatusOld_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.spie <= _mstatusOld_T_31 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_32 = bits(_mstatusOld_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.ube <= _mstatusOld_T_32 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_33 = bits(_mstatusOld_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mpie <= _mstatusOld_T_33 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_34 = bits(_mstatusOld_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.spp <= _mstatusOld_T_34 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_35 = bits(_mstatusOld_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.vs <= _mstatusOld_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_36 = bits(_mstatusOld_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mpp <= _mstatusOld_T_36 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_37 = bits(_mstatusOld_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.fs <= _mstatusOld_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_38 = bits(_mstatusOld_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.xs <= _mstatusOld_T_38 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_39 = bits(_mstatusOld_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mprv <= _mstatusOld_T_39 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_40 = bits(_mstatusOld_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sum <= _mstatusOld_T_40 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_41 = bits(_mstatusOld_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mxr <= _mstatusOld_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_42 = bits(_mstatusOld_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.tvm <= _mstatusOld_T_42 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_43 = bits(_mstatusOld_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.tw <= _mstatusOld_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_44 = bits(_mstatusOld_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.tsr <= _mstatusOld_T_44 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_45 = bits(_mstatusOld_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad0 <= _mstatusOld_T_45 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_46 = bits(_mstatusOld_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.uxl <= _mstatusOld_T_46 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_47 = bits(_mstatusOld_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sxl <= _mstatusOld_T_47 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_48 = bits(_mstatusOld_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sbe <= _mstatusOld_T_48 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_49 = bits(_mstatusOld_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.mbe <= _mstatusOld_T_49 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_50 = bits(_mstatusOld_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.pad1 <= _mstatusOld_T_50 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          node _mstatusOld_T_51 = bits(_mstatusOld_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          _mstatusOld_WIRE_2.sd <= _mstatusOld_T_51 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:57]
          wire mstatusOld_1 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:32]
          mstatusOld_1 <= _mstatusOld_WIRE_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 89:32]
          wire _mstatusNew_WIRE_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          wire _mstatusNew_WIRE_3 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_3 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_26 = bits(_mstatusNew_WIRE_3, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad4 <= _mstatusNew_T_26 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_27 = bits(_mstatusNew_WIRE_3, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sie <= _mstatusNew_T_27 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_28 = bits(_mstatusNew_WIRE_3, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad3 <= _mstatusNew_T_28 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_29 = bits(_mstatusNew_WIRE_3, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mie <= _mstatusNew_T_29 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_30 = bits(_mstatusNew_WIRE_3, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad2 <= _mstatusNew_T_30 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_31 = bits(_mstatusNew_WIRE_3, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.spie <= _mstatusNew_T_31 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_32 = bits(_mstatusNew_WIRE_3, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.ube <= _mstatusNew_T_32 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_33 = bits(_mstatusNew_WIRE_3, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mpie <= _mstatusNew_T_33 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_34 = bits(_mstatusNew_WIRE_3, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.spp <= _mstatusNew_T_34 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_35 = bits(_mstatusNew_WIRE_3, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.vs <= _mstatusNew_T_35 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_36 = bits(_mstatusNew_WIRE_3, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mpp <= _mstatusNew_T_36 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_37 = bits(_mstatusNew_WIRE_3, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.fs <= _mstatusNew_T_37 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_38 = bits(_mstatusNew_WIRE_3, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.xs <= _mstatusNew_T_38 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_39 = bits(_mstatusNew_WIRE_3, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mprv <= _mstatusNew_T_39 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_40 = bits(_mstatusNew_WIRE_3, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sum <= _mstatusNew_T_40 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_41 = bits(_mstatusNew_WIRE_3, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mxr <= _mstatusNew_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_42 = bits(_mstatusNew_WIRE_3, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.tvm <= _mstatusNew_T_42 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_43 = bits(_mstatusNew_WIRE_3, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.tw <= _mstatusNew_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_44 = bits(_mstatusNew_WIRE_3, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.tsr <= _mstatusNew_T_44 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_45 = bits(_mstatusNew_WIRE_3, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad0 <= _mstatusNew_T_45 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_46 = bits(_mstatusNew_WIRE_3, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.uxl <= _mstatusNew_T_46 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_47 = bits(_mstatusNew_WIRE_3, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sxl <= _mstatusNew_T_47 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_48 = bits(_mstatusNew_WIRE_3, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sbe <= _mstatusNew_T_48 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_49 = bits(_mstatusNew_WIRE_3, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.mbe <= _mstatusNew_T_49 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_50 = bits(_mstatusNew_WIRE_3, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.pad1 <= _mstatusNew_T_50 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          node _mstatusNew_T_51 = bits(_mstatusNew_WIRE_3, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          _mstatusNew_WIRE_2.sd <= _mstatusNew_T_51 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:57]
          wire mstatusNew_1 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:32]
          mstatusNew_1 <= _mstatusNew_WIRE_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 90:32]
          mstatusNew_1.mie <= mstatusOld_1.mpie @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 91:35]
          next.internal.privilegeMode <= mstatusOld_1.mpp @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 92:35]
          mstatusNew_1.mpie <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 93:35]
          mstatusNew_1.mpp <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 98:24]
          node next_csr_mstatus_lo_lo_lo_hi_1 = cat(mstatusNew_1.pad3, mstatusNew_1.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_lo_lo_1 = cat(next_csr_mstatus_lo_lo_lo_hi_1, mstatusNew_1.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_lo_hi_hi_1 = cat(mstatusNew_1.spie, mstatusNew_1.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_lo_hi_1 = cat(next_csr_mstatus_lo_lo_hi_hi_1, mstatusNew_1.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_lo_1 = cat(next_csr_mstatus_lo_lo_hi_1, next_csr_mstatus_lo_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_lo_hi_1 = cat(mstatusNew_1.spp, mstatusNew_1.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_lo_1 = cat(next_csr_mstatus_lo_hi_lo_hi_1, mstatusNew_1.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_hi_lo_1 = cat(mstatusNew_1.mpp, mstatusNew_1.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_hi_hi_1 = cat(mstatusNew_1.xs, mstatusNew_1.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_hi_1 = cat(next_csr_mstatus_lo_hi_hi_hi_1, next_csr_mstatus_lo_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_hi_1 = cat(next_csr_mstatus_lo_hi_hi_1, next_csr_mstatus_lo_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_lo_1 = cat(next_csr_mstatus_lo_hi_1, next_csr_mstatus_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_lo_hi_1 = cat(mstatusNew_1.mxr, mstatusNew_1.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_lo_1 = cat(next_csr_mstatus_hi_lo_lo_hi_1, mstatusNew_1.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_hi_hi_1 = cat(mstatusNew_1.tsr, mstatusNew_1.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_hi_1 = cat(next_csr_mstatus_hi_lo_hi_hi_1, mstatusNew_1.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_lo_1 = cat(next_csr_mstatus_hi_lo_hi_1, next_csr_mstatus_hi_lo_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_lo_hi_1 = cat(mstatusNew_1.sxl, mstatusNew_1.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_lo_1 = cat(next_csr_mstatus_hi_hi_lo_hi_1, mstatusNew_1.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_hi_lo_1 = cat(mstatusNew_1.mbe, mstatusNew_1.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_hi_hi_1 = cat(mstatusNew_1.sd, mstatusNew_1.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_hi_1 = cat(next_csr_mstatus_hi_hi_hi_hi_1, next_csr_mstatus_hi_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_hi_1 = cat(next_csr_mstatus_hi_hi_hi_1, next_csr_mstatus_hi_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node next_csr_mstatus_hi_1 = cat(next_csr_mstatus_hi_hi_1, next_csr_mstatus_hi_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          node _next_csr_mstatus_T_1 = cat(next_csr_mstatus_hi_1, next_csr_mstatus_lo_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:38]
          next.csr.mstatus <= _next_csr_mstatus_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 100:24]
          node _retTarget_T_1 = bits(next.csr.mepc, 38, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 101:40]
          retTarget <= _retTarget_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 101:24]
          global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 103:25]
          next.pc <= now.csr.mepc @[src/main/scala/rvspeccore/core/spec/instset/csr/CSRSupport.scala 104:25]
        else :
          exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
          raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      node _T_1138 = and(inst, UInt<32>("hffffffff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1139 = eq(UInt<29>("h10500073"), _T_1138) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1139 : @[src/main/scala/rvspeccore/core/spec/instset/Privileged.scala 62:28]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_29 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_29 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1140 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_83 = bits(_T_1140, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_83 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1141 = bits(_T_1140, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_93 = bits(_T_1141, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_93 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1142 = bits(_T_1141, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_63 = bits(_T_1142, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_63 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1143 = bits(_T_1142, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1143 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_49 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_316 = bits(imm_signBit_49, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_317 = mux(_imm_T_316, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_318 = cat(_imm_T_317, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_318 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
      node _T_1144 = and(inst, UInt<32>("hfe007fff")) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      node _T_1145 = eq(UInt<29>("h12000073"), _T_1144) @[src/main/scala/rvspeccore/core/spec/RVInsts.scala 12:39]
      when _T_1145 : @[src/main/scala/rvspeccore/core/spec/instset/Privileged.scala 63:28]
        illegalInstruction <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 128:24]
        node _imm_11_0_T_30 = bits(inst, 31, 20) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        imm_11_0 <= _imm_11_0_T_30 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1146 = bits(inst, 19, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rs1_T_84 = bits(_T_1146, 19, 15) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rs1 <= _rs1_T_84 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1147 = bits(_T_1146, 14, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _funct3_T_94 = bits(_T_1147, 14, 12) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        funct3 <= _funct3_T_94 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1148 = bits(_T_1147, 11, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        node _rd_T_64 = bits(_T_1148, 11, 7) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:23]
        rd <= _rd_T_64 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 31:14]
        node _T_1149 = bits(_T_1148, 6, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 32:33]
        opcode <= _T_1149 @[src/main/scala/rvspeccore/core/tool/BitTool.scala 35:16]
        node imm_signBit_50 = bits(imm_11_0, 11, 11) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 9:20]
        node _imm_T_319 = bits(imm_signBit_50, 0, 0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_320 = mux(_imm_T_319, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:15]
        node _imm_T_321 = cat(_imm_T_320, imm_11_0) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 13:10]
        imm <= _imm_T_321 @[src/main/scala/rvspeccore/core/spec/instset/CommonDecode.scala 48:127]
      next.reg[0] <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 148:17]
      node _T_1150 = eq(global_data.setpc, UInt<1>("h0")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 150:10]
      when _T_1150 : @[src/main/scala/rvspeccore/core/RiscvCore.scala 150:30]
        node _next_pc_T_30 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:37]
        node _next_pc_T_31 = eq(_next_pc_T_30, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:44]
        node _next_pc_T_32 = mux(_next_pc_T_31, UInt<3>("h4"), UInt<2>("h2")) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:32]
        node _next_pc_T_33 = add(now.pc, _next_pc_T_32) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:27]
        node _next_pc_T_34 = tail(_next_pc_T_33, 1) @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:27]
        next.pc <= _next_pc_T_34 @[src/main/scala/rvspeccore/core/RiscvCore.scala 154:17]
      when illegalInstruction : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 133:30]
        exceptionVec[2] <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 144:33]
        raiseExceptionIntr <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 145:33]
      when raiseExceptionIntr : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 136:30]
        event.valid <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 137:19]
        event.cause <= exceptionNO @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 150:25]
        event.exceptionPC <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 151:25]
        node _event_exceptionInst_T = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 152:32]
        event.exceptionInst <= _event_exceptionInst_T @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 152:25]
        node _delegS_T = dshr(now.csr.medeleg, exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 155:24]
        node _delegS_T_1 = bits(_delegS_T, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 155:24]
        node _delegS_T_2 = lt(now.internal.privilegeMode, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 155:70]
        node delegS = and(_delegS_T_1, _delegS_T_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 155:39]
        wire _mstatusOld_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        wire _mstatusOld_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_52 = bits(_mstatusOld_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad4 <= _mstatusOld_T_52 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_53 = bits(_mstatusOld_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sie <= _mstatusOld_T_53 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_54 = bits(_mstatusOld_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad3 <= _mstatusOld_T_54 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_55 = bits(_mstatusOld_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mie <= _mstatusOld_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_56 = bits(_mstatusOld_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad2 <= _mstatusOld_T_56 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_57 = bits(_mstatusOld_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.spie <= _mstatusOld_T_57 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_58 = bits(_mstatusOld_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.ube <= _mstatusOld_T_58 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_59 = bits(_mstatusOld_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mpie <= _mstatusOld_T_59 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_60 = bits(_mstatusOld_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.spp <= _mstatusOld_T_60 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_61 = bits(_mstatusOld_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.vs <= _mstatusOld_T_61 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_62 = bits(_mstatusOld_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mpp <= _mstatusOld_T_62 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_63 = bits(_mstatusOld_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.fs <= _mstatusOld_T_63 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_64 = bits(_mstatusOld_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.xs <= _mstatusOld_T_64 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_65 = bits(_mstatusOld_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mprv <= _mstatusOld_T_65 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_66 = bits(_mstatusOld_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sum <= _mstatusOld_T_66 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_67 = bits(_mstatusOld_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mxr <= _mstatusOld_T_67 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_68 = bits(_mstatusOld_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.tvm <= _mstatusOld_T_68 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_69 = bits(_mstatusOld_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.tw <= _mstatusOld_T_69 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_70 = bits(_mstatusOld_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.tsr <= _mstatusOld_T_70 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_71 = bits(_mstatusOld_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad0 <= _mstatusOld_T_71 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_72 = bits(_mstatusOld_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.uxl <= _mstatusOld_T_72 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_73 = bits(_mstatusOld_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sxl <= _mstatusOld_T_73 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_74 = bits(_mstatusOld_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sbe <= _mstatusOld_T_74 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_75 = bits(_mstatusOld_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.mbe <= _mstatusOld_T_75 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_76 = bits(_mstatusOld_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.pad1 <= _mstatusOld_T_76 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        node _mstatusOld_T_77 = bits(_mstatusOld_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        _mstatusOld_WIRE_4.sd <= _mstatusOld_T_77 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:55]
        wire mstatusOld_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:30]
        mstatusOld_2 <= _mstatusOld_WIRE_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 158:30]
        wire _mstatusNew_WIRE_4 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        wire _mstatusNew_WIRE_5 : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_5 <= now.csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_52 = bits(_mstatusNew_WIRE_5, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad4 <= _mstatusNew_T_52 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_53 = bits(_mstatusNew_WIRE_5, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sie <= _mstatusNew_T_53 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_54 = bits(_mstatusNew_WIRE_5, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad3 <= _mstatusNew_T_54 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_55 = bits(_mstatusNew_WIRE_5, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mie <= _mstatusNew_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_56 = bits(_mstatusNew_WIRE_5, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad2 <= _mstatusNew_T_56 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_57 = bits(_mstatusNew_WIRE_5, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.spie <= _mstatusNew_T_57 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_58 = bits(_mstatusNew_WIRE_5, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.ube <= _mstatusNew_T_58 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_59 = bits(_mstatusNew_WIRE_5, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mpie <= _mstatusNew_T_59 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_60 = bits(_mstatusNew_WIRE_5, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.spp <= _mstatusNew_T_60 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_61 = bits(_mstatusNew_WIRE_5, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.vs <= _mstatusNew_T_61 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_62 = bits(_mstatusNew_WIRE_5, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mpp <= _mstatusNew_T_62 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_63 = bits(_mstatusNew_WIRE_5, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.fs <= _mstatusNew_T_63 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_64 = bits(_mstatusNew_WIRE_5, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.xs <= _mstatusNew_T_64 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_65 = bits(_mstatusNew_WIRE_5, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mprv <= _mstatusNew_T_65 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_66 = bits(_mstatusNew_WIRE_5, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sum <= _mstatusNew_T_66 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_67 = bits(_mstatusNew_WIRE_5, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mxr <= _mstatusNew_T_67 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_68 = bits(_mstatusNew_WIRE_5, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.tvm <= _mstatusNew_T_68 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_69 = bits(_mstatusNew_WIRE_5, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.tw <= _mstatusNew_T_69 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_70 = bits(_mstatusNew_WIRE_5, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.tsr <= _mstatusNew_T_70 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_71 = bits(_mstatusNew_WIRE_5, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad0 <= _mstatusNew_T_71 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_72 = bits(_mstatusNew_WIRE_5, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.uxl <= _mstatusNew_T_72 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_73 = bits(_mstatusNew_WIRE_5, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sxl <= _mstatusNew_T_73 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_74 = bits(_mstatusNew_WIRE_5, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sbe <= _mstatusNew_T_74 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_75 = bits(_mstatusNew_WIRE_5, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.mbe <= _mstatusNew_T_75 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_76 = bits(_mstatusNew_WIRE_5, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.pad1 <= _mstatusNew_T_76 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        node _mstatusNew_T_77 = bits(_mstatusNew_WIRE_5, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        _mstatusNew_WIRE_4.sd <= _mstatusNew_T_77 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:55]
        wire mstatusNew_2 : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:30]
        mstatusNew_2 <= _mstatusNew_WIRE_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 159:30]
        when delegS : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 160:18]
          event.cause <= next.csr.scause @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 161:35]
          mstatusNew_2.spp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 162:35]
          mstatusNew_2.spie <= mstatusOld_2.sie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 163:35]
          mstatusNew_2.sie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 164:35]
          next.internal.privilegeMode <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 165:35]
          node _T_1151 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 166:29]
          when _T_1151 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 166:29]
            node _next_csr_scause_T = cat(UInt<25>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
            node _next_csr_scause_T_1 = cat(UInt<1>("h0"), _next_csr_scause_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 252:29]
            next.csr.scause <= _next_csr_scause_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 252:23]
            next.csr.sepc <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 254:35]
            mstatusNew_2.spp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 255:35]
            mstatusNew_2.spie <= mstatusOld_2.sie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 256:35]
            mstatusNew_2.sie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 257:35]
            next.internal.privilegeMode <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 258:35]
            next.csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 259:35]
            node next_csr_mstatus_lo_lo_lo_hi_2 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_lo_2 = cat(next_csr_mstatus_lo_lo_lo_hi_2, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_hi_hi_2 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_hi_2 = cat(next_csr_mstatus_lo_lo_hi_hi_2, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_lo_2 = cat(next_csr_mstatus_lo_lo_hi_2, next_csr_mstatus_lo_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_lo_hi_2 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_lo_2 = cat(next_csr_mstatus_lo_hi_lo_hi_2, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi_lo_2 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi_hi_2 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_hi_2 = cat(next_csr_mstatus_lo_hi_hi_hi_2, next_csr_mstatus_lo_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_hi_2 = cat(next_csr_mstatus_lo_hi_hi_2, next_csr_mstatus_lo_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_lo_2 = cat(next_csr_mstatus_lo_hi_2, next_csr_mstatus_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_lo_hi_2 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_lo_2 = cat(next_csr_mstatus_hi_lo_lo_hi_2, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_hi_hi_2 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_hi_2 = cat(next_csr_mstatus_hi_lo_hi_hi_2, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_lo_2 = cat(next_csr_mstatus_hi_lo_hi_2, next_csr_mstatus_hi_lo_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_lo_hi_2 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_lo_2 = cat(next_csr_mstatus_hi_hi_lo_hi_2, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi_lo_2 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi_hi_2 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_hi_2 = cat(next_csr_mstatus_hi_hi_hi_hi_2, next_csr_mstatus_hi_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_hi_2 = cat(next_csr_mstatus_hi_hi_hi_2, next_csr_mstatus_hi_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node next_csr_mstatus_hi_2 = cat(next_csr_mstatus_hi_hi_2, next_csr_mstatus_hi_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            node _next_csr_mstatus_T_2 = cat(next_csr_mstatus_hi_2, next_csr_mstatus_lo_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
            next.csr.mstatus <= _next_csr_mstatus_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:35]
            node _T_1152 = eq(UInt<2>("h2"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
            when _T_1152 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
              node _T_1153 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:20]
              node _T_1154 = neq(_T_1153, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:27]
              when _T_1154 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:45]
                node _next_csr_stval_T = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:69]
                next.csr.stval <= _next_csr_stval_T @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:62]
              else :
                node _next_csr_stval_T_1 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 272:48]
                next.csr.stval <= _next_csr_stval_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 272:41]
            else :
              node _T_1155 = eq(UInt<1>("h1"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
              when _T_1155 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                node _T_1156 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:20]
                node _T_1157 = neq(_T_1156, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:27]
                when _T_1157 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:45]
                  node _next_csr_stval_T_2 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:69]
                  next.csr.stval <= _next_csr_stval_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:62]
                else :
                  node _next_csr_stval_T_3 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 276:48]
                  next.csr.stval <= _next_csr_stval_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 276:41]
              else :
                node _T_1158 = eq(UInt<2>("h3"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                when _T_1158 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                  node _T_1159 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:20]
                  node _T_1160 = neq(_T_1159, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:27]
                  when _T_1160 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:45]
                    node _next_csr_stval_T_4 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:69]
                    next.csr.stval <= _next_csr_stval_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:62]
                  else :
                    node _next_csr_stval_T_5 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 281:48]
                    next.csr.stval <= _next_csr_stval_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 281:41]
                else :
                  node _T_1161 = eq(UInt<4>("hb"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                  when _T_1161 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                    next.csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 288:26]
                  else :
                    node _T_1162 = eq(UInt<3>("h6"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                    when _T_1162 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                      next.csr.stval <= mem.write.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 292:26]
                    else :
                      node _T_1163 = eq(UInt<3>("h4"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                      when _T_1163 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                        next.csr.stval <= mem.read.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 296:26]
                      else :
                        node _T_1164 = eq(UInt<1>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                        when _T_1164 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                          skip
            node _T_1165 = bits(now.csr.stvec, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:27]
            node _T_1166 = eq(UInt<2>("h0"), _T_1165) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
            when _T_1166 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
              global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 311:29]
              node _next_pc_T_35 = bits(now.csr.stvec, 31, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:46]
              node _next_pc_T_36 = shl(_next_pc_T_35, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:62]
              next.pc <= _next_pc_T_36 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:29]
            else :
              node _T_1167 = eq(UInt<2>("h1"), _T_1165) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
              when _T_1167 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
                global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 316:29]
                node _next_pc_T_37 = bits(now.csr.stvec, 31, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:45]
                node _next_pc_T_38 = cat(UInt<26>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
                node _next_pc_T_39 = add(_next_pc_T_37, _next_pc_T_38) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:60]
                node _next_pc_T_40 = tail(_next_pc_T_39, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:60]
                node _next_pc_T_41 = shl(_next_pc_T_40, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:92]
                next.pc <= _next_pc_T_41 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:29]
          else :
            node _T_1168 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 166:29]
            when _T_1168 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 166:29]
              node _next_csr_scause_T_2 = cat(UInt<57>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
              node _next_csr_scause_T_3 = cat(UInt<1>("h0"), _next_csr_scause_T_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 252:29]
              next.csr.scause <= _next_csr_scause_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 252:23]
              next.csr.sepc <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 254:35]
              mstatusNew_2.spp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 255:35]
              mstatusNew_2.spie <= mstatusOld_2.sie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 256:35]
              mstatusNew_2.sie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 257:35]
              next.internal.privilegeMode <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 258:35]
              next.csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 259:35]
              node next_csr_mstatus_lo_lo_lo_hi_3 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_lo_lo_3 = cat(next_csr_mstatus_lo_lo_lo_hi_3, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_lo_hi_hi_3 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_lo_hi_3 = cat(next_csr_mstatus_lo_lo_hi_hi_3, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_lo_3 = cat(next_csr_mstatus_lo_lo_hi_3, next_csr_mstatus_lo_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_lo_hi_3 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_lo_3 = cat(next_csr_mstatus_lo_hi_lo_hi_3, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_hi_lo_3 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_hi_hi_3 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_hi_3 = cat(next_csr_mstatus_lo_hi_hi_hi_3, next_csr_mstatus_lo_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_hi_3 = cat(next_csr_mstatus_lo_hi_hi_3, next_csr_mstatus_lo_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_lo_3 = cat(next_csr_mstatus_lo_hi_3, next_csr_mstatus_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_lo_hi_3 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_lo_3 = cat(next_csr_mstatus_hi_lo_lo_hi_3, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_hi_hi_3 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_hi_3 = cat(next_csr_mstatus_hi_lo_hi_hi_3, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_lo_3 = cat(next_csr_mstatus_hi_lo_hi_3, next_csr_mstatus_hi_lo_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_lo_hi_3 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_lo_3 = cat(next_csr_mstatus_hi_hi_lo_hi_3, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_hi_lo_3 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_hi_hi_3 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_hi_3 = cat(next_csr_mstatus_hi_hi_hi_hi_3, next_csr_mstatus_hi_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_hi_3 = cat(next_csr_mstatus_hi_hi_hi_3, next_csr_mstatus_hi_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node next_csr_mstatus_hi_3 = cat(next_csr_mstatus_hi_hi_3, next_csr_mstatus_hi_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              node _next_csr_mstatus_T_3 = cat(next_csr_mstatus_hi_3, next_csr_mstatus_lo_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:49]
              next.csr.mstatus <= _next_csr_mstatus_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 260:35]
              node _T_1169 = eq(UInt<2>("h2"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
              when _T_1169 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                node _T_1170 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:20]
                node _T_1171 = neq(_T_1170, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:27]
                when _T_1171 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:45]
                  node _next_csr_stval_T_6 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:69]
                  next.csr.stval <= _next_csr_stval_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 271:62]
                else :
                  node _next_csr_stval_T_7 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 272:48]
                  next.csr.stval <= _next_csr_stval_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 272:41]
              else :
                node _T_1172 = eq(UInt<1>("h1"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                when _T_1172 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                  node _T_1173 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:20]
                  node _T_1174 = neq(_T_1173, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:27]
                  when _T_1174 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:45]
                    node _next_csr_stval_T_8 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:69]
                    next.csr.stval <= _next_csr_stval_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 275:62]
                  else :
                    node _next_csr_stval_T_9 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 276:48]
                    next.csr.stval <= _next_csr_stval_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 276:41]
                else :
                  node _T_1175 = eq(UInt<2>("h3"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                  when _T_1175 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                    node _T_1176 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:20]
                    node _T_1177 = neq(_T_1176, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:27]
                    when _T_1177 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:45]
                      node _next_csr_stval_T_10 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:69]
                      next.csr.stval <= _next_csr_stval_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 280:62]
                    else :
                      node _next_csr_stval_T_11 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 281:48]
                      next.csr.stval <= _next_csr_stval_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 281:41]
                  else :
                    node _T_1178 = eq(UInt<4>("hb"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                    when _T_1178 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                      next.csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 288:26]
                    else :
                      node _T_1179 = eq(UInt<3>("h6"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                      when _T_1179 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                        next.csr.stval <= mem.write.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 292:26]
                      else :
                        node _T_1180 = eq(UInt<3>("h4"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                        when _T_1180 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                          next.csr.stval <= mem.read.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 296:26]
                        else :
                          node _T_1181 = eq(UInt<1>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                          when _T_1181 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 263:29]
                            skip
              node _T_1182 = bits(now.csr.stvec, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:27]
              node _T_1183 = eq(UInt<2>("h0"), _T_1182) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
              when _T_1183 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
                global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 311:29]
                node _next_pc_T_42 = bits(now.csr.stvec, 63, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:46]
                node _next_pc_T_43 = shl(_next_pc_T_42, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:62]
                next.pc <= _next_pc_T_43 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 312:29]
              else :
                node _T_1184 = eq(UInt<2>("h1"), _T_1182) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
                when _T_1184 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 308:35]
                  global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 316:29]
                  node _next_pc_T_44 = bits(now.csr.stvec, 63, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:45]
                  node _next_pc_T_45 = cat(UInt<58>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
                  node _next_pc_T_46 = add(_next_pc_T_44, _next_pc_T_45) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:60]
                  node _next_pc_T_47 = tail(_next_pc_T_46, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:60]
                  node _next_pc_T_48 = shl(_next_pc_T_47, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:92]
                  next.pc <= _next_pc_T_48 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 317:29]
        else :
          event.cause <= next.csr.mcause @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 171:35]
          mstatusNew_2.mpp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 172:35]
          mstatusNew_2.mpie <= mstatusOld_2.mie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 173:35]
          mstatusNew_2.mie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 174:35]
          next.internal.privilegeMode <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 175:35]
          node _T_1185 = eq(UInt<8>("h20"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 176:29]
          when _T_1185 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 176:29]
            node _next_csr_mcause_T = cat(UInt<25>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
            node _next_csr_mcause_T_1 = cat(UInt<1>("h0"), _next_csr_mcause_T) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 185:41]
            next.csr.mcause <= _next_csr_mcause_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 185:35]
            next.csr.mepc <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 186:35]
            mstatusNew_2.mpp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 187:35]
            mstatusNew_2.mpie <= mstatusOld_2.mie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 188:35]
            mstatusNew_2.mie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 189:35]
            next.internal.privilegeMode <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 190:35]
            next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 192:24]
            node next_csr_mstatus_lo_lo_lo_hi_4 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_lo_4 = cat(next_csr_mstatus_lo_lo_lo_hi_4, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_hi_hi_4 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_hi_4 = cat(next_csr_mstatus_lo_lo_hi_hi_4, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_lo_4 = cat(next_csr_mstatus_lo_lo_hi_4, next_csr_mstatus_lo_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_lo_hi_4 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_lo_4 = cat(next_csr_mstatus_lo_hi_lo_hi_4, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_lo_4 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_hi_4 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_hi_4 = cat(next_csr_mstatus_lo_hi_hi_hi_4, next_csr_mstatus_lo_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_hi_4 = cat(next_csr_mstatus_lo_hi_hi_4, next_csr_mstatus_lo_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_lo_4 = cat(next_csr_mstatus_lo_hi_4, next_csr_mstatus_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_lo_hi_4 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_lo_4 = cat(next_csr_mstatus_hi_lo_lo_hi_4, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_hi_hi_4 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_hi_4 = cat(next_csr_mstatus_hi_lo_hi_hi_4, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_lo_4 = cat(next_csr_mstatus_hi_lo_hi_4, next_csr_mstatus_hi_lo_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_lo_hi_4 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_lo_4 = cat(next_csr_mstatus_hi_hi_lo_hi_4, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_lo_4 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_hi_4 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_hi_4 = cat(next_csr_mstatus_hi_hi_hi_hi_4, next_csr_mstatus_hi_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_hi_4 = cat(next_csr_mstatus_hi_hi_hi_4, next_csr_mstatus_hi_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node next_csr_mstatus_hi_4 = cat(next_csr_mstatus_hi_hi_4, next_csr_mstatus_hi_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            node _next_csr_mstatus_T_4 = cat(next_csr_mstatus_hi_4, next_csr_mstatus_lo_4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
            next.csr.mstatus <= _next_csr_mstatus_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:24]
            node _T_1186 = eq(UInt<2>("h2"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
            when _T_1186 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
              next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 199:26]
            else :
              node _T_1187 = eq(UInt<1>("h1"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
              when _T_1187 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                node _T_1188 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:20]
                node _T_1189 = neq(_T_1188, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:27]
                when _T_1189 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:45]
                  node _next_csr_mtval_T_18 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:69]
                  next.csr.mtval <= _next_csr_mtval_T_18 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:62]
                else :
                  node _next_csr_mtval_T_19 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 205:48]
                  next.csr.mtval <= _next_csr_mtval_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 205:41]
              else :
                node _T_1190 = eq(UInt<4>("hb"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                when _T_1190 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                  next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 208:26]
                else :
                  node _T_1191 = eq(UInt<3>("h6"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                  when _T_1191 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                    next.csr.mtval <= mem.write.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 211:26]
                  else :
                    node _T_1192 = eq(UInt<3>("h4"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                    when _T_1192 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                      next.csr.mtval <= mem.read.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 215:26]
                    else :
                      node _T_1193 = eq(UInt<1>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                      when _T_1193 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                        skip
                      else :
                        node _T_1194 = eq(UInt<3>("h7"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                        when _T_1194 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                          skip
                        else :
                          node _T_1195 = eq(UInt<4>("hd"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                          when _T_1195 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                            skip
                          else :
                            node _T_1196 = eq(UInt<4>("hc"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                            when _T_1196 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                              skip
            node _T_1197 = bits(now.csr.mtvec, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:27]
            node _T_1198 = eq(UInt<2>("h0"), _T_1197) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
            when _T_1198 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
              global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 237:29]
              node _next_pc_T_49 = bits(now.csr.mtvec, 31, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:46]
              node _next_pc_T_50 = shl(_next_pc_T_49, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:62]
              next.pc <= _next_pc_T_50 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:29]
            else :
              node _T_1199 = eq(UInt<2>("h1"), _T_1197) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
              when _T_1199 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
                global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 242:29]
                node _next_pc_T_51 = bits(now.csr.mtvec, 31, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:45]
                node _next_pc_T_52 = cat(UInt<26>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
                node _next_pc_T_53 = add(_next_pc_T_51, _next_pc_T_52) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:60]
                node _next_pc_T_54 = tail(_next_pc_T_53, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:60]
                node _next_pc_T_55 = shl(_next_pc_T_54, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:92]
                next.pc <= _next_pc_T_55 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:29]
          else :
            node _T_1200 = eq(UInt<8>("h40"), now.csr.MXLEN) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 176:29]
            when _T_1200 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 176:29]
              node _next_csr_mcause_T_2 = cat(UInt<57>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
              node _next_csr_mcause_T_3 = cat(UInt<1>("h0"), _next_csr_mcause_T_2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 185:41]
              next.csr.mcause <= _next_csr_mcause_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 185:35]
              next.csr.mepc <= now.pc @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 186:35]
              mstatusNew_2.mpp <= now.internal.privilegeMode @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 187:35]
              mstatusNew_2.mpie <= mstatusOld_2.mie @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 188:35]
              mstatusNew_2.mie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 189:35]
              next.internal.privilegeMode <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 190:35]
              next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 192:24]
              node next_csr_mstatus_lo_lo_lo_hi_5 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_lo_lo_5 = cat(next_csr_mstatus_lo_lo_lo_hi_5, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_lo_hi_hi_5 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_lo_hi_5 = cat(next_csr_mstatus_lo_lo_hi_hi_5, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_lo_5 = cat(next_csr_mstatus_lo_lo_hi_5, next_csr_mstatus_lo_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_lo_hi_5 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_lo_5 = cat(next_csr_mstatus_lo_hi_lo_hi_5, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_hi_lo_5 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_hi_hi_5 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_hi_5 = cat(next_csr_mstatus_lo_hi_hi_hi_5, next_csr_mstatus_lo_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_hi_5 = cat(next_csr_mstatus_lo_hi_hi_5, next_csr_mstatus_lo_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_lo_5 = cat(next_csr_mstatus_lo_hi_5, next_csr_mstatus_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_lo_hi_5 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_lo_5 = cat(next_csr_mstatus_hi_lo_lo_hi_5, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_hi_hi_5 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_hi_5 = cat(next_csr_mstatus_hi_lo_hi_hi_5, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_lo_5 = cat(next_csr_mstatus_hi_lo_hi_5, next_csr_mstatus_hi_lo_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_lo_hi_5 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_lo_5 = cat(next_csr_mstatus_hi_hi_lo_hi_5, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_hi_lo_5 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_hi_hi_5 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_hi_5 = cat(next_csr_mstatus_hi_hi_hi_hi_5, next_csr_mstatus_hi_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_hi_5 = cat(next_csr_mstatus_hi_hi_hi_5, next_csr_mstatus_hi_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node next_csr_mstatus_hi_5 = cat(next_csr_mstatus_hi_hi_5, next_csr_mstatus_hi_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              node _next_csr_mstatus_T_5 = cat(next_csr_mstatus_hi_5, next_csr_mstatus_lo_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:38]
              next.csr.mstatus <= _next_csr_mstatus_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 193:24]
              node _T_1201 = eq(UInt<2>("h2"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
              when _T_1201 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 199:26]
              else :
                node _T_1202 = eq(UInt<1>("h1"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                when _T_1202 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                  node _T_1203 = bits(inst, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:20]
                  node _T_1204 = neq(_T_1203, UInt<2>("h3")) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:27]
                  when _T_1204 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:45]
                    node _next_csr_mtval_T_20 = bits(inst, 15, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:69]
                    next.csr.mtval <= _next_csr_mtval_T_20 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 204:62]
                  else :
                    node _next_csr_mtval_T_21 = bits(inst, 31, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 205:48]
                    next.csr.mtval <= _next_csr_mtval_T_21 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 205:41]
                else :
                  node _T_1205 = eq(UInt<4>("hb"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                  when _T_1205 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                    next.csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 208:26]
                  else :
                    node _T_1206 = eq(UInt<3>("h6"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                    when _T_1206 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                      next.csr.mtval <= mem.write.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 211:26]
                    else :
                      node _T_1207 = eq(UInt<3>("h4"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                      when _T_1207 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                        next.csr.mtval <= mem.read.addr @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 215:26]
                      else :
                        node _T_1208 = eq(UInt<1>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                        when _T_1208 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                          skip
                        else :
                          node _T_1209 = eq(UInt<3>("h7"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                          when _T_1209 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                            skip
                          else :
                            node _T_1210 = eq(UInt<4>("hd"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                            when _T_1210 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                              skip
                            else :
                              node _T_1211 = eq(UInt<4>("hc"), exceptionNO) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                              when _T_1211 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 196:29]
                                skip
              node _T_1212 = bits(now.csr.mtvec, 1, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:27]
              node _T_1213 = eq(UInt<2>("h0"), _T_1212) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
              when _T_1213 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
                global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 237:29]
                node _next_pc_T_56 = bits(now.csr.mtvec, 63, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:46]
                node _next_pc_T_57 = shl(_next_pc_T_56, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:62]
                next.pc <= _next_pc_T_57 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 238:29]
              else :
                node _T_1214 = eq(UInt<2>("h1"), _T_1212) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
                when _T_1214 : @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 234:35]
                  global_data.setpc <= UInt<1>("h1") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 242:29]
                  node _next_pc_T_58 = bits(now.csr.mtvec, 63, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:45]
                  node _next_pc_T_59 = cat(UInt<58>("h0"), exceptionNO) @[src/main/scala/rvspeccore/core/tool/BitTool.scala 21:10]
                  node _next_pc_T_60 = add(_next_pc_T_58, _next_pc_T_59) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:60]
                  node _next_pc_T_61 = tail(_next_pc_T_60, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:60]
                  node _next_pc_T_62 = shl(_next_pc_T_61, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:92]
                  next.pc <= _next_pc_T_62 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 243:29]
        node next_csr_mstatus_lo_lo_lo_hi_6 = cat(mstatusNew_2.pad3, mstatusNew_2.sie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_lo_6 = cat(next_csr_mstatus_lo_lo_lo_hi_6, mstatusNew_2.pad4) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_hi_hi_6 = cat(mstatusNew_2.spie, mstatusNew_2.pad2) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_hi_6 = cat(next_csr_mstatus_lo_lo_hi_hi_6, mstatusNew_2.mie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_lo_6 = cat(next_csr_mstatus_lo_lo_hi_6, next_csr_mstatus_lo_lo_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_lo_hi_6 = cat(mstatusNew_2.spp, mstatusNew_2.mpie) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_lo_6 = cat(next_csr_mstatus_lo_hi_lo_hi_6, mstatusNew_2.ube) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_lo_6 = cat(mstatusNew_2.mpp, mstatusNew_2.vs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_hi_6 = cat(mstatusNew_2.xs, mstatusNew_2.fs) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_hi_6 = cat(next_csr_mstatus_lo_hi_hi_hi_6, next_csr_mstatus_lo_hi_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_hi_6 = cat(next_csr_mstatus_lo_hi_hi_6, next_csr_mstatus_lo_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_lo_6 = cat(next_csr_mstatus_lo_hi_6, next_csr_mstatus_lo_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_lo_hi_6 = cat(mstatusNew_2.mxr, mstatusNew_2.sum) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_lo_6 = cat(next_csr_mstatus_hi_lo_lo_hi_6, mstatusNew_2.mprv) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_hi_hi_6 = cat(mstatusNew_2.tsr, mstatusNew_2.tw) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_hi_6 = cat(next_csr_mstatus_hi_lo_hi_hi_6, mstatusNew_2.tvm) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_lo_6 = cat(next_csr_mstatus_hi_lo_hi_6, next_csr_mstatus_hi_lo_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_lo_hi_6 = cat(mstatusNew_2.sxl, mstatusNew_2.uxl) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_lo_6 = cat(next_csr_mstatus_hi_hi_lo_hi_6, mstatusNew_2.pad0) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_lo_6 = cat(mstatusNew_2.mbe, mstatusNew_2.sbe) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_hi_6 = cat(mstatusNew_2.sd, mstatusNew_2.pad1) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_hi_6 = cat(next_csr_mstatus_hi_hi_hi_hi_6, next_csr_mstatus_hi_hi_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_hi_6 = cat(next_csr_mstatus_hi_hi_hi_6, next_csr_mstatus_hi_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node next_csr_mstatus_hi_6 = cat(next_csr_mstatus_hi_hi_6, next_csr_mstatus_hi_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        node _next_csr_mstatus_T_6 = cat(next_csr_mstatus_hi_6, next_csr_mstatus_lo_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:36]
        next.csr.mstatus <= _next_csr_mstatus_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 181:22]
      else :
        event.valid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/ExceptionSupport.scala 140:19]
    io.mem <= mem @[src/main/scala/rvspeccore/core/RiscvCore.scala 164:10]
    io.next <= next @[src/main/scala/rvspeccore/core/RiscvCore.scala 167:15]
    io.event <= event @[src/main/scala/rvspeccore/core/RiscvCore.scala 168:15]
    io.iFetchpc <= iFetchpc @[src/main/scala/rvspeccore/core/RiscvCore.scala 169:15]

  module RiscvCore :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip inst : UInt<32>, flip valid : UInt<1>, iFetchpc : UInt<64>, mem : { read : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, flip data : UInt<64>}, write : { valid : UInt<1>, addr : UInt<64>, memWidth : UInt<7>, data : UInt<64>}}, now : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, next : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, event : { valid : UInt<1>, intrNO : UInt<64>, cause : UInt<64>, exceptionPC : UInt<64>, exceptionInst : UInt<64>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 175:14]

    wire state_state : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}} @[src/main/scala/rvspeccore/core/RiscvCore.scala 78:21]
    state_state.reg[0] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[1] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[2] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[3] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[4] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[5] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[6] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[7] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[8] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[9] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[10] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[11] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[12] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[13] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[14] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[15] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[16] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[17] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[18] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[19] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[20] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[21] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[22] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[23] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[24] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[25] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[26] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[27] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[28] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[29] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[30] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.reg[31] <= UInt<64>("h0") @[src/main/scala/rvspeccore/core/RiscvCore.scala 80:15]
    state_state.pc <= UInt<64>("h80000000") @[src/main/scala/rvspeccore/core/RiscvCore.scala 84:15]
    wire state_state_csr_csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 330:19]
    node _state_state_csr_misaInitVal_T = shl(UInt<2>("h2"), 62) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 336:25]
    node _state_state_csr_misaInitVal_T_1 = shl(UInt<1>("h1"), 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_2 = or(UInt<1>("h0"), _state_state_csr_misaInitVal_T_1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:75]
    node _state_state_csr_misaInitVal_T_3 = shl(UInt<1>("h1"), 12) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_4 = or(_state_state_csr_misaInitVal_T_2, _state_state_csr_misaInitVal_T_3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:75]
    node _state_state_csr_misaInitVal_T_5 = shl(UInt<1>("h1"), 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 320:66]
    node _state_state_csr_misaInitVal_T_6 = or(_state_state_csr_misaInitVal_T_4, _state_state_csr_misaInitVal_T_5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:75]
    node state_state_csr_misaInitVal = or(_state_state_csr_misaInitVal_T, _state_state_csr_misaInitVal_T_6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 341:20]
    state_state_csr_csr.misa <= state_state_csr_misaInitVal @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 343:14]
    state_state_csr_csr.mvendorid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 347:19]
    state_state_csr_csr.marchid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 349:17]
    state_state_csr_csr.mimpid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 351:17]
    state_state_csr_csr.mhartid <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 352:17]
    state_state_csr_csr.mstatus <= UInt<13>("h1800") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 353:17]
    wire state_state_csr_mstatusStruct : { sd : UInt<1>, pad1 : UInt<25>, mbe : UInt<1>, sbe : UInt<1>, sxl : UInt<2>, uxl : UInt<2>, pad0 : UInt<9>, tsr : UInt<1>, tw : UInt<1>, tvm : UInt<1>, mxr : UInt<1>, sum : UInt<1>, mprv : UInt<1>, xs : UInt<2>, fs : UInt<2>, mpp : UInt<2>, vs : UInt<2>, spp : UInt<1>, mpie : UInt<1>, ube : UInt<1>, spie : UInt<1>, pad2 : UInt<1>, mie : UInt<1>, pad3 : UInt<1>, sie : UInt<1>, pad4 : UInt<1>} @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    wire _state_state_csr_mstatusStruct_WIRE : UInt<64> @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    _state_state_csr_mstatusStruct_WIRE <= state_state_csr_csr.mstatus @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T = bits(_state_state_csr_mstatusStruct_WIRE, 0, 0) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad4 <= _state_state_csr_mstatusStruct_T @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_1 = bits(_state_state_csr_mstatusStruct_WIRE, 1, 1) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sie <= _state_state_csr_mstatusStruct_T_1 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_2 = bits(_state_state_csr_mstatusStruct_WIRE, 2, 2) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad3 <= _state_state_csr_mstatusStruct_T_2 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_3 = bits(_state_state_csr_mstatusStruct_WIRE, 3, 3) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mie <= _state_state_csr_mstatusStruct_T_3 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_4 = bits(_state_state_csr_mstatusStruct_WIRE, 4, 4) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad2 <= _state_state_csr_mstatusStruct_T_4 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_5 = bits(_state_state_csr_mstatusStruct_WIRE, 5, 5) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.spie <= _state_state_csr_mstatusStruct_T_5 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_6 = bits(_state_state_csr_mstatusStruct_WIRE, 6, 6) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.ube <= _state_state_csr_mstatusStruct_T_6 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_7 = bits(_state_state_csr_mstatusStruct_WIRE, 7, 7) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mpie <= _state_state_csr_mstatusStruct_T_7 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_8 = bits(_state_state_csr_mstatusStruct_WIRE, 8, 8) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.spp <= _state_state_csr_mstatusStruct_T_8 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_9 = bits(_state_state_csr_mstatusStruct_WIRE, 10, 9) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.vs <= _state_state_csr_mstatusStruct_T_9 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_10 = bits(_state_state_csr_mstatusStruct_WIRE, 12, 11) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mpp <= _state_state_csr_mstatusStruct_T_10 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_11 = bits(_state_state_csr_mstatusStruct_WIRE, 14, 13) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.fs <= _state_state_csr_mstatusStruct_T_11 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_12 = bits(_state_state_csr_mstatusStruct_WIRE, 16, 15) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.xs <= _state_state_csr_mstatusStruct_T_12 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_13 = bits(_state_state_csr_mstatusStruct_WIRE, 17, 17) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mprv <= _state_state_csr_mstatusStruct_T_13 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_14 = bits(_state_state_csr_mstatusStruct_WIRE, 18, 18) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sum <= _state_state_csr_mstatusStruct_T_14 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_15 = bits(_state_state_csr_mstatusStruct_WIRE, 19, 19) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mxr <= _state_state_csr_mstatusStruct_T_15 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_16 = bits(_state_state_csr_mstatusStruct_WIRE, 20, 20) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.tvm <= _state_state_csr_mstatusStruct_T_16 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_17 = bits(_state_state_csr_mstatusStruct_WIRE, 21, 21) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.tw <= _state_state_csr_mstatusStruct_T_17 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_18 = bits(_state_state_csr_mstatusStruct_WIRE, 22, 22) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.tsr <= _state_state_csr_mstatusStruct_T_18 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_19 = bits(_state_state_csr_mstatusStruct_WIRE, 31, 23) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad0 <= _state_state_csr_mstatusStruct_T_19 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_20 = bits(_state_state_csr_mstatusStruct_WIRE, 33, 32) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.uxl <= _state_state_csr_mstatusStruct_T_20 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_21 = bits(_state_state_csr_mstatusStruct_WIRE, 35, 34) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sxl <= _state_state_csr_mstatusStruct_T_21 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_22 = bits(_state_state_csr_mstatusStruct_WIRE, 36, 36) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sbe <= _state_state_csr_mstatusStruct_T_22 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_23 = bits(_state_state_csr_mstatusStruct_WIRE, 37, 37) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.mbe <= _state_state_csr_mstatusStruct_T_23 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_24 = bits(_state_state_csr_mstatusStruct_WIRE, 62, 38) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.pad1 <= _state_state_csr_mstatusStruct_T_24 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    node _state_state_csr_mstatusStruct_T_25 = bits(_state_state_csr_mstatusStruct_WIRE, 63, 63) @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_mstatusStruct.sd <= _state_state_csr_mstatusStruct_T_25 @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 354:45]
    state_state_csr_csr.mstatush <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 357:20]
    state_state_csr_csr.mscratch <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 358:20]
    state_state_csr_csr.mtvec <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 359:20]
    state_state_csr_csr.mcounteren <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 360:20]
    state_state_csr_csr.medeleg <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 361:20]
    state_state_csr_csr.mideleg <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 362:20]
    state_state_csr_csr.mip <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 363:20]
    state_state_csr_csr.mie <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 364:20]
    state_state_csr_csr.mepc <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 365:20]
    state_state_csr_csr.mcause <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 366:20]
    state_state_csr_csr.mtval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 367:20]
    state_state_csr_csr.cycle <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 368:20]
    state_state_csr_csr.scause <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 371:20]
    state_state_csr_csr.scounteren <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 372:20]
    state_state_csr_csr.stvec <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 373:20]
    state_state_csr_csr.sepc <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 374:20]
    state_state_csr_csr.stval <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 375:20]
    state_state_csr_csr.sscratch <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 376:20]
    state_state_csr_csr.satp <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 378:14]
    state_state_csr_csr.pmpcfg0 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 386:18]
    state_state_csr_csr.pmpcfg1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 387:18]
    state_state_csr_csr.pmpcfg2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 388:18]
    state_state_csr_csr.pmpcfg3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 389:18]
    state_state_csr_csr.pmpaddr0 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 390:18]
    state_state_csr_csr.pmpaddr1 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 391:18]
    state_state_csr_csr.pmpaddr2 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 392:18]
    state_state_csr_csr.pmpaddr3 <= UInt<1>("h0") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 393:18]
    state_state_csr_csr.MXLEN <= UInt<7>("h40") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 398:15]
    state_state_csr_csr.IALIGN <= UInt<5>("h10") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 399:16]
    state_state_csr_csr.ILEN <= UInt<6>("h20") @[src/main/scala/rvspeccore/core/spec/instset/csr/CSR.scala 403:14]
    state_state.csr <= state_state_csr_csr @[src/main/scala/rvspeccore/core/RiscvCore.scala 85:15]
    wire state_state_internal_internal : { privilegeMode : UInt<2>} @[src/main/scala/rvspeccore/core/RiscvCore.scala 61:24]
    state_state_internal_internal.privilegeMode <= UInt<2>("h3") @[src/main/scala/rvspeccore/core/RiscvCore.scala 62:28]
    state_state.internal <= state_state_internal_internal @[src/main/scala/rvspeccore/core/RiscvCore.scala 87:20]
    reg state : { reg : UInt<64>[32], pc : UInt<64>, csr : { misa : UInt<64>, mvendorid : UInt<64>, marchid : UInt<64>, mimpid : UInt<64>, mhartid : UInt<64>, mstatus : UInt<64>, mstatush : UInt<64>, mscratch : UInt<64>, mtvec : UInt<64>, mcounteren : UInt<64>, medeleg : UInt<64>, mideleg : UInt<64>, mip : UInt<64>, mie : UInt<64>, mepc : UInt<64>, mcause : UInt<64>, mtval : UInt<64>, cycle : UInt<64>, scounteren : UInt<64>, scause : UInt<64>, stvec : UInt<64>, sepc : UInt<64>, stval : UInt<64>, sscratch : UInt<64>, satp : UInt<64>, pmpcfg0 : UInt<64>, pmpcfg1 : UInt<64>, pmpcfg2 : UInt<64>, pmpcfg3 : UInt<64>, pmpaddr0 : UInt<64>, pmpaddr1 : UInt<64>, pmpaddr2 : UInt<64>, pmpaddr3 : UInt<64>, MXLEN : UInt<8>, IALIGN : UInt<8>, ILEN : UInt<8>}, internal : { privilegeMode : UInt<2>}}, clock with :
      reset => (reset, state_state) @[src/main/scala/rvspeccore/core/RiscvCore.scala 189:22]
    inst trans of RiscvTrans @[src/main/scala/rvspeccore/core/RiscvCore.scala 190:21]
    trans.clock <= clock
    trans.reset <= reset
    trans.io.inst <= io.inst @[src/main/scala/rvspeccore/core/RiscvCore.scala 192:18]
    trans.io.valid <= io.valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 193:18]
    io.mem.write <= trans.io.mem.write @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    trans.io.mem.read.data <= io.mem.read.data @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    io.mem.read.memWidth <= trans.io.mem.read.memWidth @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    io.mem.read.addr <= trans.io.mem.read.addr @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    io.mem.read.valid <= trans.io.mem.read.valid @[src/main/scala/rvspeccore/core/RiscvCore.scala 194:16]
    trans.io.now.internal.privilegeMode <= state.internal.privilegeMode @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.ILEN <= state.csr.ILEN @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.IALIGN <= state.csr.IALIGN @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.MXLEN <= state.csr.MXLEN @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpaddr3 <= state.csr.pmpaddr3 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpaddr2 <= state.csr.pmpaddr2 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpaddr1 <= state.csr.pmpaddr1 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpaddr0 <= state.csr.pmpaddr0 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpcfg3 <= state.csr.pmpcfg3 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpcfg2 <= state.csr.pmpcfg2 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpcfg1 <= state.csr.pmpcfg1 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.pmpcfg0 <= state.csr.pmpcfg0 @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.satp <= state.csr.satp @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.sscratch <= state.csr.sscratch @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.stval <= state.csr.stval @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.sepc <= state.csr.sepc @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.stvec <= state.csr.stvec @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.scause <= state.csr.scause @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.scounteren <= state.csr.scounteren @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.cycle <= state.csr.cycle @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mtval <= state.csr.mtval @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mcause <= state.csr.mcause @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mepc <= state.csr.mepc @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mie <= state.csr.mie @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mip <= state.csr.mip @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mideleg <= state.csr.mideleg @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.medeleg <= state.csr.medeleg @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mcounteren <= state.csr.mcounteren @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mtvec <= state.csr.mtvec @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mscratch <= state.csr.mscratch @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mstatush <= state.csr.mstatush @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mstatus <= state.csr.mstatus @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mhartid <= state.csr.mhartid @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mimpid <= state.csr.mimpid @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.marchid <= state.csr.marchid @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.mvendorid <= state.csr.mvendorid @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.csr.misa <= state.csr.misa @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.pc <= state.pc @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[0] <= state.reg[0] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[1] <= state.reg[1] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[2] <= state.reg[2] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[3] <= state.reg[3] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[4] <= state.reg[4] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[5] <= state.reg[5] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[6] <= state.reg[6] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[7] <= state.reg[7] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[8] <= state.reg[8] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[9] <= state.reg[9] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[10] <= state.reg[10] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[11] <= state.reg[11] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[12] <= state.reg[12] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[13] <= state.reg[13] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[14] <= state.reg[14] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[15] <= state.reg[15] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[16] <= state.reg[16] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[17] <= state.reg[17] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[18] <= state.reg[18] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[19] <= state.reg[19] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[20] <= state.reg[20] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[21] <= state.reg[21] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[22] <= state.reg[22] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[23] <= state.reg[23] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[24] <= state.reg[24] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[25] <= state.reg[25] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[26] <= state.reg[26] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[27] <= state.reg[27] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[28] <= state.reg[28] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[29] <= state.reg[29] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[30] <= state.reg[30] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    trans.io.now.reg[31] <= state.reg[31] @[src/main/scala/rvspeccore/core/RiscvCore.scala 197:16]
    state <= trans.io.next @[src/main/scala/rvspeccore/core/RiscvCore.scala 198:16]
    io.now <= state @[src/main/scala/rvspeccore/core/RiscvCore.scala 200:15]
    io.next <= trans.io.next @[src/main/scala/rvspeccore/core/RiscvCore.scala 201:15]
    io.event <= trans.io.event @[src/main/scala/rvspeccore/core/RiscvCore.scala 202:15]
    io.iFetchpc <= trans.io.iFetchpc @[src/main/scala/rvspeccore/core/RiscvCore.scala 203:15]

