From a168854cb571c42387791b2d529d856a08c3f3c9 Mon Sep 17 00:00:00 2001
From: "baoqi.wang" <baoqi.wang@amlogic.com>
Date: Mon, 27 Oct 2014 10:47:17 +0800
Subject: [PATCH 5081/5965] ethernet: update PMU4 PHY configuration parameters

Change-Id: I835e311977cf31baffaf61984b7c2ff90e933f8c
---
 drivers/amlogic/ethernet/phy/am_internal.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/amlogic/ethernet/phy/am_internal.c b/drivers/amlogic/ethernet/phy/am_internal.c
index 045fa786c70e..9e1f76218f43 100755
--- a/drivers/amlogic/ethernet/phy/am_internal.c
+++ b/drivers/amlogic/ethernet/phy/am_internal.c
@@ -207,7 +207,7 @@ static void init_pmu4_phy(struct phy_device *phydev)
         phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A4CFG);//write addr 0x15
         phy_write(phydev,SMI_ADDR_TSTWRITE,0x2636);//write val
         phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A5CFG);//write addr 0x16
-        phy_write(phydev,SMI_ADDR_TSTWRITE,3);//write val
+        phy_write(phydev,SMI_ADDR_TSTWRITE,5);//write val
         phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A7CFG);//write addr 0x18
 	phy_write(phydev,SMI_ADDR_TSTWRITE,0x0108);
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A9CFG);//write addr 0x1b	
@@ -238,7 +238,7 @@ void init_pmu4_phy_10B(struct phy_device *phydev)
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A4CFG);//write addr 0x15
 	phy_write(phydev,SMI_ADDR_TSTWRITE,0x246);//write val
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A5CFG);//write addr 0x16
-	phy_write(phydev,SMI_ADDR_TSTWRITE,3);//write val
+	phy_write(phydev,SMI_ADDR_TSTWRITE,5);//write val
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A7CFG);//write addr 0x18
 	phy_write(phydev,SMI_ADDR_TSTWRITE,0x40a4);//write val by chandle (2)
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A9CFG);//write addr 0x1b
@@ -280,7 +280,7 @@ void init_pmu4_phy_100B(struct phy_device *phydev)
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A4CFG);//write addr 0x15
 	phy_write(phydev,SMI_ADDR_TSTWRITE,0x8446);//write val
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A5CFG);//write addr 0x16
-	phy_write(phydev,SMI_ADDR_TSTWRITE,0x0003);//write val
+	phy_write(phydev,SMI_ADDR_TSTWRITE,0x0005);//write val
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A7CFG);//write addr 0x18
 	phy_write(phydev,SMI_ADDR_TSTWRITE,0x40a6);//write val
 	phy_write(phydev,SMI_ADDR_TSTCNTL,TSTCNTL_WR|WR_ADDR_A9CFG);//write addr 0x1b
-- 
2.19.0

