
GccApplication1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000141c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000430  20000000  0008141c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002c  20000430  0008184c  00010430  2**2
                  ALLOC
  3 .stack        00000404  2000045c  00081878  00010430  2**0
                  ALLOC
  4 .heap         00000200  20000860  00081c7c  00010430  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010430  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010459  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004091  00000000  00000000  000104b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000973  00000000  00000000  00014545  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000592  00000000  00000000  00014eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000001a0  00000000  00000000  0001544a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000120  00000000  00000000  000155ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011db3  00000000  00000000  0001570a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004322  00000000  00000000  000274bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005528c  00000000  00000000  0002b7df  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000480  00000000  00000000  00080a6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20000860 	.word	0x20000860
   80004:	00080149 	.word	0x00080149
   80008:	000801d1 	.word	0x000801d1
   8000c:	000801d1 	.word	0x000801d1
   80010:	000801d1 	.word	0x000801d1
   80014:	000801d1 	.word	0x000801d1
   80018:	000801d1 	.word	0x000801d1
	...
   8002c:	000801d1 	.word	0x000801d1
   80030:	000801d1 	.word	0x000801d1
   80034:	00000000 	.word	0x00000000
   80038:	000801d1 	.word	0x000801d1
   8003c:	000801d1 	.word	0x000801d1
   80040:	000801d1 	.word	0x000801d1
   80044:	000801d1 	.word	0x000801d1
   80048:	000801d1 	.word	0x000801d1
   8004c:	000801d1 	.word	0x000801d1
   80050:	000801d1 	.word	0x000801d1
   80054:	000801d1 	.word	0x000801d1
   80058:	000801d1 	.word	0x000801d1
   8005c:	000801d1 	.word	0x000801d1
   80060:	000809c9 	.word	0x000809c9
   80064:	000801d1 	.word	0x000801d1
   80068:	00000000 	.word	0x00000000
   8006c:	000801d1 	.word	0x000801d1
   80070:	000802a9 	.word	0x000802a9
   80074:	000801d1 	.word	0x000801d1
   80078:	000802d5 	.word	0x000802d5
	...
   80084:	000801d1 	.word	0x000801d1
   80088:	000801d1 	.word	0x000801d1
   8008c:	000801d1 	.word	0x000801d1
   80090:	000801d1 	.word	0x000801d1
   80094:	000801d1 	.word	0x000801d1
   80098:	000801d1 	.word	0x000801d1
   8009c:	000801d1 	.word	0x000801d1
   800a0:	000801d1 	.word	0x000801d1
   800a4:	00000000 	.word	0x00000000
   800a8:	000801d1 	.word	0x000801d1
   800ac:	000808cd 	.word	0x000808cd
   800b0:	000801d1 	.word	0x000801d1
   800b4:	000801d1 	.word	0x000801d1
   800b8:	000801d1 	.word	0x000801d1
   800bc:	000801d1 	.word	0x000801d1
   800c0:	000801d1 	.word	0x000801d1
   800c4:	000801d1 	.word	0x000801d1
   800c8:	000801d1 	.word	0x000801d1
   800cc:	000801d1 	.word	0x000801d1
   800d0:	000801d1 	.word	0x000801d1
   800d4:	000801d1 	.word	0x000801d1
   800d8:	000801d1 	.word	0x000801d1
   800dc:	000801d1 	.word	0x000801d1
   800e0:	000801d1 	.word	0x000801d1
   800e4:	000801d1 	.word	0x000801d1
   800e8:	000801d1 	.word	0x000801d1
   800ec:	000801d1 	.word	0x000801d1
   800f0:	000801d1 	.word	0x000801d1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000430 	.word	0x20000430
   80110:	00000000 	.word	0x00000000
   80114:	0008141c 	.word	0x0008141c

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	0008141c 	.word	0x0008141c
   8013c:	20000434 	.word	0x20000434
   80140:	0008141c 	.word	0x0008141c
   80144:	00000000 	.word	0x00000000

00080148 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   80148:	b580      	push	{r7, lr}
   8014a:	b082      	sub	sp, #8
   8014c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
   8014e:	4b17      	ldr	r3, [pc, #92]	; (801ac <Reset_Handler+0x64>)
   80150:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
   80152:	4b17      	ldr	r3, [pc, #92]	; (801b0 <Reset_Handler+0x68>)
   80154:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
   80156:	687a      	ldr	r2, [r7, #4]
   80158:	683b      	ldr	r3, [r7, #0]
   8015a:	429a      	cmp	r2, r3
   8015c:	d00c      	beq.n	80178 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
   8015e:	e007      	b.n	80170 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
   80160:	683b      	ldr	r3, [r7, #0]
   80162:	1d1a      	adds	r2, r3, #4
   80164:	603a      	str	r2, [r7, #0]
   80166:	687a      	ldr	r2, [r7, #4]
   80168:	1d11      	adds	r1, r2, #4
   8016a:	6079      	str	r1, [r7, #4]
   8016c:	6812      	ldr	r2, [r2, #0]
   8016e:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
   80170:	683a      	ldr	r2, [r7, #0]
   80172:	4b10      	ldr	r3, [pc, #64]	; (801b4 <Reset_Handler+0x6c>)
   80174:	429a      	cmp	r2, r3
   80176:	d3f3      	bcc.n	80160 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
   80178:	4b0f      	ldr	r3, [pc, #60]	; (801b8 <Reset_Handler+0x70>)
   8017a:	603b      	str	r3, [r7, #0]
   8017c:	e004      	b.n	80188 <Reset_Handler+0x40>
                *pDest++ = 0;
   8017e:	683b      	ldr	r3, [r7, #0]
   80180:	1d1a      	adds	r2, r3, #4
   80182:	603a      	str	r2, [r7, #0]
   80184:	2200      	movs	r2, #0
   80186:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
   80188:	683a      	ldr	r2, [r7, #0]
   8018a:	4b0c      	ldr	r3, [pc, #48]	; (801bc <Reset_Handler+0x74>)
   8018c:	429a      	cmp	r2, r3
   8018e:	d3f6      	bcc.n	8017e <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
   80190:	4b0b      	ldr	r3, [pc, #44]	; (801c0 <Reset_Handler+0x78>)
   80192:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80194:	4a0b      	ldr	r2, [pc, #44]	; (801c4 <Reset_Handler+0x7c>)
   80196:	687b      	ldr	r3, [r7, #4]
   80198:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8019c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   801a0:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
   801a2:	4b09      	ldr	r3, [pc, #36]	; (801c8 <Reset_Handler+0x80>)
   801a4:	4798      	blx	r3

        /* Branch to main function */
        main();
   801a6:	4b09      	ldr	r3, [pc, #36]	; (801cc <Reset_Handler+0x84>)
   801a8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
   801aa:	e7fe      	b.n	801aa <Reset_Handler+0x62>
   801ac:	0008141c 	.word	0x0008141c
   801b0:	20000000 	.word	0x20000000
   801b4:	20000430 	.word	0x20000430
   801b8:	20000430 	.word	0x20000430
   801bc:	2000045c 	.word	0x2000045c
   801c0:	00080000 	.word	0x00080000
   801c4:	e000ed00 	.word	0xe000ed00
   801c8:	000812a9 	.word	0x000812a9
   801cc:	00080301 	.word	0x00080301

000801d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   801d0:	b480      	push	{r7}
   801d2:	af00      	add	r7, sp, #0
        while (1) {
        }
   801d4:	e7fe      	b.n	801d4 <Dummy_Handler+0x4>
   801d6:	bf00      	nop

000801d8 <SystemInit>:
/**
 * \brief Setup the microcontroller system.
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
   801d8:	b480      	push	{r7}
   801da:	af00      	add	r7, sp, #0
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   801dc:	4b2a      	ldr	r3, [pc, #168]	; (80288 <SystemInit+0xb0>)
   801de:	f44f 6280 	mov.w	r2, #1024	; 0x400
   801e2:	601a      	str	r2, [r3, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   801e4:	4b29      	ldr	r3, [pc, #164]	; (8028c <SystemInit+0xb4>)
   801e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   801ea:	601a      	str	r2, [r3, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   801ec:	4b28      	ldr	r3, [pc, #160]	; (80290 <SystemInit+0xb8>)
   801ee:	6a1b      	ldr	r3, [r3, #32]
   801f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   801f4:	2b00      	cmp	r3, #0
   801f6:	d109      	bne.n	8020c <SystemInit+0x34>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   801f8:	4b25      	ldr	r3, [pc, #148]	; (80290 <SystemInit+0xb8>)
   801fa:	4a26      	ldr	r2, [pc, #152]	; (80294 <SystemInit+0xbc>)
   801fc:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   801fe:	bf00      	nop
   80200:	4b23      	ldr	r3, [pc, #140]	; (80290 <SystemInit+0xb8>)
   80202:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80204:	f003 0301 	and.w	r3, r3, #1
   80208:	2b00      	cmp	r3, #0
   8020a:	d0f9      	beq.n	80200 <SystemInit+0x28>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   8020c:	4b20      	ldr	r3, [pc, #128]	; (80290 <SystemInit+0xb8>)
   8020e:	4a22      	ldr	r2, [pc, #136]	; (80298 <SystemInit+0xc0>)
   80210:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   80212:	bf00      	nop
   80214:	4b1e      	ldr	r3, [pc, #120]	; (80290 <SystemInit+0xb8>)
   80216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80218:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   8021c:	2b00      	cmp	r3, #0
   8021e:	d0f9      	beq.n	80214 <SystemInit+0x3c>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80220:	4b1b      	ldr	r3, [pc, #108]	; (80290 <SystemInit+0xb8>)
   80222:	4a1b      	ldr	r2, [pc, #108]	; (80290 <SystemInit+0xb8>)
   80224:	6b12      	ldr	r2, [r2, #48]	; 0x30
   80226:	f022 0203 	bic.w	r2, r2, #3
   8022a:	f042 0201 	orr.w	r2, r2, #1
   8022e:	631a      	str	r2, [r3, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80230:	bf00      	nop
   80232:	4b17      	ldr	r3, [pc, #92]	; (80290 <SystemInit+0xb8>)
   80234:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80236:	f003 0308 	and.w	r3, r3, #8
   8023a:	2b00      	cmp	r3, #0
   8023c:	d0f9      	beq.n	80232 <SystemInit+0x5a>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   8023e:	4b14      	ldr	r3, [pc, #80]	; (80290 <SystemInit+0xb8>)
   80240:	4a16      	ldr	r2, [pc, #88]	; (8029c <SystemInit+0xc4>)
   80242:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80244:	bf00      	nop
   80246:	4b12      	ldr	r3, [pc, #72]	; (80290 <SystemInit+0xb8>)
   80248:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8024a:	f003 0302 	and.w	r3, r3, #2
   8024e:	2b00      	cmp	r3, #0
   80250:	d0f9      	beq.n	80246 <SystemInit+0x6e>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80252:	4b0f      	ldr	r3, [pc, #60]	; (80290 <SystemInit+0xb8>)
   80254:	2211      	movs	r2, #17
   80256:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80258:	bf00      	nop
   8025a:	4b0d      	ldr	r3, [pc, #52]	; (80290 <SystemInit+0xb8>)
   8025c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8025e:	f003 0308 	and.w	r3, r3, #8
   80262:	2b00      	cmp	r3, #0
   80264:	d0f9      	beq.n	8025a <SystemInit+0x82>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80266:	4b0a      	ldr	r3, [pc, #40]	; (80290 <SystemInit+0xb8>)
   80268:	2212      	movs	r2, #18
   8026a:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   8026c:	bf00      	nop
   8026e:	4b08      	ldr	r3, [pc, #32]	; (80290 <SystemInit+0xb8>)
   80270:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80272:	f003 0308 	and.w	r3, r3, #8
   80276:	2b00      	cmp	r3, #0
   80278:	d0f9      	beq.n	8026e <SystemInit+0x96>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   8027a:	4b09      	ldr	r3, [pc, #36]	; (802a0 <SystemInit+0xc8>)
   8027c:	4a09      	ldr	r2, [pc, #36]	; (802a4 <SystemInit+0xcc>)
   8027e:	601a      	str	r2, [r3, #0]
}
   80280:	46bd      	mov	sp, r7
   80282:	f85d 7b04 	ldr.w	r7, [sp], #4
   80286:	4770      	bx	lr
   80288:	400e0a00 	.word	0x400e0a00
   8028c:	400e0c00 	.word	0x400e0c00
   80290:	400e0600 	.word	0x400e0600
   80294:	00370809 	.word	0x00370809
   80298:	01370809 	.word	0x01370809
   8029c:	200d3f01 	.word	0x200d3f01
   802a0:	20000000 	.word	0x20000000
   802a4:	0501bd00 	.word	0x0501bd00

000802a8 <PIOB_Handler>:


// *************************************************************************************************************************************

void PIOB_Handler()
{
   802a8:	b480      	push	{r7}
   802aa:	af00      	add	r7, sp, #0
	//Since the interrupt could be any pin on PORTB we need to
	//  check if PB27 is the one triggering the interrupt.
	if((PIOB->PIO_ISR & PIO_PB27)==PIO_PB27){
   802ac:	4b07      	ldr	r3, [pc, #28]	; (802cc <PIOB_Handler+0x24>)
   802ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   802b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
   802b4:	2b00      	cmp	r3, #0
   802b6:	d004      	beq.n	802c2 <PIOB_Handler+0x1a>
		iEncoder_ST++;
   802b8:	4b05      	ldr	r3, [pc, #20]	; (802d0 <PIOB_Handler+0x28>)
   802ba:	681b      	ldr	r3, [r3, #0]
   802bc:	1c5a      	adds	r2, r3, #1
   802be:	4b04      	ldr	r3, [pc, #16]	; (802d0 <PIOB_Handler+0x28>)
   802c0:	601a      	str	r2, [r3, #0]
	}
}
   802c2:	46bd      	mov	sp, r7
   802c4:	f85d 7b04 	ldr.w	r7, [sp], #4
   802c8:	4770      	bx	lr
   802ca:	bf00      	nop
   802cc:	400e1000 	.word	0x400e1000
   802d0:	20000450 	.word	0x20000450

000802d4 <PIOD_Handler>:

void PIOD_Handler()
{
   802d4:	b480      	push	{r7}
   802d6:	af00      	add	r7, sp, #0
	//Since the interrupt could be any pin on PORTD we need to
	//  check if PD8 is the one triggering the interrupt.
	if((PIOD->PIO_ISR & PIO_PD8)==PIO_PD8){
   802d8:	4b07      	ldr	r3, [pc, #28]	; (802f8 <PIOD_Handler+0x24>)
   802da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   802dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
   802e0:	2b00      	cmp	r3, #0
   802e2:	d004      	beq.n	802ee <PIOD_Handler+0x1a>
		iEncoder_DR++;
   802e4:	4b05      	ldr	r3, [pc, #20]	; (802fc <PIOD_Handler+0x28>)
   802e6:	681b      	ldr	r3, [r3, #0]
   802e8:	1c5a      	adds	r2, r3, #1
   802ea:	4b04      	ldr	r3, [pc, #16]	; (802fc <PIOD_Handler+0x28>)
   802ec:	601a      	str	r2, [r3, #0]
	}
}
   802ee:	46bd      	mov	sp, r7
   802f0:	f85d 7b04 	ldr.w	r7, [sp], #4
   802f4:	4770      	bx	lr
   802f6:	bf00      	nop
   802f8:	400e1400 	.word	0x400e1400
   802fc:	20000458 	.word	0x20000458

00080300 <main>:
uint8_t c = 4;

// *************************************************************************************************************************************

int main(void)
{
   80300:	b580      	push	{r7, lr}
   80302:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
   80306:	af00      	add	r7, sp, #0
    /* Initialize the SAM system */
    SystemInit();
   80308:	4b31      	ldr	r3, [pc, #196]	; (803d0 <main+0xd0>)
   8030a:	4798      	blx	r3
	/* Initialize pins */
	Pin_Configuration();
   8030c:	4b31      	ldr	r3, [pc, #196]	; (803d4 <main+0xd4>)
   8030e:	4798      	blx	r3
	/* Initialize PWM generator */
	InitPWMController_MCLK(); 
   80310:	4b31      	ldr	r3, [pc, #196]	; (803d8 <main+0xd8>)
   80312:	4798      	blx	r3
	/* Initialize timers */
	Configure_Timers();
   80314:	4b31      	ldr	r3, [pc, #196]	; (803dc <main+0xdc>)
   80316:	4798      	blx	r3
	/* Configre UART */
	configure_uart();
   80318:	4b31      	ldr	r3, [pc, #196]	; (803e0 <main+0xe0>)
   8031a:	4798      	blx	r3
	
	
	/* Disable watchdog */
	WDT->WDT_MR |=  WDT_MR_WDDIS;
   8031c:	4b31      	ldr	r3, [pc, #196]	; (803e4 <main+0xe4>)
   8031e:	4a31      	ldr	r2, [pc, #196]	; (803e4 <main+0xe4>)
   80320:	6852      	ldr	r2, [r2, #4]
   80322:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
   80326:	605a      	str	r2, [r3, #4]
	
	/* Run initialization sequence for motor drivers */
	Init_Motors();
   80328:	4b2f      	ldr	r3, [pc, #188]	; (803e8 <main+0xe8>)
   8032a:	4798      	blx	r3

	//selfTest();
	
	iEncoder_DR = 0;
   8032c:	4b2f      	ldr	r3, [pc, #188]	; (803ec <main+0xec>)
   8032e:	2200      	movs	r2, #0
   80330:	601a      	str	r2, [r3, #0]
	iEncoder_ST = 0;
   80332:	4b2f      	ldr	r3, [pc, #188]	; (803f0 <main+0xf0>)
   80334:	2200      	movs	r2, #0
   80336:	601a      	str	r2, [r3, #0]
	
	int delta = 0;
   80338:	2300      	movs	r3, #0
   8033a:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
	char decizion = 0;
   8033e:	2300      	movs	r3, #0
   80340:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
	
	iSpeed_DR = 70;
   80344:	4b2b      	ldr	r3, [pc, #172]	; (803f4 <main+0xf4>)
   80346:	2246      	movs	r2, #70	; 0x46
   80348:	801a      	strh	r2, [r3, #0]
	iSpeed_ST = 70;
   8034a:	4b2b      	ldr	r3, [pc, #172]	; (803f8 <main+0xf8>)
   8034c:	2246      	movs	r2, #70	; 0x46
   8034e:	801a      	strh	r2, [r3, #0]
	char buffer[500];
	
    while (1) 
    {
		delta = iEncoder_DR-iEncoder_ST;
   80350:	4b26      	ldr	r3, [pc, #152]	; (803ec <main+0xec>)
   80352:	681a      	ldr	r2, [r3, #0]
   80354:	4b26      	ldr	r3, [pc, #152]	; (803f0 <main+0xf0>)
   80356:	681b      	ldr	r3, [r3, #0]
   80358:	1ad3      	subs	r3, r2, r3
   8035a:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
		if(delta<0){
   8035e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
   80362:	2b00      	cmp	r3, #0
   80364:	da03      	bge.n	8036e <main+0x6e>
			// viram dreapta
			decizion = 'd';
   80366:	2364      	movs	r3, #100	; 0x64
   80368:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
   8036c:	e00a      	b.n	80384 <main+0x84>
		}else if(delta>0){
   8036e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
   80372:	2b00      	cmp	r3, #0
   80374:	dd03      	ble.n	8037e <main+0x7e>
			//viram stanga
			decizion = 's';
   80376:	2373      	movs	r3, #115	; 0x73
   80378:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
   8037c:	e002      	b.n	80384 <main+0x84>
		}else{
			//mergem in fata
			decizion = 'o';
   8037e:	236f      	movs	r3, #111	; 0x6f
   80380:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
		}
		
		uart_putchar(decizion);
   80384:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
   80388:	4618      	mov	r0, r3
   8038a:	4b1c      	ldr	r3, [pc, #112]	; (803fc <main+0xfc>)
   8038c:	4798      	blx	r3
		uart_putchar(10);
   8038e:	200a      	movs	r0, #10
   80390:	4b1a      	ldr	r3, [pc, #104]	; (803fc <main+0xfc>)
   80392:	4798      	blx	r3
		//memset(buffer,0,sizeof(buffer));
		//printInt(delta,buffer);
		//buffer[9]=10;
		//sendString(buffer,10);
		
		if(iEncoder_DR > 250){
   80394:	4b15      	ldr	r3, [pc, #84]	; (803ec <main+0xec>)
   80396:	681b      	ldr	r3, [r3, #0]
   80398:	2bfa      	cmp	r3, #250	; 0xfa
   8039a:	d905      	bls.n	803a8 <main+0xa8>
			iSpeed_DR = 0;
   8039c:	4b15      	ldr	r3, [pc, #84]	; (803f4 <main+0xf4>)
   8039e:	2200      	movs	r2, #0
   803a0:	801a      	strh	r2, [r3, #0]
			iEncoder_DR = 0;
   803a2:	4b12      	ldr	r3, [pc, #72]	; (803ec <main+0xec>)
   803a4:	2200      	movs	r2, #0
   803a6:	601a      	str	r2, [r3, #0]
		}
		if(iEncoder_ST > 250){
   803a8:	4b11      	ldr	r3, [pc, #68]	; (803f0 <main+0xf0>)
   803aa:	681b      	ldr	r3, [r3, #0]
   803ac:	2bfa      	cmp	r3, #250	; 0xfa
   803ae:	d905      	bls.n	803bc <main+0xbc>
			iSpeed_ST = 0;
   803b0:	4b11      	ldr	r3, [pc, #68]	; (803f8 <main+0xf8>)
   803b2:	2200      	movs	r2, #0
   803b4:	801a      	strh	r2, [r3, #0]
			iEncoder_ST = 0;
   803b6:	4b0e      	ldr	r3, [pc, #56]	; (803f0 <main+0xf0>)
   803b8:	2200      	movs	r2, #0
   803ba:	601a      	str	r2, [r3, #0]
		}
		WriteMotors(iSpeed_ST,iSpeed_DR);
   803bc:	4b0e      	ldr	r3, [pc, #56]	; (803f8 <main+0xf8>)
   803be:	881b      	ldrh	r3, [r3, #0]
   803c0:	461a      	mov	r2, r3
   803c2:	4b0c      	ldr	r3, [pc, #48]	; (803f4 <main+0xf4>)
   803c4:	881b      	ldrh	r3, [r3, #0]
   803c6:	4610      	mov	r0, r2
   803c8:	4619      	mov	r1, r3
   803ca:	4b0d      	ldr	r3, [pc, #52]	; (80400 <main+0x100>)
   803cc:	4798      	blx	r3
	}
   803ce:	e7bf      	b.n	80350 <main+0x50>
   803d0:	000801d9 	.word	0x000801d9
   803d4:	00080435 	.word	0x00080435
   803d8:	0008060d 	.word	0x0008060d
   803dc:	00080871 	.word	0x00080871
   803e0:	00080a0d 	.word	0x00080a0d
   803e4:	400e1a50 	.word	0x400e1a50
   803e8:	000807c9 	.word	0x000807c9
   803ec:	20000458 	.word	0x20000458
   803f0:	20000450 	.word	0x20000450
   803f4:	20000454 	.word	0x20000454
   803f8:	20000456 	.word	0x20000456
   803fc:	00080995 	.word	0x00080995
   80400:	00080711 	.word	0x00080711

00080404 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80404:	b480      	push	{r7}
   80406:	b083      	sub	sp, #12
   80408:	af00      	add	r7, sp, #0
   8040a:	4603      	mov	r3, r0
   8040c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8040e:	4b08      	ldr	r3, [pc, #32]	; (80430 <NVIC_EnableIRQ+0x2c>)
   80410:	f997 2007 	ldrsb.w	r2, [r7, #7]
   80414:	0952      	lsrs	r2, r2, #5
   80416:	79f9      	ldrb	r1, [r7, #7]
   80418:	f001 011f 	and.w	r1, r1, #31
   8041c:	2001      	movs	r0, #1
   8041e:	fa00 f101 	lsl.w	r1, r0, r1
   80422:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80426:	370c      	adds	r7, #12
   80428:	46bd      	mov	sp, r7
   8042a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8042e:	4770      	bx	lr
   80430:	e000e100 	.word	0xe000e100

00080434 <Pin_Configuration>:
// ----- Defines
#define _BV(bit) (0x1u << bit)

// *************************************************************************************************************************************
void Pin_Configuration()
{
   80434:	b580      	push	{r7, lr}
   80436:	af00      	add	r7, sp, #0
	// Enable clock for line C
		PMC->PMC_PCER0 |= _BV(ID_PIOC);
   80438:	4b6f      	ldr	r3, [pc, #444]	; (805f8 <Pin_Configuration+0x1c4>)
   8043a:	4a6f      	ldr	r2, [pc, #444]	; (805f8 <Pin_Configuration+0x1c4>)
   8043c:	6912      	ldr	r2, [r2, #16]
   8043e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   80442:	611a      	str	r2, [r3, #16]
	// Enable clock for line B
		PMC->PMC_PCER0 |= _BV(ID_PIOB);
   80444:	4b6c      	ldr	r3, [pc, #432]	; (805f8 <Pin_Configuration+0x1c4>)
   80446:	4a6c      	ldr	r2, [pc, #432]	; (805f8 <Pin_Configuration+0x1c4>)
   80448:	6912      	ldr	r2, [r2, #16]
   8044a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   8044e:	611a      	str	r2, [r3, #16]
	// Enable clock for line D
		PMC->PMC_PCER0 |= _BV(ID_PIOD);
   80450:	4b69      	ldr	r3, [pc, #420]	; (805f8 <Pin_Configuration+0x1c4>)
   80452:	4a69      	ldr	r2, [pc, #420]	; (805f8 <Pin_Configuration+0x1c4>)
   80454:	6912      	ldr	r2, [r2, #16]
   80456:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   8045a:	611a      	str	r2, [r3, #16]

	// Set pin 13[B27] as input for encoder data - left[ST]
		PIOB -> PIO_PER |= PIO_PB27;
   8045c:	4b67      	ldr	r3, [pc, #412]	; (805fc <Pin_Configuration+0x1c8>)
   8045e:	4a67      	ldr	r2, [pc, #412]	; (805fc <Pin_Configuration+0x1c8>)
   80460:	6812      	ldr	r2, [r2, #0]
   80462:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80466:	601a      	str	r2, [r3, #0]
		PIOB -> PIO_ODR |= PIO_PB27;
   80468:	4b64      	ldr	r3, [pc, #400]	; (805fc <Pin_Configuration+0x1c8>)
   8046a:	4a64      	ldr	r2, [pc, #400]	; (805fc <Pin_Configuration+0x1c8>)
   8046c:	6952      	ldr	r2, [r2, #20]
   8046e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80472:	615a      	str	r2, [r3, #20]
		PIOB -> PIO_PUDR |= PIO_PB27;
   80474:	4b61      	ldr	r3, [pc, #388]	; (805fc <Pin_Configuration+0x1c8>)
   80476:	4a61      	ldr	r2, [pc, #388]	; (805fc <Pin_Configuration+0x1c8>)
   80478:	6e12      	ldr	r2, [r2, #96]	; 0x60
   8047a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8047e:	661a      	str	r2, [r3, #96]	; 0x60
		//Additional Interrupt Modes Enable Register
		PIOB->PIO_AIMER |= PIO_PB27;
   80480:	4b5e      	ldr	r3, [pc, #376]	; (805fc <Pin_Configuration+0x1c8>)
   80482:	4a5e      	ldr	r2, [pc, #376]	; (805fc <Pin_Configuration+0x1c8>)
   80484:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
   80488:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8048c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		//Edge Select Register
		PIOB->PIO_ESR |= PIO_PB27;
   80490:	4b5a      	ldr	r3, [pc, #360]	; (805fc <Pin_Configuration+0x1c8>)
   80492:	4a5a      	ldr	r2, [pc, #360]	; (805fc <Pin_Configuration+0x1c8>)
   80494:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
   80498:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8049c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		//Falling Edge/Low Level Select Register
		PIOB->PIO_REHLSR |= PIO_PB27;
   804a0:	4b56      	ldr	r3, [pc, #344]	; (805fc <Pin_Configuration+0x1c8>)
   804a2:	4a56      	ldr	r2, [pc, #344]	; (805fc <Pin_Configuration+0x1c8>)
   804a4:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
   804a8:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   804ac:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		//Finally enable interrupts on PORTB.PB27
		PIOB->PIO_IER |= PIO_PB27;
   804b0:	4b52      	ldr	r3, [pc, #328]	; (805fc <Pin_Configuration+0x1c8>)
   804b2:	4a52      	ldr	r2, [pc, #328]	; (805fc <Pin_Configuration+0x1c8>)
   804b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
   804b6:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   804ba:	641a      	str	r2, [r3, #64]	; 0x40
		NVIC_EnableIRQ(PIOB_IRQn);
   804bc:	200c      	movs	r0, #12
   804be:	4b50      	ldr	r3, [pc, #320]	; (80600 <Pin_Configuration+0x1cc>)
   804c0:	4798      	blx	r3
	
	// Set pin 12[D8] as input for encoder data - right[DR]
		PIOD -> PIO_PER |= PIO_PD8;
   804c2:	4b50      	ldr	r3, [pc, #320]	; (80604 <Pin_Configuration+0x1d0>)
   804c4:	4a4f      	ldr	r2, [pc, #316]	; (80604 <Pin_Configuration+0x1d0>)
   804c6:	6812      	ldr	r2, [r2, #0]
   804c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   804cc:	601a      	str	r2, [r3, #0]
		PIOD -> PIO_ODR |= PIO_PD8;
   804ce:	4b4d      	ldr	r3, [pc, #308]	; (80604 <Pin_Configuration+0x1d0>)
   804d0:	4a4c      	ldr	r2, [pc, #304]	; (80604 <Pin_Configuration+0x1d0>)
   804d2:	6952      	ldr	r2, [r2, #20]
   804d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   804d8:	615a      	str	r2, [r3, #20]
		PIOD -> PIO_PUDR |= PIO_PD8;
   804da:	4b4a      	ldr	r3, [pc, #296]	; (80604 <Pin_Configuration+0x1d0>)
   804dc:	4a49      	ldr	r2, [pc, #292]	; (80604 <Pin_Configuration+0x1d0>)
   804de:	6e12      	ldr	r2, [r2, #96]	; 0x60
   804e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   804e4:	661a      	str	r2, [r3, #96]	; 0x60
		//Additional Interrupt Modes Enable Register
		PIOD -> PIO_AIMER |= PIO_PD8;
   804e6:	4b47      	ldr	r3, [pc, #284]	; (80604 <Pin_Configuration+0x1d0>)
   804e8:	4a46      	ldr	r2, [pc, #280]	; (80604 <Pin_Configuration+0x1d0>)
   804ea:	f8d2 20b0 	ldr.w	r2, [r2, #176]	; 0xb0
   804ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   804f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		//Edge Select Register
		PIOD -> PIO_ESR |= PIO_PD8;
   804f6:	4b43      	ldr	r3, [pc, #268]	; (80604 <Pin_Configuration+0x1d0>)
   804f8:	4a42      	ldr	r2, [pc, #264]	; (80604 <Pin_Configuration+0x1d0>)
   804fa:	f8d2 20c0 	ldr.w	r2, [r2, #192]	; 0xc0
   804fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80502:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		//Falling Edge/Low Level Select Register
		PIOD -> PIO_REHLSR |= PIO_PD8;
   80506:	4b3f      	ldr	r3, [pc, #252]	; (80604 <Pin_Configuration+0x1d0>)
   80508:	4a3e      	ldr	r2, [pc, #248]	; (80604 <Pin_Configuration+0x1d0>)
   8050a:	f8d2 20d4 	ldr.w	r2, [r2, #212]	; 0xd4
   8050e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80512:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		//Finally enable interrupts on PORTD.PD8
		PIOD -> PIO_IER |= PIO_PD8;
   80516:	4b3b      	ldr	r3, [pc, #236]	; (80604 <Pin_Configuration+0x1d0>)
   80518:	4a3a      	ldr	r2, [pc, #232]	; (80604 <Pin_Configuration+0x1d0>)
   8051a:	6c12      	ldr	r2, [r2, #64]	; 0x40
   8051c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80520:	641a      	str	r2, [r3, #64]	; 0x40
		NVIC_EnableIRQ(PIOD_IRQn);
   80522:	200e      	movs	r0, #14
   80524:	4b36      	ldr	r3, [pc, #216]	; (80600 <Pin_Configuration+0x1cc>)
   80526:	4798      	blx	r3
		
	// Set pin 11[D7] as output for Buzzer - PCB2 pin U
		PIOD -> PIO_PER |= PIO_PD7; // PIO_PER = PIO enable register
   80528:	4b36      	ldr	r3, [pc, #216]	; (80604 <Pin_Configuration+0x1d0>)
   8052a:	4a36      	ldr	r2, [pc, #216]	; (80604 <Pin_Configuration+0x1d0>)
   8052c:	6812      	ldr	r2, [r2, #0]
   8052e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   80532:	601a      	str	r2, [r3, #0]
		PIOD -> PIO_OER |= PIO_PD7; // PIO_OER = Output Enable Register
   80534:	4b33      	ldr	r3, [pc, #204]	; (80604 <Pin_Configuration+0x1d0>)
   80536:	4a33      	ldr	r2, [pc, #204]	; (80604 <Pin_Configuration+0x1d0>)
   80538:	6912      	ldr	r2, [r2, #16]
   8053a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8053e:	611a      	str	r2, [r3, #16]
		PIOD -> PIO_PUDR |= PIO_PD7; // Disable pull-up on pin D7
   80540:	4b30      	ldr	r3, [pc, #192]	; (80604 <Pin_Configuration+0x1d0>)
   80542:	4a30      	ldr	r2, [pc, #192]	; (80604 <Pin_Configuration+0x1d0>)
   80544:	6e12      	ldr	r2, [r2, #96]	; 0x60
   80546:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   8054a:	661a      	str	r2, [r3, #96]	; 0x60
	
	// Set pin 9[C21] as PWM output for motors - left[ST]
		PIOC->PIO_PDR |= PIO_PC22; // PIO_PDR = PIO Disable register
   8054c:	4b2e      	ldr	r3, [pc, #184]	; (80608 <Pin_Configuration+0x1d4>)
   8054e:	4a2e      	ldr	r2, [pc, #184]	; (80608 <Pin_Configuration+0x1d4>)
   80550:	6852      	ldr	r2, [r2, #4]
   80552:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   80556:	605a      	str	r2, [r3, #4]
		PIOC->PIO_ABSR |= PIO_PC22; // PIO_ABSR = Peripheral AB Select Register
   80558:	4b2b      	ldr	r3, [pc, #172]	; (80608 <Pin_Configuration+0x1d4>)
   8055a:	4a2b      	ldr	r2, [pc, #172]	; (80608 <Pin_Configuration+0x1d4>)
   8055c:	6f12      	ldr	r2, [r2, #112]	; 0x70
   8055e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   80562:	671a      	str	r2, [r3, #112]	; 0x70
		PIOC->PIO_OER |= PIO_PC22; // Enable output on pin C22
   80564:	4b28      	ldr	r3, [pc, #160]	; (80608 <Pin_Configuration+0x1d4>)
   80566:	4a28      	ldr	r2, [pc, #160]	; (80608 <Pin_Configuration+0x1d4>)
   80568:	6912      	ldr	r2, [r2, #16]
   8056a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   8056e:	611a      	str	r2, [r3, #16]
		PIOC->PIO_PUDR |= PIO_PC22; // Disable pull-up on pin C22
   80570:	4b25      	ldr	r3, [pc, #148]	; (80608 <Pin_Configuration+0x1d4>)
   80572:	4a25      	ldr	r2, [pc, #148]	; (80608 <Pin_Configuration+0x1d4>)
   80574:	6e12      	ldr	r2, [r2, #96]	; 0x60
   80576:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
   8057a:	661a      	str	r2, [r3, #96]	; 0x60
	
	// Set pin 8[C22] as PWM output for motors - right[DR]
		PIOC->PIO_PDR |= PIO_PC21; // Disable PIO Control on PC21 and set up for Peripheral B
   8057c:	4b22      	ldr	r3, [pc, #136]	; (80608 <Pin_Configuration+0x1d4>)
   8057e:	4a22      	ldr	r2, [pc, #136]	; (80608 <Pin_Configuration+0x1d4>)
   80580:	6852      	ldr	r2, [r2, #4]
   80582:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
   80586:	605a      	str	r2, [r3, #4]
		PIOC->PIO_ABSR |= PIO_PC21;
   80588:	4b1f      	ldr	r3, [pc, #124]	; (80608 <Pin_Configuration+0x1d4>)
   8058a:	4a1f      	ldr	r2, [pc, #124]	; (80608 <Pin_Configuration+0x1d4>)
   8058c:	6f12      	ldr	r2, [r2, #112]	; 0x70
   8058e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
   80592:	671a      	str	r2, [r3, #112]	; 0x70
		PIOC->PIO_OER |= PIO_PC21; // Enable output on pin C21
   80594:	4b1c      	ldr	r3, [pc, #112]	; (80608 <Pin_Configuration+0x1d4>)
   80596:	4a1c      	ldr	r2, [pc, #112]	; (80608 <Pin_Configuration+0x1d4>)
   80598:	6912      	ldr	r2, [r2, #16]
   8059a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
   8059e:	611a      	str	r2, [r3, #16]
		PIOC->PIO_PUDR |= PIO_PC21; // Enable pull-up on pin C21
   805a0:	4b19      	ldr	r3, [pc, #100]	; (80608 <Pin_Configuration+0x1d4>)
   805a2:	4a19      	ldr	r2, [pc, #100]	; (80608 <Pin_Configuration+0x1d4>)
   805a4:	6e12      	ldr	r2, [r2, #96]	; 0x60
   805a6:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
   805aa:	661a      	str	r2, [r3, #96]	; 0x60
	
	// Set pin 7[C23] as output for LED - PCB2 pinS
		PIOC -> PIO_PER |= PIO_PC23;
   805ac:	4b16      	ldr	r3, [pc, #88]	; (80608 <Pin_Configuration+0x1d4>)
   805ae:	4a16      	ldr	r2, [pc, #88]	; (80608 <Pin_Configuration+0x1d4>)
   805b0:	6812      	ldr	r2, [r2, #0]
   805b2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   805b6:	601a      	str	r2, [r3, #0]
		PIOC -> PIO_OER |= PIO_PC23;
   805b8:	4b13      	ldr	r3, [pc, #76]	; (80608 <Pin_Configuration+0x1d4>)
   805ba:	4a13      	ldr	r2, [pc, #76]	; (80608 <Pin_Configuration+0x1d4>)
   805bc:	6912      	ldr	r2, [r2, #16]
   805be:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   805c2:	611a      	str	r2, [r3, #16]
		PIOC -> PIO_PUDR |= PIO_PC23;
   805c4:	4b10      	ldr	r3, [pc, #64]	; (80608 <Pin_Configuration+0x1d4>)
   805c6:	4a10      	ldr	r2, [pc, #64]	; (80608 <Pin_Configuration+0x1d4>)
   805c8:	6e12      	ldr	r2, [r2, #96]	; 0x60
   805ca:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   805ce:	661a      	str	r2, [r3, #96]	; 0x60
		
	// Set pin 6[C24] as output for PUMP - PCB2 pinH
		PIOC -> PIO_PER |= PIO_PC24;
   805d0:	4b0d      	ldr	r3, [pc, #52]	; (80608 <Pin_Configuration+0x1d4>)
   805d2:	4a0d      	ldr	r2, [pc, #52]	; (80608 <Pin_Configuration+0x1d4>)
   805d4:	6812      	ldr	r2, [r2, #0]
   805d6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   805da:	601a      	str	r2, [r3, #0]
		PIOC -> PIO_OER |= PIO_PC24;
   805dc:	4b0a      	ldr	r3, [pc, #40]	; (80608 <Pin_Configuration+0x1d4>)
   805de:	4a0a      	ldr	r2, [pc, #40]	; (80608 <Pin_Configuration+0x1d4>)
   805e0:	6912      	ldr	r2, [r2, #16]
   805e2:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   805e6:	611a      	str	r2, [r3, #16]
		PIOC -> PIO_PUDR |= PIO_PC24;
   805e8:	4b07      	ldr	r3, [pc, #28]	; (80608 <Pin_Configuration+0x1d4>)
   805ea:	4a07      	ldr	r2, [pc, #28]	; (80608 <Pin_Configuration+0x1d4>)
   805ec:	6e12      	ldr	r2, [r2, #96]	; 0x60
   805ee:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
   805f2:	661a      	str	r2, [r3, #96]	; 0x60
}
   805f4:	bd80      	pop	{r7, pc}
   805f6:	bf00      	nop
   805f8:	400e0600 	.word	0x400e0600
   805fc:	400e1000 	.word	0x400e1000
   80600:	00080405 	.word	0x00080405
   80604:	400e1400 	.word	0x400e1400
   80608:	400e1200 	.word	0x400e1200

0008060c <InitPWMController_MCLK>:
void Init_Motors();

// *************************************************************************************************************************************

void InitPWMController_MCLK()
{
   8060c:	b580      	push	{r7, lr}
   8060e:	af00      	add	r7, sp, #0
	//Enable the PWM clock (36) 
	PMC->PMC_PCER1 |= _BV((ID_PWM - 32)); // PMC_PCER1 = Peripheral Clock Enable Register 1
   80610:	4b14      	ldr	r3, [pc, #80]	; (80664 <InitPWMController_MCLK+0x58>)
   80612:	4a14      	ldr	r2, [pc, #80]	; (80664 <InitPWMController_MCLK+0x58>)
   80614:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
   80618:	f042 0210 	orr.w	r2, r2, #16
   8061c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	//Channel Prescaler - Use ClockA as configured in PWM_CLK
	//Preliminary frequency = 84000000 / 1024 = 82031 Hz
	PWM->PWM_CH_NUM[CHAN_ST].PWM_CMR = PWM_CMR_CPRE_MCK_DIV_1024; // PWM_CHR = PWM Channel Mode Register
   80620:	4b11      	ldr	r3, [pc, #68]	; (80668 <InitPWMController_MCLK+0x5c>)
   80622:	220a      	movs	r2, #10
   80624:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
	PWM->PWM_CH_NUM[CHAN_DR].PWM_CMR = PWM_CMR_CPRE_MCK_DIV_1024; // PWM_CHR = PWM Channel Mode Register
   80628:	4b0f      	ldr	r3, [pc, #60]	; (80668 <InitPWMController_MCLK+0x5c>)
   8062a:	220a      	movs	r2, #10
   8062c:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	
	//Final frequency = 82031 / 1600 = 51 Hz
	SetPeriod(CHAN_ST, 1640);
   80630:	2004      	movs	r0, #4
   80632:	f44f 61cd 	mov.w	r1, #1640	; 0x668
   80636:	4b0d      	ldr	r3, [pc, #52]	; (8066c <InitPWMController_MCLK+0x60>)
   80638:	4798      	blx	r3
	//Duty cycle = (200 / 400) * 100 = 50%
	SetDuty(CHAN_ST, 100);
   8063a:	2004      	movs	r0, #4
   8063c:	2164      	movs	r1, #100	; 0x64
   8063e:	4b0c      	ldr	r3, [pc, #48]	; (80670 <InitPWMController_MCLK+0x64>)
   80640:	4798      	blx	r3
	
	//Final frequency = 82031 / 1600 = 51Hz
	SetPeriod(CHAN_DR, 1640);
   80642:	2005      	movs	r0, #5
   80644:	f44f 61cd 	mov.w	r1, #1640	; 0x668
   80648:	4b08      	ldr	r3, [pc, #32]	; (8066c <InitPWMController_MCLK+0x60>)
   8064a:	4798      	blx	r3
	//Duty cycle = (x / 800) * 100 = y%
	SetDuty(CHAN_DR, 100);
   8064c:	2005      	movs	r0, #5
   8064e:	2164      	movs	r1, #100	; 0x64
   80650:	4b07      	ldr	r3, [pc, #28]	; (80670 <InitPWMController_MCLK+0x64>)
   80652:	4798      	blx	r3
	
	PWM->PWM_ENA = _BV(CHAN_DR); // PWM_ENA = PWM Enable Register
   80654:	4b04      	ldr	r3, [pc, #16]	; (80668 <InitPWMController_MCLK+0x5c>)
   80656:	2220      	movs	r2, #32
   80658:	605a      	str	r2, [r3, #4]
	PWM->PWM_ENA = _BV(CHAN_ST); // PWM_ENA = PWM Enable Register
   8065a:	4b03      	ldr	r3, [pc, #12]	; (80668 <InitPWMController_MCLK+0x5c>)
   8065c:	2210      	movs	r2, #16
   8065e:	605a      	str	r2, [r3, #4]
}
   80660:	bd80      	pop	{r7, pc}
   80662:	bf00      	nop
   80664:	400e0600 	.word	0x400e0600
   80668:	40094000 	.word	0x40094000
   8066c:	00080675 	.word	0x00080675
   80670:	000806c1 	.word	0x000806c1

00080674 <SetPeriod>:

static void SetPeriod(uint32_t chan, int period)
{
   80674:	b480      	push	{r7}
   80676:	b083      	sub	sp, #12
   80678:	af00      	add	r7, sp, #0
   8067a:	6078      	str	r0, [r7, #4]
   8067c:	6039      	str	r1, [r7, #0]
	//If the channel is disabled then we can write directly to the register
	//	else if enabled we write to the update register which acts as a double buffer
	if ((PWM->PWM_SR & _BV(chan)) == 0)
   8067e:	4b0f      	ldr	r3, [pc, #60]	; (806bc <SetPeriod+0x48>)
   80680:	68da      	ldr	r2, [r3, #12]
   80682:	687b      	ldr	r3, [r7, #4]
   80684:	2101      	movs	r1, #1
   80686:	fa01 f303 	lsl.w	r3, r1, r3
   8068a:	4013      	ands	r3, r2
   8068c:	2b00      	cmp	r3, #0
   8068e:	d108      	bne.n	806a2 <SetPeriod+0x2e>
		PWM->PWM_CH_NUM[chan].PWM_CPRD = period; // PWM_CPRD = PWM Channel Period Register
   80690:	490a      	ldr	r1, [pc, #40]	; (806bc <SetPeriod+0x48>)
   80692:	683a      	ldr	r2, [r7, #0]
   80694:	687b      	ldr	r3, [r7, #4]
   80696:	015b      	lsls	r3, r3, #5
   80698:	440b      	add	r3, r1
   8069a:	f503 7302 	add.w	r3, r3, #520	; 0x208
   8069e:	605a      	str	r2, [r3, #4]
   806a0:	e007      	b.n	806b2 <SetPeriod+0x3e>
	else
		PWM->PWM_CH_NUM[chan].PWM_CPRDUPD = period; // PWM_CPRDUPD = PWM Channel Period Update Register
   806a2:	4906      	ldr	r1, [pc, #24]	; (806bc <SetPeriod+0x48>)
   806a4:	683a      	ldr	r2, [r7, #0]
   806a6:	687b      	ldr	r3, [r7, #4]
   806a8:	015b      	lsls	r3, r3, #5
   806aa:	440b      	add	r3, r1
   806ac:	f503 7304 	add.w	r3, r3, #528	; 0x210
   806b0:	601a      	str	r2, [r3, #0]
}
   806b2:	370c      	adds	r7, #12
   806b4:	46bd      	mov	sp, r7
   806b6:	f85d 7b04 	ldr.w	r7, [sp], #4
   806ba:	4770      	bx	lr
   806bc:	40094000 	.word	0x40094000

000806c0 <SetDuty>:

static void SetDuty(uint32_t chan, int duty)
{
   806c0:	b480      	push	{r7}
   806c2:	b083      	sub	sp, #12
   806c4:	af00      	add	r7, sp, #0
   806c6:	6078      	str	r0, [r7, #4]
   806c8:	6039      	str	r1, [r7, #0]
	//If the channel is disabled then we can write directly to the register
	//	else if enabled we write to the update register which acts as a double buffer
	if ((PWM->PWM_SR & _BV(chan)) == 0)
   806ca:	4b0f      	ldr	r3, [pc, #60]	; (80708 <SetDuty+0x48>)
   806cc:	68da      	ldr	r2, [r3, #12]
   806ce:	687b      	ldr	r3, [r7, #4]
   806d0:	2101      	movs	r1, #1
   806d2:	fa01 f303 	lsl.w	r3, r1, r3
   806d6:	4013      	ands	r3, r2
   806d8:	2b00      	cmp	r3, #0
   806da:	d107      	bne.n	806ec <SetDuty+0x2c>
		PWM->PWM_CH_NUM[chan].PWM_CDTY = duty;
   806dc:	490a      	ldr	r1, [pc, #40]	; (80708 <SetDuty+0x48>)
   806de:	683a      	ldr	r2, [r7, #0]
   806e0:	687b      	ldr	r3, [r7, #4]
   806e2:	3310      	adds	r3, #16
   806e4:	015b      	lsls	r3, r3, #5
   806e6:	440b      	add	r3, r1
   806e8:	605a      	str	r2, [r3, #4]
   806ea:	e007      	b.n	806fc <SetDuty+0x3c>
	else
		PWM->PWM_CH_NUM[chan].PWM_CDTYUPD = duty;
   806ec:	4906      	ldr	r1, [pc, #24]	; (80708 <SetDuty+0x48>)
   806ee:	683a      	ldr	r2, [r7, #0]
   806f0:	687b      	ldr	r3, [r7, #4]
   806f2:	015b      	lsls	r3, r3, #5
   806f4:	440b      	add	r3, r1
   806f6:	f503 7302 	add.w	r3, r3, #520	; 0x208
   806fa:	601a      	str	r2, [r3, #0]
}
   806fc:	370c      	adds	r7, #12
   806fe:	46bd      	mov	sp, r7
   80700:	f85d 7b04 	ldr.w	r7, [sp], #4
   80704:	4770      	bx	lr
   80706:	bf00      	nop
   80708:	40094000 	.word	0x40094000
   8070c:	00000000 	.word	0x00000000

00080710 <WriteMotors>:

void WriteMotors(int percent_ST, int percent_DR)
{
   80710:	b590      	push	{r4, r7, lr}
   80712:	b083      	sub	sp, #12
   80714:	af00      	add	r7, sp, #0
   80716:	6078      	str	r0, [r7, #4]
   80718:	6039      	str	r1, [r7, #0]
	SetDuty(CHAN_ST,123+(percent_ST/2.43)); // PWM motor stanga
   8071a:	4b25      	ldr	r3, [pc, #148]	; (807b0 <WriteMotors+0xa0>)
   8071c:	6878      	ldr	r0, [r7, #4]
   8071e:	4798      	blx	r3
   80720:	4602      	mov	r2, r0
   80722:	460b      	mov	r3, r1
   80724:	4c23      	ldr	r4, [pc, #140]	; (807b4 <WriteMotors+0xa4>)
   80726:	4610      	mov	r0, r2
   80728:	4619      	mov	r1, r3
   8072a:	a31d      	add	r3, pc, #116	; (adr r3, 807a0 <WriteMotors+0x90>)
   8072c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80730:	47a0      	blx	r4
   80732:	4602      	mov	r2, r0
   80734:	460b      	mov	r3, r1
   80736:	4c20      	ldr	r4, [pc, #128]	; (807b8 <WriteMotors+0xa8>)
   80738:	4610      	mov	r0, r2
   8073a:	4619      	mov	r1, r3
   8073c:	a31a      	add	r3, pc, #104	; (adr r3, 807a8 <WriteMotors+0x98>)
   8073e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80742:	47a0      	blx	r4
   80744:	4602      	mov	r2, r0
   80746:	460b      	mov	r3, r1
   80748:	4c1c      	ldr	r4, [pc, #112]	; (807bc <WriteMotors+0xac>)
   8074a:	4610      	mov	r0, r2
   8074c:	4619      	mov	r1, r3
   8074e:	47a0      	blx	r4
   80750:	4603      	mov	r3, r0
   80752:	2004      	movs	r0, #4
   80754:	4619      	mov	r1, r3
   80756:	4b1a      	ldr	r3, [pc, #104]	; (807c0 <WriteMotors+0xb0>)
   80758:	4798      	blx	r3
	SetDuty(CHAN_DR,123-(percent_DR/2.43)); // PWM motor dreapta
   8075a:	4b15      	ldr	r3, [pc, #84]	; (807b0 <WriteMotors+0xa0>)
   8075c:	6838      	ldr	r0, [r7, #0]
   8075e:	4798      	blx	r3
   80760:	4602      	mov	r2, r0
   80762:	460b      	mov	r3, r1
   80764:	4c13      	ldr	r4, [pc, #76]	; (807b4 <WriteMotors+0xa4>)
   80766:	4610      	mov	r0, r2
   80768:	4619      	mov	r1, r3
   8076a:	a30d      	add	r3, pc, #52	; (adr r3, 807a0 <WriteMotors+0x90>)
   8076c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80770:	47a0      	blx	r4
   80772:	4602      	mov	r2, r0
   80774:	460b      	mov	r3, r1
   80776:	4c13      	ldr	r4, [pc, #76]	; (807c4 <WriteMotors+0xb4>)
   80778:	a10b      	add	r1, pc, #44	; (adr r1, 807a8 <WriteMotors+0x98>)
   8077a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8077e:	47a0      	blx	r4
   80780:	4602      	mov	r2, r0
   80782:	460b      	mov	r3, r1
   80784:	4c0d      	ldr	r4, [pc, #52]	; (807bc <WriteMotors+0xac>)
   80786:	4610      	mov	r0, r2
   80788:	4619      	mov	r1, r3
   8078a:	47a0      	blx	r4
   8078c:	4603      	mov	r3, r0
   8078e:	2005      	movs	r0, #5
   80790:	4619      	mov	r1, r3
   80792:	4b0b      	ldr	r3, [pc, #44]	; (807c0 <WriteMotors+0xb0>)
   80794:	4798      	blx	r3
}
   80796:	370c      	adds	r7, #12
   80798:	46bd      	mov	sp, r7
   8079a:	bd90      	pop	{r4, r7, pc}
   8079c:	f3af 8000 	nop.w
   807a0:	d70a3d71 	.word	0xd70a3d71
   807a4:	400370a3 	.word	0x400370a3
   807a8:	00000000 	.word	0x00000000
   807ac:	405ec000 	.word	0x405ec000
   807b0:	00080d69 	.word	0x00080d69
   807b4:	00081089 	.word	0x00081089
   807b8:	00080ad1 	.word	0x00080ad1
   807bc:	00081259 	.word	0x00081259
   807c0:	000806c1 	.word	0x000806c1
   807c4:	00080acd 	.word	0x00080acd

000807c8 <Init_Motors>:

void Init_Motors()
{
   807c8:	b580      	push	{r7, lr}
   807ca:	af00      	add	r7, sp, #0
	WriteMotors(0,0);
   807cc:	2000      	movs	r0, #0
   807ce:	2100      	movs	r1, #0
   807d0:	4b18      	ldr	r3, [pc, #96]	; (80834 <Init_Motors+0x6c>)
   807d2:	4798      	blx	r3
	// Enable output
	PIOC->PIO_SODR = PIO_PC23; // Arduino Due Pin 25
   807d4:	4b18      	ldr	r3, [pc, #96]	; (80838 <Init_Motors+0x70>)
   807d6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   807da:	631a      	str	r2, [r3, #48]	; 0x30
	delay_ms(1000);
   807dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   807e0:	4b16      	ldr	r3, [pc, #88]	; (8083c <Init_Motors+0x74>)
   807e2:	4798      	blx	r3
	
	WriteMotors(100,100);//Stop Motors; Percent_RIGHT|Percent_LEFT
   807e4:	2064      	movs	r0, #100	; 0x64
   807e6:	2164      	movs	r1, #100	; 0x64
   807e8:	4b12      	ldr	r3, [pc, #72]	; (80834 <Init_Motors+0x6c>)
   807ea:	4798      	blx	r3
	// Disable output
	PIOC->PIO_CODR = PIO_PC23; // Arduino Due Pin 25
   807ec:	4b12      	ldr	r3, [pc, #72]	; (80838 <Init_Motors+0x70>)
   807ee:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   807f2:	635a      	str	r2, [r3, #52]	; 0x34
	delay_ms(1000);
   807f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   807f8:	4b10      	ldr	r3, [pc, #64]	; (8083c <Init_Motors+0x74>)
   807fa:	4798      	blx	r3
	
	WriteMotors(-100,-100);
   807fc:	f06f 0063 	mvn.w	r0, #99	; 0x63
   80800:	f06f 0163 	mvn.w	r1, #99	; 0x63
   80804:	4b0b      	ldr	r3, [pc, #44]	; (80834 <Init_Motors+0x6c>)
   80806:	4798      	blx	r3
	// Enable output
	PIOC->PIO_SODR = PIO_PC23; // Arduino Due Pin 25
   80808:	4b0b      	ldr	r3, [pc, #44]	; (80838 <Init_Motors+0x70>)
   8080a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   8080e:	631a      	str	r2, [r3, #48]	; 0x30
	delay_ms(1000);
   80810:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80814:	4b09      	ldr	r3, [pc, #36]	; (8083c <Init_Motors+0x74>)
   80816:	4798      	blx	r3
	
	WriteMotors(0,0);//Stop Motors; Percent_RIGHT|Percent_LEFT
   80818:	2000      	movs	r0, #0
   8081a:	2100      	movs	r1, #0
   8081c:	4b05      	ldr	r3, [pc, #20]	; (80834 <Init_Motors+0x6c>)
   8081e:	4798      	blx	r3
	// Disable output
	PIOC->PIO_CODR = PIO_PC23; // Arduino Due Pin 25
   80820:	4b05      	ldr	r3, [pc, #20]	; (80838 <Init_Motors+0x70>)
   80822:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   80826:	635a      	str	r2, [r3, #52]	; 0x34
	delay_ms(3000);
   80828:	f640 30b8 	movw	r0, #3000	; 0xbb8
   8082c:	4b03      	ldr	r3, [pc, #12]	; (8083c <Init_Motors+0x74>)
   8082e:	4798      	blx	r3
}  
   80830:	bd80      	pop	{r7, pc}
   80832:	bf00      	nop
   80834:	00080711 	.word	0x00080711
   80838:	400e1200 	.word	0x400e1200
   8083c:	000808f1 	.word	0x000808f1

00080840 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80840:	b480      	push	{r7}
   80842:	b083      	sub	sp, #12
   80844:	af00      	add	r7, sp, #0
   80846:	4603      	mov	r3, r0
   80848:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8084a:	4b08      	ldr	r3, [pc, #32]	; (8086c <NVIC_EnableIRQ+0x2c>)
   8084c:	f997 2007 	ldrsb.w	r2, [r7, #7]
   80850:	0952      	lsrs	r2, r2, #5
   80852:	79f9      	ldrb	r1, [r7, #7]
   80854:	f001 011f 	and.w	r1, r1, #31
   80858:	2001      	movs	r0, #1
   8085a:	fa00 f101 	lsl.w	r1, r0, r1
   8085e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80862:	370c      	adds	r7, #12
   80864:	46bd      	mov	sp, r7
   80866:	f85d 7b04 	ldr.w	r7, [sp], #4
   8086a:	4770      	bx	lr
   8086c:	e000e100 	.word	0xe000e100

00080870 <Configure_Timers>:
void Configure_TC0(void);
void delay_ms(uint32_t iPrescription);

// *************************************************************************************************************************************

void Configure_Timers(){
   80870:	b580      	push	{r7, lr}
   80872:	af00      	add	r7, sp, #0
	Configure_TC0();
   80874:	4b01      	ldr	r3, [pc, #4]	; (8087c <Configure_Timers+0xc>)
   80876:	4798      	blx	r3
}
   80878:	bd80      	pop	{r7, pc}
   8087a:	bf00      	nop
   8087c:	00080881 	.word	0x00080881

00080880 <Configure_TC0>:

void Configure_TC0()
{
   80880:	b580      	push	{r7, lr}
   80882:	af00      	add	r7, sp, #0
	// Enable TC0 in PMC power management controller - ID 27
	PMC->PMC_PCER0 |= 1 << ID_TC0;
   80884:	4b0e      	ldr	r3, [pc, #56]	; (808c0 <Configure_TC0+0x40>)
   80886:	4a0e      	ldr	r2, [pc, #56]	; (808c0 <Configure_TC0+0x40>)
   80888:	6912      	ldr	r2, [r2, #16]
   8088a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   8088e:	611a      	str	r2, [r3, #16]
	
	// Disable the clock for TC0
	TC0->TC_CHANNEL->TC_CCR = TC_CCR_CLKDIS;
   80890:	4b0c      	ldr	r3, [pc, #48]	; (808c4 <Configure_TC0+0x44>)
   80892:	2202      	movs	r2, #2
   80894:	601a      	str	r2, [r3, #0]
	
	// Disable interrupts
	TC0->TC_CHANNEL->TC_IDR = 0xFFFFFFFF;
   80896:	4b0b      	ldr	r3, [pc, #44]	; (808c4 <Configure_TC0+0x44>)
   80898:	f04f 32ff 	mov.w	r2, #4294967295
   8089c:	629a      	str	r2, [r3, #40]	; 0x28
	
	// Clear status register
	TC0->TC_CHANNEL->TC_SR;
   8089e:	4b09      	ldr	r3, [pc, #36]	; (808c4 <Configure_TC0+0x44>)
   808a0:	6a1b      	ldr	r3, [r3, #32]
	
	// Set Mode
	TC0->TC_CHANNEL->TC_CMR = TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5;
   808a2:	4b08      	ldr	r3, [pc, #32]	; (808c4 <Configure_TC0+0x44>)
   808a4:	f244 0204 	movw	r2, #16388	; 0x4004
   808a8:	605a      	str	r2, [r3, #4]
	
	// Set compare value register TC_CR
	TC0->TC_CHANNEL[0].TC_RC = 10000;
   808aa:	4b06      	ldr	r3, [pc, #24]	; (808c4 <Configure_TC0+0x44>)
   808ac:	f242 7210 	movw	r2, #10000	; 0x2710
   808b0:	61da      	str	r2, [r3, #28]
	
	// Configure and enable interrupt on RC compare
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
   808b2:	201b      	movs	r0, #27
   808b4:	4b04      	ldr	r3, [pc, #16]	; (808c8 <Configure_TC0+0x48>)
   808b6:	4798      	blx	r3
	TC0->TC_CHANNEL->TC_IER = TC_IER_CPCS;
   808b8:	4b02      	ldr	r3, [pc, #8]	; (808c4 <Configure_TC0+0x44>)
   808ba:	2210      	movs	r2, #16
   808bc:	625a      	str	r2, [r3, #36]	; 0x24
	
	// Enable interrupts
	//TC0->TC_CHANNEL->TC_IER = 0xFFFFFFFF;
}
   808be:	bd80      	pop	{r7, pc}
   808c0:	400e0600 	.word	0x400e0600
   808c4:	40080000 	.word	0x40080000
   808c8:	00080841 	.word	0x00080841

000808cc <TC0_Handler>:

void TC0_Handler(void)
{
   808cc:	b480      	push	{r7}
   808ce:	af00      	add	r7, sp, #0
	// Clear status register
	TC0->TC_CHANNEL->TC_SR;
   808d0:	4b05      	ldr	r3, [pc, #20]	; (808e8 <TC0_Handler+0x1c>)
   808d2:	6a1b      	ldr	r3, [r3, #32]
	
	// Disable timer
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKDIS;
   808d4:	4b04      	ldr	r3, [pc, #16]	; (808e8 <TC0_Handler+0x1c>)
   808d6:	2202      	movs	r2, #2
   808d8:	601a      	str	r2, [r3, #0]
	
	iDelay = 1;
   808da:	4b04      	ldr	r3, [pc, #16]	; (808ec <TC0_Handler+0x20>)
   808dc:	2201      	movs	r2, #1
   808de:	701a      	strb	r2, [r3, #0]
}
   808e0:	46bd      	mov	sp, r7
   808e2:	f85d 7b04 	ldr.w	r7, [sp], #4
   808e6:	4770      	bx	lr
   808e8:	40080000 	.word	0x40080000
   808ec:	2000044c 	.word	0x2000044c

000808f0 <delay_ms>:

void delay_ms(uint32_t iPrescription)
{
   808f0:	b480      	push	{r7}
   808f2:	b083      	sub	sp, #12
   808f4:	af00      	add	r7, sp, #0
   808f6:	6078      	str	r0, [r7, #4]
	// Set compare value for TC0
	TC0->TC_CHANNEL[0].TC_RC = iPrescription*29;
   808f8:	490b      	ldr	r1, [pc, #44]	; (80928 <delay_ms+0x38>)
   808fa:	687a      	ldr	r2, [r7, #4]
   808fc:	4613      	mov	r3, r2
   808fe:	00db      	lsls	r3, r3, #3
   80900:	1a9b      	subs	r3, r3, r2
   80902:	009b      	lsls	r3, r3, #2
   80904:	4413      	add	r3, r2
   80906:	61cb      	str	r3, [r1, #28]
	
	// Reset and enable timer
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN|TC_CCR_SWTRG;
   80908:	4b07      	ldr	r3, [pc, #28]	; (80928 <delay_ms+0x38>)
   8090a:	2205      	movs	r2, #5
   8090c:	601a      	str	r2, [r3, #0]
	
	while(!iDelay);
   8090e:	bf00      	nop
   80910:	4b06      	ldr	r3, [pc, #24]	; (8092c <delay_ms+0x3c>)
   80912:	781b      	ldrb	r3, [r3, #0]
   80914:	2b00      	cmp	r3, #0
   80916:	d0fb      	beq.n	80910 <delay_ms+0x20>
	
	iDelay = 0;
   80918:	4b04      	ldr	r3, [pc, #16]	; (8092c <delay_ms+0x3c>)
   8091a:	2200      	movs	r2, #0
   8091c:	701a      	strb	r2, [r3, #0]
   8091e:	370c      	adds	r7, #12
   80920:	46bd      	mov	sp, r7
   80922:	f85d 7b04 	ldr.w	r7, [sp], #4
   80926:	4770      	bx	lr
   80928:	40080000 	.word	0x40080000
   8092c:	2000044c 	.word	0x2000044c

00080930 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   80930:	b480      	push	{r7}
   80932:	b083      	sub	sp, #12
   80934:	af00      	add	r7, sp, #0
   80936:	4603      	mov	r3, r0
   80938:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   8093a:	4b08      	ldr	r3, [pc, #32]	; (8095c <NVIC_EnableIRQ+0x2c>)
   8093c:	f997 2007 	ldrsb.w	r2, [r7, #7]
   80940:	0952      	lsrs	r2, r2, #5
   80942:	79f9      	ldrb	r1, [r7, #7]
   80944:	f001 011f 	and.w	r1, r1, #31
   80948:	2001      	movs	r0, #1
   8094a:	fa00 f101 	lsl.w	r1, r0, r1
   8094e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   80952:	370c      	adds	r7, #12
   80954:	46bd      	mov	sp, r7
   80956:	f85d 7b04 	ldr.w	r7, [sp], #4
   8095a:	4770      	bx	lr
   8095c:	e000e100 	.word	0xe000e100

00080960 <uart_getchar>:


// *************************************************************************************************************************************

inline int uart_getchar(uint8_t *c)
{
   80960:	b480      	push	{r7}
   80962:	b083      	sub	sp, #12
   80964:	af00      	add	r7, sp, #0
   80966:	6078      	str	r0, [r7, #4]
	// Check if the receiver is ready
	if((UART->UART_SR & UART_SR_RXRDY) == 0)
   80968:	4b09      	ldr	r3, [pc, #36]	; (80990 <uart_getchar+0x30>)
   8096a:	695b      	ldr	r3, [r3, #20]
   8096c:	f003 0301 	and.w	r3, r3, #1
   80970:	2b00      	cmp	r3, #0
   80972:	d101      	bne.n	80978 <uart_getchar+0x18>
	return 1;
   80974:	2301      	movs	r3, #1
   80976:	e005      	b.n	80984 <uart_getchar+0x24>
	
	// Read the character
	*c = (uint8_t) UART->UART_RHR;
   80978:	4b05      	ldr	r3, [pc, #20]	; (80990 <uart_getchar+0x30>)
   8097a:	699b      	ldr	r3, [r3, #24]
   8097c:	b2da      	uxtb	r2, r3
   8097e:	687b      	ldr	r3, [r7, #4]
   80980:	701a      	strb	r2, [r3, #0]
	return 0;
   80982:	2300      	movs	r3, #0
}
   80984:	4618      	mov	r0, r3
   80986:	370c      	adds	r7, #12
   80988:	46bd      	mov	sp, r7
   8098a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8098e:	4770      	bx	lr
   80990:	400e0800 	.word	0x400e0800

00080994 <uart_putchar>:

inline int uart_putchar(const uint8_t c)
{
   80994:	b480      	push	{r7}
   80996:	b083      	sub	sp, #12
   80998:	af00      	add	r7, sp, #0
   8099a:	4603      	mov	r3, r0
   8099c:	71fb      	strb	r3, [r7, #7]
	// Check if the transmitter is ready
	if(!(UART->UART_SR & UART_SR_TXRDY))
   8099e:	4b09      	ldr	r3, [pc, #36]	; (809c4 <uart_putchar+0x30>)
   809a0:	695b      	ldr	r3, [r3, #20]
   809a2:	f003 0302 	and.w	r3, r3, #2
   809a6:	2b00      	cmp	r3, #0
   809a8:	d101      	bne.n	809ae <uart_putchar+0x1a>
	return 1;
   809aa:	2301      	movs	r3, #1
   809ac:	e003      	b.n	809b6 <uart_putchar+0x22>
	
	// Send the character
	UART->UART_THR = c;
   809ae:	4b05      	ldr	r3, [pc, #20]	; (809c4 <uart_putchar+0x30>)
   809b0:	79fa      	ldrb	r2, [r7, #7]
   809b2:	61da      	str	r2, [r3, #28]
	return 0;
   809b4:	2300      	movs	r3, #0
}
   809b6:	4618      	mov	r0, r3
   809b8:	370c      	adds	r7, #12
   809ba:	46bd      	mov	sp, r7
   809bc:	f85d 7b04 	ldr.w	r7, [sp], #4
   809c0:	4770      	bx	lr
   809c2:	bf00      	nop
   809c4:	400e0800 	.word	0x400e0800

000809c8 <UART_Handler>:

void UART_Handler(void)
{
   809c8:	b580      	push	{r7, lr}
   809ca:	b082      	sub	sp, #8
   809cc:	af00      	add	r7, sp, #0
	uint8_t c = 0;
   809ce:	2300      	movs	r3, #0
   809d0:	71fb      	strb	r3, [r7, #7]
	
	// Check if the interrupt source is receive ready
	if(UART->UART_IMR & UART_IMR_RXRDY)
   809d2:	4b0b      	ldr	r3, [pc, #44]	; (80a00 <UART_Handler+0x38>)
   809d4:	691b      	ldr	r3, [r3, #16]
   809d6:	f003 0301 	and.w	r3, r3, #1
   809da:	2b00      	cmp	r3, #0
   809dc:	d00d      	beq.n	809fa <UART_Handler+0x32>
	{
		while(!uart_getchar(&c)){
   809de:	e005      	b.n	809ec <UART_Handler+0x24>
			uart_putchar(c+1);
   809e0:	79fb      	ldrb	r3, [r7, #7]
   809e2:	3301      	adds	r3, #1
   809e4:	b2db      	uxtb	r3, r3
   809e6:	4618      	mov	r0, r3
   809e8:	4b06      	ldr	r3, [pc, #24]	; (80a04 <UART_Handler+0x3c>)
   809ea:	4798      	blx	r3
	uint8_t c = 0;
	
	// Check if the interrupt source is receive ready
	if(UART->UART_IMR & UART_IMR_RXRDY)
	{
		while(!uart_getchar(&c)){
   809ec:	1dfb      	adds	r3, r7, #7
   809ee:	4618      	mov	r0, r3
   809f0:	4b05      	ldr	r3, [pc, #20]	; (80a08 <UART_Handler+0x40>)
   809f2:	4798      	blx	r3
   809f4:	4603      	mov	r3, r0
   809f6:	2b00      	cmp	r3, #0
   809f8:	d0f2      	beq.n	809e0 <UART_Handler+0x18>
			uart_putchar(c+1);
		}
		
	}
}
   809fa:	3708      	adds	r7, #8
   809fc:	46bd      	mov	sp, r7
   809fe:	bd80      	pop	{r7, pc}
   80a00:	400e0800 	.word	0x400e0800
   80a04:	00080995 	.word	0x00080995
   80a08:	00080961 	.word	0x00080961

00080a0c <configure_uart>:

void configure_uart(void)
{
   80a0c:	b580      	push	{r7, lr}
   80a0e:	b082      	sub	sp, #8
   80a10:	af00      	add	r7, sp, #0
	uint32_t ul_sr;
	
	// ==> Pin configuration
	// Disable interrupts on Rx and Tx
	PIOA->PIO_IDR |= PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a12:	4b28      	ldr	r3, [pc, #160]	; (80ab4 <configure_uart+0xa8>)
   80a14:	4a27      	ldr	r2, [pc, #156]	; (80ab4 <configure_uart+0xa8>)
   80a16:	6c52      	ldr	r2, [r2, #68]	; 0x44
   80a18:	f442 7240 	orr.w	r2, r2, #768	; 0x300
   80a1c:	645a      	str	r2, [r3, #68]	; 0x44
	
	// Disable the PIO of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR |= PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a1e:	4b25      	ldr	r3, [pc, #148]	; (80ab4 <configure_uart+0xa8>)
   80a20:	4a24      	ldr	r2, [pc, #144]	; (80ab4 <configure_uart+0xa8>)
   80a22:	6852      	ldr	r2, [r2, #4]
   80a24:	f442 7240 	orr.w	r2, r2, #768	; 0x300
   80a28:	605a      	str	r2, [r3, #4]
	
	// Read current peripheral AB select register and set the Rx and Tx pins to 0 (Peripheral A function)
	ul_sr = PIOA->PIO_ABSR;
   80a2a:	4b22      	ldr	r3, [pc, #136]	; (80ab4 <configure_uart+0xa8>)
   80a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80a2e:	607b      	str	r3, [r7, #4]
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80a30:	4b20      	ldr	r3, [pc, #128]	; (80ab4 <configure_uart+0xa8>)
   80a32:	4a20      	ldr	r2, [pc, #128]	; (80ab4 <configure_uart+0xa8>)
   80a34:	6f11      	ldr	r1, [r2, #112]	; 0x70
   80a36:	687a      	ldr	r2, [r7, #4]
   80a38:	400a      	ands	r2, r1
   80a3a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80a3e:	671a      	str	r2, [r3, #112]	; 0x70
	
	// Enable the pull up on the Rx and Tx pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a40:	4b1c      	ldr	r3, [pc, #112]	; (80ab4 <configure_uart+0xa8>)
   80a42:	f44f 7240 	mov.w	r2, #768	; 0x300
   80a46:	665a      	str	r2, [r3, #100]	; 0x64
	
	// ==> Actual uart configuration
	// Enable the peripheral uart controller
	PMC->PMC_PCER0 |= 1 << ID_UART;
   80a48:	4b1b      	ldr	r3, [pc, #108]	; (80ab8 <configure_uart+0xac>)
   80a4a:	4a1b      	ldr	r2, [pc, #108]	; (80ab8 <configure_uart+0xac>)
   80a4c:	6912      	ldr	r2, [r2, #16]
   80a4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   80a52:	611a      	str	r2, [r3, #16]
	
	// Reset and disable receiver & transmitter
	UART->UART_CR |= UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80a54:	4b19      	ldr	r3, [pc, #100]	; (80abc <configure_uart+0xb0>)
   80a56:	4a19      	ldr	r2, [pc, #100]	; (80abc <configure_uart+0xb0>)
   80a58:	6812      	ldr	r2, [r2, #0]
   80a5a:	f042 02ac 	orr.w	r2, r2, #172	; 0xac
   80a5e:	601a      	str	r2, [r3, #0]
	
	// Set the baudrate to 115200
	UART->UART_BRGR |= 45; // 84000000 / 16 * x = BaudRate (write x into UART_BRGR)
   80a60:	4b16      	ldr	r3, [pc, #88]	; (80abc <configure_uart+0xb0>)
   80a62:	4a16      	ldr	r2, [pc, #88]	; (80abc <configure_uart+0xb0>)
   80a64:	6a12      	ldr	r2, [r2, #32]
   80a66:	f042 022d 	orr.w	r2, r2, #45	; 0x2d
   80a6a:	621a      	str	r2, [r3, #32]
	
	// No Parity
	UART->UART_MR |= UART_MR_PAR_NO;
   80a6c:	4b13      	ldr	r3, [pc, #76]	; (80abc <configure_uart+0xb0>)
   80a6e:	4a13      	ldr	r2, [pc, #76]	; (80abc <configure_uart+0xb0>)
   80a70:	6852      	ldr	r2, [r2, #4]
   80a72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   80a76:	605a      	str	r2, [r3, #4]
	
	// Disable PDC channel requests
	UART->UART_PTCR |= UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80a78:	4a10      	ldr	r2, [pc, #64]	; (80abc <configure_uart+0xb0>)
   80a7a:	4b10      	ldr	r3, [pc, #64]	; (80abc <configure_uart+0xb0>)
   80a7c:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
   80a80:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   80a84:	f043 0302 	orr.w	r3, r3, #2
   80a88:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	
	// Disable / Enable interrupts on end of receive
	UART->UART_IDR = 0xFFFFFFFF;
   80a8c:	4b0b      	ldr	r3, [pc, #44]	; (80abc <configure_uart+0xb0>)
   80a8e:	f04f 32ff 	mov.w	r2, #4294967295
   80a92:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ((IRQn_Type) ID_UART);
   80a94:	2008      	movs	r0, #8
   80a96:	4b0a      	ldr	r3, [pc, #40]	; (80ac0 <configure_uart+0xb4>)
   80a98:	4798      	blx	r3
	UART->UART_IER = UART_IER_RXRDY;
   80a9a:	4b08      	ldr	r3, [pc, #32]	; (80abc <configure_uart+0xb0>)
   80a9c:	2201      	movs	r2, #1
   80a9e:	609a      	str	r2, [r3, #8]
	
	// Enable receiver and trasmitter
	UART->UART_CR |= UART_CR_RXEN | UART_CR_TXEN;
   80aa0:	4b06      	ldr	r3, [pc, #24]	; (80abc <configure_uart+0xb0>)
   80aa2:	4a06      	ldr	r2, [pc, #24]	; (80abc <configure_uart+0xb0>)
   80aa4:	6812      	ldr	r2, [r2, #0]
   80aa6:	f042 0250 	orr.w	r2, r2, #80	; 0x50
   80aaa:	601a      	str	r2, [r3, #0]
	
}
   80aac:	3708      	adds	r7, #8
   80aae:	46bd      	mov	sp, r7
   80ab0:	bd80      	pop	{r7, pc}
   80ab2:	bf00      	nop
   80ab4:	400e0e00 	.word	0x400e0e00
   80ab8:	400e0600 	.word	0x400e0600
   80abc:	400e0800 	.word	0x400e0800
   80ac0:	00080931 	.word	0x00080931

00080ac4 <__aeabi_drsub>:
   80ac4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80ac8:	e002      	b.n	80ad0 <__adddf3>
   80aca:	bf00      	nop

00080acc <__aeabi_dsub>:
   80acc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080ad0 <__adddf3>:
   80ad0:	b530      	push	{r4, r5, lr}
   80ad2:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80ad6:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80ada:	ea94 0f05 	teq	r4, r5
   80ade:	bf08      	it	eq
   80ae0:	ea90 0f02 	teqeq	r0, r2
   80ae4:	bf1f      	itttt	ne
   80ae6:	ea54 0c00 	orrsne.w	ip, r4, r0
   80aea:	ea55 0c02 	orrsne.w	ip, r5, r2
   80aee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80af2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80af6:	f000 80e2 	beq.w	80cbe <__adddf3+0x1ee>
   80afa:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80afe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80b02:	bfb8      	it	lt
   80b04:	426d      	neglt	r5, r5
   80b06:	dd0c      	ble.n	80b22 <__adddf3+0x52>
   80b08:	442c      	add	r4, r5
   80b0a:	ea80 0202 	eor.w	r2, r0, r2
   80b0e:	ea81 0303 	eor.w	r3, r1, r3
   80b12:	ea82 0000 	eor.w	r0, r2, r0
   80b16:	ea83 0101 	eor.w	r1, r3, r1
   80b1a:	ea80 0202 	eor.w	r2, r0, r2
   80b1e:	ea81 0303 	eor.w	r3, r1, r3
   80b22:	2d36      	cmp	r5, #54	; 0x36
   80b24:	bf88      	it	hi
   80b26:	bd30      	pophi	{r4, r5, pc}
   80b28:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80b2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80b30:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80b34:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80b38:	d002      	beq.n	80b40 <__adddf3+0x70>
   80b3a:	4240      	negs	r0, r0
   80b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80b40:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80b44:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80b48:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80b4c:	d002      	beq.n	80b54 <__adddf3+0x84>
   80b4e:	4252      	negs	r2, r2
   80b50:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80b54:	ea94 0f05 	teq	r4, r5
   80b58:	f000 80a7 	beq.w	80caa <__adddf3+0x1da>
   80b5c:	f1a4 0401 	sub.w	r4, r4, #1
   80b60:	f1d5 0e20 	rsbs	lr, r5, #32
   80b64:	db0d      	blt.n	80b82 <__adddf3+0xb2>
   80b66:	fa02 fc0e 	lsl.w	ip, r2, lr
   80b6a:	fa22 f205 	lsr.w	r2, r2, r5
   80b6e:	1880      	adds	r0, r0, r2
   80b70:	f141 0100 	adc.w	r1, r1, #0
   80b74:	fa03 f20e 	lsl.w	r2, r3, lr
   80b78:	1880      	adds	r0, r0, r2
   80b7a:	fa43 f305 	asr.w	r3, r3, r5
   80b7e:	4159      	adcs	r1, r3
   80b80:	e00e      	b.n	80ba0 <__adddf3+0xd0>
   80b82:	f1a5 0520 	sub.w	r5, r5, #32
   80b86:	f10e 0e20 	add.w	lr, lr, #32
   80b8a:	2a01      	cmp	r2, #1
   80b8c:	fa03 fc0e 	lsl.w	ip, r3, lr
   80b90:	bf28      	it	cs
   80b92:	f04c 0c02 	orrcs.w	ip, ip, #2
   80b96:	fa43 f305 	asr.w	r3, r3, r5
   80b9a:	18c0      	adds	r0, r0, r3
   80b9c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80ba0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80ba4:	d507      	bpl.n	80bb6 <__adddf3+0xe6>
   80ba6:	f04f 0e00 	mov.w	lr, #0
   80baa:	f1dc 0c00 	rsbs	ip, ip, #0
   80bae:	eb7e 0000 	sbcs.w	r0, lr, r0
   80bb2:	eb6e 0101 	sbc.w	r1, lr, r1
   80bb6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80bba:	d31b      	bcc.n	80bf4 <__adddf3+0x124>
   80bbc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80bc0:	d30c      	bcc.n	80bdc <__adddf3+0x10c>
   80bc2:	0849      	lsrs	r1, r1, #1
   80bc4:	ea5f 0030 	movs.w	r0, r0, rrx
   80bc8:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80bcc:	f104 0401 	add.w	r4, r4, #1
   80bd0:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80bd4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80bd8:	f080 809a 	bcs.w	80d10 <__adddf3+0x240>
   80bdc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80be0:	bf08      	it	eq
   80be2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80be6:	f150 0000 	adcs.w	r0, r0, #0
   80bea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80bee:	ea41 0105 	orr.w	r1, r1, r5
   80bf2:	bd30      	pop	{r4, r5, pc}
   80bf4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80bf8:	4140      	adcs	r0, r0
   80bfa:	eb41 0101 	adc.w	r1, r1, r1
   80bfe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80c02:	f1a4 0401 	sub.w	r4, r4, #1
   80c06:	d1e9      	bne.n	80bdc <__adddf3+0x10c>
   80c08:	f091 0f00 	teq	r1, #0
   80c0c:	bf04      	itt	eq
   80c0e:	4601      	moveq	r1, r0
   80c10:	2000      	moveq	r0, #0
   80c12:	fab1 f381 	clz	r3, r1
   80c16:	bf08      	it	eq
   80c18:	3320      	addeq	r3, #32
   80c1a:	f1a3 030b 	sub.w	r3, r3, #11
   80c1e:	f1b3 0220 	subs.w	r2, r3, #32
   80c22:	da0c      	bge.n	80c3e <__adddf3+0x16e>
   80c24:	320c      	adds	r2, #12
   80c26:	dd08      	ble.n	80c3a <__adddf3+0x16a>
   80c28:	f102 0c14 	add.w	ip, r2, #20
   80c2c:	f1c2 020c 	rsb	r2, r2, #12
   80c30:	fa01 f00c 	lsl.w	r0, r1, ip
   80c34:	fa21 f102 	lsr.w	r1, r1, r2
   80c38:	e00c      	b.n	80c54 <__adddf3+0x184>
   80c3a:	f102 0214 	add.w	r2, r2, #20
   80c3e:	bfd8      	it	le
   80c40:	f1c2 0c20 	rsble	ip, r2, #32
   80c44:	fa01 f102 	lsl.w	r1, r1, r2
   80c48:	fa20 fc0c 	lsr.w	ip, r0, ip
   80c4c:	bfdc      	itt	le
   80c4e:	ea41 010c 	orrle.w	r1, r1, ip
   80c52:	4090      	lslle	r0, r2
   80c54:	1ae4      	subs	r4, r4, r3
   80c56:	bfa2      	ittt	ge
   80c58:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80c5c:	4329      	orrge	r1, r5
   80c5e:	bd30      	popge	{r4, r5, pc}
   80c60:	ea6f 0404 	mvn.w	r4, r4
   80c64:	3c1f      	subs	r4, #31
   80c66:	da1c      	bge.n	80ca2 <__adddf3+0x1d2>
   80c68:	340c      	adds	r4, #12
   80c6a:	dc0e      	bgt.n	80c8a <__adddf3+0x1ba>
   80c6c:	f104 0414 	add.w	r4, r4, #20
   80c70:	f1c4 0220 	rsb	r2, r4, #32
   80c74:	fa20 f004 	lsr.w	r0, r0, r4
   80c78:	fa01 f302 	lsl.w	r3, r1, r2
   80c7c:	ea40 0003 	orr.w	r0, r0, r3
   80c80:	fa21 f304 	lsr.w	r3, r1, r4
   80c84:	ea45 0103 	orr.w	r1, r5, r3
   80c88:	bd30      	pop	{r4, r5, pc}
   80c8a:	f1c4 040c 	rsb	r4, r4, #12
   80c8e:	f1c4 0220 	rsb	r2, r4, #32
   80c92:	fa20 f002 	lsr.w	r0, r0, r2
   80c96:	fa01 f304 	lsl.w	r3, r1, r4
   80c9a:	ea40 0003 	orr.w	r0, r0, r3
   80c9e:	4629      	mov	r1, r5
   80ca0:	bd30      	pop	{r4, r5, pc}
   80ca2:	fa21 f004 	lsr.w	r0, r1, r4
   80ca6:	4629      	mov	r1, r5
   80ca8:	bd30      	pop	{r4, r5, pc}
   80caa:	f094 0f00 	teq	r4, #0
   80cae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80cb2:	bf06      	itte	eq
   80cb4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80cb8:	3401      	addeq	r4, #1
   80cba:	3d01      	subne	r5, #1
   80cbc:	e74e      	b.n	80b5c <__adddf3+0x8c>
   80cbe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80cc2:	bf18      	it	ne
   80cc4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80cc8:	d029      	beq.n	80d1e <__adddf3+0x24e>
   80cca:	ea94 0f05 	teq	r4, r5
   80cce:	bf08      	it	eq
   80cd0:	ea90 0f02 	teqeq	r0, r2
   80cd4:	d005      	beq.n	80ce2 <__adddf3+0x212>
   80cd6:	ea54 0c00 	orrs.w	ip, r4, r0
   80cda:	bf04      	itt	eq
   80cdc:	4619      	moveq	r1, r3
   80cde:	4610      	moveq	r0, r2
   80ce0:	bd30      	pop	{r4, r5, pc}
   80ce2:	ea91 0f03 	teq	r1, r3
   80ce6:	bf1e      	ittt	ne
   80ce8:	2100      	movne	r1, #0
   80cea:	2000      	movne	r0, #0
   80cec:	bd30      	popne	{r4, r5, pc}
   80cee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80cf2:	d105      	bne.n	80d00 <__adddf3+0x230>
   80cf4:	0040      	lsls	r0, r0, #1
   80cf6:	4149      	adcs	r1, r1
   80cf8:	bf28      	it	cs
   80cfa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80cfe:	bd30      	pop	{r4, r5, pc}
   80d00:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80d04:	bf3c      	itt	cc
   80d06:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80d0a:	bd30      	popcc	{r4, r5, pc}
   80d0c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80d10:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80d14:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80d18:	f04f 0000 	mov.w	r0, #0
   80d1c:	bd30      	pop	{r4, r5, pc}
   80d1e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80d22:	bf1a      	itte	ne
   80d24:	4619      	movne	r1, r3
   80d26:	4610      	movne	r0, r2
   80d28:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80d2c:	bf1c      	itt	ne
   80d2e:	460b      	movne	r3, r1
   80d30:	4602      	movne	r2, r0
   80d32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80d36:	bf06      	itte	eq
   80d38:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80d3c:	ea91 0f03 	teqeq	r1, r3
   80d40:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80d44:	bd30      	pop	{r4, r5, pc}
   80d46:	bf00      	nop

00080d48 <__aeabi_ui2d>:
   80d48:	f090 0f00 	teq	r0, #0
   80d4c:	bf04      	itt	eq
   80d4e:	2100      	moveq	r1, #0
   80d50:	4770      	bxeq	lr
   80d52:	b530      	push	{r4, r5, lr}
   80d54:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80d58:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80d5c:	f04f 0500 	mov.w	r5, #0
   80d60:	f04f 0100 	mov.w	r1, #0
   80d64:	e750      	b.n	80c08 <__adddf3+0x138>
   80d66:	bf00      	nop

00080d68 <__aeabi_i2d>:
   80d68:	f090 0f00 	teq	r0, #0
   80d6c:	bf04      	itt	eq
   80d6e:	2100      	moveq	r1, #0
   80d70:	4770      	bxeq	lr
   80d72:	b530      	push	{r4, r5, lr}
   80d74:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80d78:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80d7c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   80d80:	bf48      	it	mi
   80d82:	4240      	negmi	r0, r0
   80d84:	f04f 0100 	mov.w	r1, #0
   80d88:	e73e      	b.n	80c08 <__adddf3+0x138>
   80d8a:	bf00      	nop

00080d8c <__aeabi_f2d>:
   80d8c:	0042      	lsls	r2, r0, #1
   80d8e:	ea4f 01e2 	mov.w	r1, r2, asr #3
   80d92:	ea4f 0131 	mov.w	r1, r1, rrx
   80d96:	ea4f 7002 	mov.w	r0, r2, lsl #28
   80d9a:	bf1f      	itttt	ne
   80d9c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   80da0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80da4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   80da8:	4770      	bxne	lr
   80daa:	f092 0f00 	teq	r2, #0
   80dae:	bf14      	ite	ne
   80db0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   80db4:	4770      	bxeq	lr
   80db6:	b530      	push	{r4, r5, lr}
   80db8:	f44f 7460 	mov.w	r4, #896	; 0x380
   80dbc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80dc0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80dc4:	e720      	b.n	80c08 <__adddf3+0x138>
   80dc6:	bf00      	nop

00080dc8 <__aeabi_ul2d>:
   80dc8:	ea50 0201 	orrs.w	r2, r0, r1
   80dcc:	bf08      	it	eq
   80dce:	4770      	bxeq	lr
   80dd0:	b530      	push	{r4, r5, lr}
   80dd2:	f04f 0500 	mov.w	r5, #0
   80dd6:	e00a      	b.n	80dee <__aeabi_l2d+0x16>

00080dd8 <__aeabi_l2d>:
   80dd8:	ea50 0201 	orrs.w	r2, r0, r1
   80ddc:	bf08      	it	eq
   80dde:	4770      	bxeq	lr
   80de0:	b530      	push	{r4, r5, lr}
   80de2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   80de6:	d502      	bpl.n	80dee <__aeabi_l2d+0x16>
   80de8:	4240      	negs	r0, r0
   80dea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80dee:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80df2:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80df6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   80dfa:	f43f aedc 	beq.w	80bb6 <__adddf3+0xe6>
   80dfe:	f04f 0203 	mov.w	r2, #3
   80e02:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80e06:	bf18      	it	ne
   80e08:	3203      	addne	r2, #3
   80e0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   80e0e:	bf18      	it	ne
   80e10:	3203      	addne	r2, #3
   80e12:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   80e16:	f1c2 0320 	rsb	r3, r2, #32
   80e1a:	fa00 fc03 	lsl.w	ip, r0, r3
   80e1e:	fa20 f002 	lsr.w	r0, r0, r2
   80e22:	fa01 fe03 	lsl.w	lr, r1, r3
   80e26:	ea40 000e 	orr.w	r0, r0, lr
   80e2a:	fa21 f102 	lsr.w	r1, r1, r2
   80e2e:	4414      	add	r4, r2
   80e30:	e6c1      	b.n	80bb6 <__adddf3+0xe6>
   80e32:	bf00      	nop

00080e34 <__aeabi_dmul>:
   80e34:	b570      	push	{r4, r5, r6, lr}
   80e36:	f04f 0cff 	mov.w	ip, #255	; 0xff
   80e3a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   80e3e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   80e42:	bf1d      	ittte	ne
   80e44:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   80e48:	ea94 0f0c 	teqne	r4, ip
   80e4c:	ea95 0f0c 	teqne	r5, ip
   80e50:	f000 f8de 	bleq	81010 <__aeabi_dmul+0x1dc>
   80e54:	442c      	add	r4, r5
   80e56:	ea81 0603 	eor.w	r6, r1, r3
   80e5a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   80e5e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   80e62:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   80e66:	bf18      	it	ne
   80e68:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   80e6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80e70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   80e74:	d038      	beq.n	80ee8 <__aeabi_dmul+0xb4>
   80e76:	fba0 ce02 	umull	ip, lr, r0, r2
   80e7a:	f04f 0500 	mov.w	r5, #0
   80e7e:	fbe1 e502 	umlal	lr, r5, r1, r2
   80e82:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   80e86:	fbe0 e503 	umlal	lr, r5, r0, r3
   80e8a:	f04f 0600 	mov.w	r6, #0
   80e8e:	fbe1 5603 	umlal	r5, r6, r1, r3
   80e92:	f09c 0f00 	teq	ip, #0
   80e96:	bf18      	it	ne
   80e98:	f04e 0e01 	orrne.w	lr, lr, #1
   80e9c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   80ea0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   80ea4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   80ea8:	d204      	bcs.n	80eb4 <__aeabi_dmul+0x80>
   80eaa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   80eae:	416d      	adcs	r5, r5
   80eb0:	eb46 0606 	adc.w	r6, r6, r6
   80eb4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   80eb8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   80ebc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   80ec0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   80ec4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   80ec8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   80ecc:	bf88      	it	hi
   80ece:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   80ed2:	d81e      	bhi.n	80f12 <__aeabi_dmul+0xde>
   80ed4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   80ed8:	bf08      	it	eq
   80eda:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   80ede:	f150 0000 	adcs.w	r0, r0, #0
   80ee2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80ee6:	bd70      	pop	{r4, r5, r6, pc}
   80ee8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   80eec:	ea46 0101 	orr.w	r1, r6, r1
   80ef0:	ea40 0002 	orr.w	r0, r0, r2
   80ef4:	ea81 0103 	eor.w	r1, r1, r3
   80ef8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   80efc:	bfc2      	ittt	gt
   80efe:	ebd4 050c 	rsbsgt	r5, r4, ip
   80f02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   80f06:	bd70      	popgt	{r4, r5, r6, pc}
   80f08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   80f0c:	f04f 0e00 	mov.w	lr, #0
   80f10:	3c01      	subs	r4, #1
   80f12:	f300 80ab 	bgt.w	8106c <__aeabi_dmul+0x238>
   80f16:	f114 0f36 	cmn.w	r4, #54	; 0x36
   80f1a:	bfde      	ittt	le
   80f1c:	2000      	movle	r0, #0
   80f1e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   80f22:	bd70      	pople	{r4, r5, r6, pc}
   80f24:	f1c4 0400 	rsb	r4, r4, #0
   80f28:	3c20      	subs	r4, #32
   80f2a:	da35      	bge.n	80f98 <__aeabi_dmul+0x164>
   80f2c:	340c      	adds	r4, #12
   80f2e:	dc1b      	bgt.n	80f68 <__aeabi_dmul+0x134>
   80f30:	f104 0414 	add.w	r4, r4, #20
   80f34:	f1c4 0520 	rsb	r5, r4, #32
   80f38:	fa00 f305 	lsl.w	r3, r0, r5
   80f3c:	fa20 f004 	lsr.w	r0, r0, r4
   80f40:	fa01 f205 	lsl.w	r2, r1, r5
   80f44:	ea40 0002 	orr.w	r0, r0, r2
   80f48:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   80f4c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   80f50:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   80f54:	fa21 f604 	lsr.w	r6, r1, r4
   80f58:	eb42 0106 	adc.w	r1, r2, r6
   80f5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80f60:	bf08      	it	eq
   80f62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80f66:	bd70      	pop	{r4, r5, r6, pc}
   80f68:	f1c4 040c 	rsb	r4, r4, #12
   80f6c:	f1c4 0520 	rsb	r5, r4, #32
   80f70:	fa00 f304 	lsl.w	r3, r0, r4
   80f74:	fa20 f005 	lsr.w	r0, r0, r5
   80f78:	fa01 f204 	lsl.w	r2, r1, r4
   80f7c:	ea40 0002 	orr.w	r0, r0, r2
   80f80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80f84:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   80f88:	f141 0100 	adc.w	r1, r1, #0
   80f8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80f90:	bf08      	it	eq
   80f92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80f96:	bd70      	pop	{r4, r5, r6, pc}
   80f98:	f1c4 0520 	rsb	r5, r4, #32
   80f9c:	fa00 f205 	lsl.w	r2, r0, r5
   80fa0:	ea4e 0e02 	orr.w	lr, lr, r2
   80fa4:	fa20 f304 	lsr.w	r3, r0, r4
   80fa8:	fa01 f205 	lsl.w	r2, r1, r5
   80fac:	ea43 0302 	orr.w	r3, r3, r2
   80fb0:	fa21 f004 	lsr.w	r0, r1, r4
   80fb4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   80fb8:	fa21 f204 	lsr.w	r2, r1, r4
   80fbc:	ea20 0002 	bic.w	r0, r0, r2
   80fc0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   80fc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   80fc8:	bf08      	it	eq
   80fca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   80fce:	bd70      	pop	{r4, r5, r6, pc}
   80fd0:	f094 0f00 	teq	r4, #0
   80fd4:	d10f      	bne.n	80ff6 <__aeabi_dmul+0x1c2>
   80fd6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   80fda:	0040      	lsls	r0, r0, #1
   80fdc:	eb41 0101 	adc.w	r1, r1, r1
   80fe0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80fe4:	bf08      	it	eq
   80fe6:	3c01      	subeq	r4, #1
   80fe8:	d0f7      	beq.n	80fda <__aeabi_dmul+0x1a6>
   80fea:	ea41 0106 	orr.w	r1, r1, r6
   80fee:	f095 0f00 	teq	r5, #0
   80ff2:	bf18      	it	ne
   80ff4:	4770      	bxne	lr
   80ff6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   80ffa:	0052      	lsls	r2, r2, #1
   80ffc:	eb43 0303 	adc.w	r3, r3, r3
   81000:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81004:	bf08      	it	eq
   81006:	3d01      	subeq	r5, #1
   81008:	d0f7      	beq.n	80ffa <__aeabi_dmul+0x1c6>
   8100a:	ea43 0306 	orr.w	r3, r3, r6
   8100e:	4770      	bx	lr
   81010:	ea94 0f0c 	teq	r4, ip
   81014:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81018:	bf18      	it	ne
   8101a:	ea95 0f0c 	teqne	r5, ip
   8101e:	d00c      	beq.n	8103a <__aeabi_dmul+0x206>
   81020:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81024:	bf18      	it	ne
   81026:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8102a:	d1d1      	bne.n	80fd0 <__aeabi_dmul+0x19c>
   8102c:	ea81 0103 	eor.w	r1, r1, r3
   81030:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81034:	f04f 0000 	mov.w	r0, #0
   81038:	bd70      	pop	{r4, r5, r6, pc}
   8103a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8103e:	bf06      	itte	eq
   81040:	4610      	moveq	r0, r2
   81042:	4619      	moveq	r1, r3
   81044:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81048:	d019      	beq.n	8107e <__aeabi_dmul+0x24a>
   8104a:	ea94 0f0c 	teq	r4, ip
   8104e:	d102      	bne.n	81056 <__aeabi_dmul+0x222>
   81050:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81054:	d113      	bne.n	8107e <__aeabi_dmul+0x24a>
   81056:	ea95 0f0c 	teq	r5, ip
   8105a:	d105      	bne.n	81068 <__aeabi_dmul+0x234>
   8105c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81060:	bf1c      	itt	ne
   81062:	4610      	movne	r0, r2
   81064:	4619      	movne	r1, r3
   81066:	d10a      	bne.n	8107e <__aeabi_dmul+0x24a>
   81068:	ea81 0103 	eor.w	r1, r1, r3
   8106c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81070:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81074:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81078:	f04f 0000 	mov.w	r0, #0
   8107c:	bd70      	pop	{r4, r5, r6, pc}
   8107e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81082:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81086:	bd70      	pop	{r4, r5, r6, pc}

00081088 <__aeabi_ddiv>:
   81088:	b570      	push	{r4, r5, r6, lr}
   8108a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8108e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81092:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81096:	bf1d      	ittte	ne
   81098:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8109c:	ea94 0f0c 	teqne	r4, ip
   810a0:	ea95 0f0c 	teqne	r5, ip
   810a4:	f000 f8a7 	bleq	811f6 <__aeabi_ddiv+0x16e>
   810a8:	eba4 0405 	sub.w	r4, r4, r5
   810ac:	ea81 0e03 	eor.w	lr, r1, r3
   810b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   810b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   810b8:	f000 8088 	beq.w	811cc <__aeabi_ddiv+0x144>
   810bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   810c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   810c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   810c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   810cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
   810d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   810d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   810d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
   810dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   810e0:	429d      	cmp	r5, r3
   810e2:	bf08      	it	eq
   810e4:	4296      	cmpeq	r6, r2
   810e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   810ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
   810ee:	d202      	bcs.n	810f6 <__aeabi_ddiv+0x6e>
   810f0:	085b      	lsrs	r3, r3, #1
   810f2:	ea4f 0232 	mov.w	r2, r2, rrx
   810f6:	1ab6      	subs	r6, r6, r2
   810f8:	eb65 0503 	sbc.w	r5, r5, r3
   810fc:	085b      	lsrs	r3, r3, #1
   810fe:	ea4f 0232 	mov.w	r2, r2, rrx
   81102:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81106:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8110a:	ebb6 0e02 	subs.w	lr, r6, r2
   8110e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81112:	bf22      	ittt	cs
   81114:	1ab6      	subcs	r6, r6, r2
   81116:	4675      	movcs	r5, lr
   81118:	ea40 000c 	orrcs.w	r0, r0, ip
   8111c:	085b      	lsrs	r3, r3, #1
   8111e:	ea4f 0232 	mov.w	r2, r2, rrx
   81122:	ebb6 0e02 	subs.w	lr, r6, r2
   81126:	eb75 0e03 	sbcs.w	lr, r5, r3
   8112a:	bf22      	ittt	cs
   8112c:	1ab6      	subcs	r6, r6, r2
   8112e:	4675      	movcs	r5, lr
   81130:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81134:	085b      	lsrs	r3, r3, #1
   81136:	ea4f 0232 	mov.w	r2, r2, rrx
   8113a:	ebb6 0e02 	subs.w	lr, r6, r2
   8113e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81142:	bf22      	ittt	cs
   81144:	1ab6      	subcs	r6, r6, r2
   81146:	4675      	movcs	r5, lr
   81148:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8114c:	085b      	lsrs	r3, r3, #1
   8114e:	ea4f 0232 	mov.w	r2, r2, rrx
   81152:	ebb6 0e02 	subs.w	lr, r6, r2
   81156:	eb75 0e03 	sbcs.w	lr, r5, r3
   8115a:	bf22      	ittt	cs
   8115c:	1ab6      	subcs	r6, r6, r2
   8115e:	4675      	movcs	r5, lr
   81160:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81164:	ea55 0e06 	orrs.w	lr, r5, r6
   81168:	d018      	beq.n	8119c <__aeabi_ddiv+0x114>
   8116a:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8116e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81172:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81176:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8117a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8117e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81182:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81186:	d1c0      	bne.n	8110a <__aeabi_ddiv+0x82>
   81188:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8118c:	d10b      	bne.n	811a6 <__aeabi_ddiv+0x11e>
   8118e:	ea41 0100 	orr.w	r1, r1, r0
   81192:	f04f 0000 	mov.w	r0, #0
   81196:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8119a:	e7b6      	b.n	8110a <__aeabi_ddiv+0x82>
   8119c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   811a0:	bf04      	itt	eq
   811a2:	4301      	orreq	r1, r0
   811a4:	2000      	moveq	r0, #0
   811a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   811aa:	bf88      	it	hi
   811ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   811b0:	f63f aeaf 	bhi.w	80f12 <__aeabi_dmul+0xde>
   811b4:	ebb5 0c03 	subs.w	ip, r5, r3
   811b8:	bf04      	itt	eq
   811ba:	ebb6 0c02 	subseq.w	ip, r6, r2
   811be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   811c2:	f150 0000 	adcs.w	r0, r0, #0
   811c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   811ca:	bd70      	pop	{r4, r5, r6, pc}
   811cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   811d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   811d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   811d8:	bfc2      	ittt	gt
   811da:	ebd4 050c 	rsbsgt	r5, r4, ip
   811de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   811e2:	bd70      	popgt	{r4, r5, r6, pc}
   811e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   811e8:	f04f 0e00 	mov.w	lr, #0
   811ec:	3c01      	subs	r4, #1
   811ee:	e690      	b.n	80f12 <__aeabi_dmul+0xde>
   811f0:	ea45 0e06 	orr.w	lr, r5, r6
   811f4:	e68d      	b.n	80f12 <__aeabi_dmul+0xde>
   811f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   811fa:	ea94 0f0c 	teq	r4, ip
   811fe:	bf08      	it	eq
   81200:	ea95 0f0c 	teqeq	r5, ip
   81204:	f43f af3b 	beq.w	8107e <__aeabi_dmul+0x24a>
   81208:	ea94 0f0c 	teq	r4, ip
   8120c:	d10a      	bne.n	81224 <__aeabi_ddiv+0x19c>
   8120e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81212:	f47f af34 	bne.w	8107e <__aeabi_dmul+0x24a>
   81216:	ea95 0f0c 	teq	r5, ip
   8121a:	f47f af25 	bne.w	81068 <__aeabi_dmul+0x234>
   8121e:	4610      	mov	r0, r2
   81220:	4619      	mov	r1, r3
   81222:	e72c      	b.n	8107e <__aeabi_dmul+0x24a>
   81224:	ea95 0f0c 	teq	r5, ip
   81228:	d106      	bne.n	81238 <__aeabi_ddiv+0x1b0>
   8122a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8122e:	f43f aefd 	beq.w	8102c <__aeabi_dmul+0x1f8>
   81232:	4610      	mov	r0, r2
   81234:	4619      	mov	r1, r3
   81236:	e722      	b.n	8107e <__aeabi_dmul+0x24a>
   81238:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8123c:	bf18      	it	ne
   8123e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81242:	f47f aec5 	bne.w	80fd0 <__aeabi_dmul+0x19c>
   81246:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8124a:	f47f af0d 	bne.w	81068 <__aeabi_dmul+0x234>
   8124e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81252:	f47f aeeb 	bne.w	8102c <__aeabi_dmul+0x1f8>
   81256:	e712      	b.n	8107e <__aeabi_dmul+0x24a>

00081258 <__aeabi_d2iz>:
   81258:	ea4f 0241 	mov.w	r2, r1, lsl #1
   8125c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81260:	d215      	bcs.n	8128e <__aeabi_d2iz+0x36>
   81262:	d511      	bpl.n	81288 <__aeabi_d2iz+0x30>
   81264:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81268:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   8126c:	d912      	bls.n	81294 <__aeabi_d2iz+0x3c>
   8126e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81272:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81276:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8127a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8127e:	fa23 f002 	lsr.w	r0, r3, r2
   81282:	bf18      	it	ne
   81284:	4240      	negne	r0, r0
   81286:	4770      	bx	lr
   81288:	f04f 0000 	mov.w	r0, #0
   8128c:	4770      	bx	lr
   8128e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81292:	d105      	bne.n	812a0 <__aeabi_d2iz+0x48>
   81294:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   81298:	bf08      	it	eq
   8129a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8129e:	4770      	bx	lr
   812a0:	f04f 0000 	mov.w	r0, #0
   812a4:	4770      	bx	lr
   812a6:	bf00      	nop

000812a8 <__libc_init_array>:
   812a8:	b570      	push	{r4, r5, r6, lr}
   812aa:	4e0f      	ldr	r6, [pc, #60]	; (812e8 <__libc_init_array+0x40>)
   812ac:	4d0f      	ldr	r5, [pc, #60]	; (812ec <__libc_init_array+0x44>)
   812ae:	1b76      	subs	r6, r6, r5
   812b0:	10b6      	asrs	r6, r6, #2
   812b2:	d007      	beq.n	812c4 <__libc_init_array+0x1c>
   812b4:	3d04      	subs	r5, #4
   812b6:	2400      	movs	r4, #0
   812b8:	3401      	adds	r4, #1
   812ba:	f855 3f04 	ldr.w	r3, [r5, #4]!
   812be:	4798      	blx	r3
   812c0:	42a6      	cmp	r6, r4
   812c2:	d1f9      	bne.n	812b8 <__libc_init_array+0x10>
   812c4:	4e0a      	ldr	r6, [pc, #40]	; (812f0 <__libc_init_array+0x48>)
   812c6:	4d0b      	ldr	r5, [pc, #44]	; (812f4 <__libc_init_array+0x4c>)
   812c8:	f000 f896 	bl	813f8 <_init>
   812cc:	1b76      	subs	r6, r6, r5
   812ce:	10b6      	asrs	r6, r6, #2
   812d0:	d008      	beq.n	812e4 <__libc_init_array+0x3c>
   812d2:	3d04      	subs	r5, #4
   812d4:	2400      	movs	r4, #0
   812d6:	3401      	adds	r4, #1
   812d8:	f855 3f04 	ldr.w	r3, [r5, #4]!
   812dc:	4798      	blx	r3
   812de:	42a6      	cmp	r6, r4
   812e0:	d1f9      	bne.n	812d6 <__libc_init_array+0x2e>
   812e2:	bd70      	pop	{r4, r5, r6, pc}
   812e4:	bd70      	pop	{r4, r5, r6, pc}
   812e6:	bf00      	nop
   812e8:	00081404 	.word	0x00081404
   812ec:	00081404 	.word	0x00081404
   812f0:	0008140c 	.word	0x0008140c
   812f4:	00081404 	.word	0x00081404

000812f8 <register_fini>:
   812f8:	4b02      	ldr	r3, [pc, #8]	; (81304 <register_fini+0xc>)
   812fa:	b113      	cbz	r3, 81302 <register_fini+0xa>
   812fc:	4802      	ldr	r0, [pc, #8]	; (81308 <register_fini+0x10>)
   812fe:	f000 b805 	b.w	8130c <atexit>
   81302:	4770      	bx	lr
   81304:	00000000 	.word	0x00000000
   81308:	00081319 	.word	0x00081319

0008130c <atexit>:
   8130c:	4601      	mov	r1, r0
   8130e:	2000      	movs	r0, #0
   81310:	4602      	mov	r2, r0
   81312:	4603      	mov	r3, r0
   81314:	f000 b818 	b.w	81348 <__register_exitproc>

00081318 <__libc_fini_array>:
   81318:	b538      	push	{r3, r4, r5, lr}
   8131a:	4d09      	ldr	r5, [pc, #36]	; (81340 <__libc_fini_array+0x28>)
   8131c:	4c09      	ldr	r4, [pc, #36]	; (81344 <__libc_fini_array+0x2c>)
   8131e:	1b64      	subs	r4, r4, r5
   81320:	10a4      	asrs	r4, r4, #2
   81322:	bf18      	it	ne
   81324:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   81328:	d005      	beq.n	81336 <__libc_fini_array+0x1e>
   8132a:	3c01      	subs	r4, #1
   8132c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   81330:	4798      	blx	r3
   81332:	2c00      	cmp	r4, #0
   81334:	d1f9      	bne.n	8132a <__libc_fini_array+0x12>
   81336:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8133a:	f000 b867 	b.w	8140c <_fini>
   8133e:	bf00      	nop
   81340:	00081418 	.word	0x00081418
   81344:	0008141c 	.word	0x0008141c

00081348 <__register_exitproc>:
   81348:	b5f0      	push	{r4, r5, r6, r7, lr}
   8134a:	4c27      	ldr	r4, [pc, #156]	; (813e8 <__register_exitproc+0xa0>)
   8134c:	b085      	sub	sp, #20
   8134e:	6826      	ldr	r6, [r4, #0]
   81350:	4607      	mov	r7, r0
   81352:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   81356:	2c00      	cmp	r4, #0
   81358:	d040      	beq.n	813dc <__register_exitproc+0x94>
   8135a:	6865      	ldr	r5, [r4, #4]
   8135c:	2d1f      	cmp	r5, #31
   8135e:	dd1e      	ble.n	8139e <__register_exitproc+0x56>
   81360:	4822      	ldr	r0, [pc, #136]	; (813ec <__register_exitproc+0xa4>)
   81362:	b918      	cbnz	r0, 8136c <__register_exitproc+0x24>
   81364:	f04f 30ff 	mov.w	r0, #4294967295
   81368:	b005      	add	sp, #20
   8136a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8136c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81370:	9103      	str	r1, [sp, #12]
   81372:	9202      	str	r2, [sp, #8]
   81374:	9301      	str	r3, [sp, #4]
   81376:	f3af 8000 	nop.w
   8137a:	9903      	ldr	r1, [sp, #12]
   8137c:	4604      	mov	r4, r0
   8137e:	9a02      	ldr	r2, [sp, #8]
   81380:	9b01      	ldr	r3, [sp, #4]
   81382:	2800      	cmp	r0, #0
   81384:	d0ee      	beq.n	81364 <__register_exitproc+0x1c>
   81386:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   8138a:	2000      	movs	r0, #0
   8138c:	6025      	str	r5, [r4, #0]
   8138e:	6060      	str	r0, [r4, #4]
   81390:	4605      	mov	r5, r0
   81392:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   81396:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   8139a:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8139e:	b93f      	cbnz	r7, 813b0 <__register_exitproc+0x68>
   813a0:	1c6b      	adds	r3, r5, #1
   813a2:	2000      	movs	r0, #0
   813a4:	3502      	adds	r5, #2
   813a6:	6063      	str	r3, [r4, #4]
   813a8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   813ac:	b005      	add	sp, #20
   813ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
   813b0:	2601      	movs	r6, #1
   813b2:	40ae      	lsls	r6, r5
   813b4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   813b8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   813bc:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   813c0:	2f02      	cmp	r7, #2
   813c2:	ea42 0206 	orr.w	r2, r2, r6
   813c6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   813ca:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   813ce:	d1e7      	bne.n	813a0 <__register_exitproc+0x58>
   813d0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   813d4:	431e      	orrs	r6, r3
   813d6:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   813da:	e7e1      	b.n	813a0 <__register_exitproc+0x58>
   813dc:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   813e0:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   813e4:	e7b9      	b.n	8135a <__register_exitproc+0x12>
   813e6:	bf00      	nop
   813e8:	000813f4 	.word	0x000813f4
   813ec:	00000000 	.word	0x00000000
   813f0:	00000043 	.word	0x00000043

000813f4 <_global_impure_ptr>:
   813f4:	20000008                                ... 

000813f8 <_init>:
   813f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   813fa:	bf00      	nop
   813fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   813fe:	bc08      	pop	{r3}
   81400:	469e      	mov	lr, r3
   81402:	4770      	bx	lr

00081404 <__init_array_start>:
   81404:	000812f9 	.word	0x000812f9

00081408 <__frame_dummy_init_array_entry>:
   81408:	00080119                                ....

0008140c <_fini>:
   8140c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8140e:	bf00      	nop
   81410:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81412:	bc08      	pop	{r3}
   81414:	469e      	mov	lr, r3
   81416:	4770      	bx	lr

00081418 <__fini_array_start>:
   81418:	000800f5 	.word	0x000800f5
