// Seed: 3161391277
module module_0 ();
endmodule
module module_1;
  supply1 id_1;
  assign id_1 = 1;
  tri  id_2;
  wand id_3;
  always @(negedge id_1 or posedge (id_3 == ~id_2)) id_1 = id_1;
  wor id_4 = id_1;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    output uwire id_0,
    output wand  id_1,
    input  uwire id_2,
    output wor   id_3,
    input  tri   id_4,
    input  uwire id_5,
    input  uwire id_6
);
  assign id_0 = id_5 < id_2;
  assign id_0 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
