===== SP15 506 BUS BASED CACHE Configuration =====
L1_SIZE:		262144
L1_ASSOC:		8
L1_BLOCKSIZE:		64
NUMBER OF PROCESSORS:	4
COHERENCE PROTOCOL:	MOESI 
TRACE FILE:		canneal.04t.longTrace
============ Simulation results (Cache 0) ============ 
1 . number of reads:                      112661
2 . number of read misses:                5775
3 . number of writes:                     11942
4 . number of write misses:               39
5 . total miss rate:                      0.046660
6 . number of writebacks:                 141
7 . number of I2E                         1406
8 . number of I2S                         4369
9 . number of M2S                         0
10. number of E2S                         1400
11. number of S2M                         621
12. number of I2M                         39
13. number of E2M                         3
14. number of O2M                         53
15. number of M2O                         68
16. number of memory transactions:        1571
17. number of cache-to-cache transfers:   4384
18. number of interventions:              68
19. number of invalidations:              2014
20. number of flushes:                    245
21. number of BusRds issued:              5775
22. number of BusRdXs issued:             39
23. number of BusUpgrs issued:            674
============ Simulation results (Cache 1) ============ 
1 . number of reads:                      110830
2 . number of read misses:                5805
3 . number of writes:                     11710
4 . number of write misses:               41
5 . total miss rate:                      0.047707
6 . number of writebacks:                 143
7 . number of I2E                         1403
8 . number of I2S                         4402
9 . number of M2S                         0
10. number of E2S                         1385
11. number of S2M                         608
12. number of I2M                         41
13. number of E2M                         9
14. number of O2M                         42
15. number of M2O                         47
16. number of memory transactions:        4358
17. number of cache-to-cache transfers:   1631
18. number of interventions:              47
19. number of invalidations:              2034
20. number of flushes:                    184
21. number of BusRds issued:              5805
22. number of BusRdXs issued:             41
23. number of BusUpgrs issued:            650
============ Simulation results (Cache 2) ============ 
1 . number of reads:                      114938
2 . number of read misses:                5771
3 . number of writes:                     12383
4 . number of write misses:               42
5 . total miss rate:                      0.045656
6 . number of writebacks:                 158
7 . number of I2E                         1405
8 . number of I2S                         4366
9 . number of M2S                         0
10. number of E2S                         1388
11. number of S2M                         609
12. number of I2M                         42
13. number of E2M                         9
14. number of O2M                         65
15. number of M2O                         81
16. number of memory transactions:        5768
17. number of cache-to-cache transfers:   203
18. number of interventions:              81
19. number of invalidations:              2008
20. number of flushes:                    270
21. number of BusRds issued:              5771
22. number of BusRdXs issued:             42
23. number of BusUpgrs issued:            674
============ Simulation results (Cache 3) ============ 
1 . number of reads:                      113428
2 . number of read misses:                5813
3 . number of writes:                     12108
4 . number of write misses:               39
5 . total miss rate:                      0.046616
6 . number of writebacks:                 146
7 . number of I2E                         1441
8 . number of I2S                         4372
9 . number of M2S                         0
10. number of E2S                         1416
11. number of S2M                         621
12. number of I2M                         39
13. number of E2M                         13
14. number of O2M                         41
15. number of M2O                         63
16. number of memory transactions:        5754
17. number of cache-to-cache transfers:   244
18. number of interventions:              63
19. number of invalidations:              2020
20. number of flushes:                    174
21. number of BusRds issued:              5813
22. number of BusRdXs issued:             39
23. number of BusUpgrs issued:            662
