// Seed: 2063541951
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5
);
  wire id_7;
  assign module_1.id_17 = 0;
endmodule
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output tri0 module_1,
    output tri1 id_3,
    input tri id_4,
    output tri0 id_5,
    output supply1 id_6,
    output tri0 id_7,
    input tri0 id_8,
    output wire id_9,
    output wire id_10,
    input wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16,
    output supply1 id_17
);
  assign id_3 = 1;
  logic id_19;
  module_0 modCall_1 (
      id_7,
      id_16,
      id_17,
      id_4,
      id_13,
      id_13
  );
  assign id_6 = -1;
endmodule
