module top_module (
    input clk,
    input areset,
    input x,
    output z
); 
    parameter WAIT = 1'b0, NOT = 1'b1;
    reg state, next_state;
    always@(*)begin
        case(state)
            WAIT: begin
                next_state = (x == 1)? NOT : WAIT;
            end
            NOT: begin
                next_state = NOT;
            end
        endcase
    end

    always@(posedge clk or posedge areset) begin
        if (areset) begin
            state <= WAIT;
        end 
        else begin
            state <= next_state;
        end
    end

    assign z = (state == NOT)? ~x : x;
endmodule
