{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562249449206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  4 11:10:48 2019 " "Processing started: Thu Jul  4 11:10:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562249449208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562249449208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/ oac2 -c oac2 " "Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim/ oac2 -c oac2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1562249449209 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "reg_ra_31.qip " "Tcl Script File reg_ra_31.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE reg_ra_31.qip " "set_global_assignment -name QIP_FILE reg_ra_31.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1562249449285 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1562249449285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1562249449779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "oac2_6_1200mv_85c_slow.vho /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim// simulation " "Generated file oac2_6_1200mv_85c_slow.vho in folder \"/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562249451391 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "oac2_6_1200mv_0c_slow.vho /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim// simulation " "Generated file oac2_6_1200mv_0c_slow.vho in folder \"/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562249452267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "oac2_min_1200mv_0c_fast.vho /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim// simulation " "Generated file oac2_min_1200mv_0c_fast.vho in folder \"/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562249453227 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "oac2.vho /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim// simulation " "Generated file oac2.vho in folder \"/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562249454152 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "oac2_6_1200mv_85c_vhd_slow.sdo /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim// simulation " "Generated file oac2_6_1200mv_85c_vhd_slow.sdo in folder \"/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562249454700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "oac2_6_1200mv_0c_vhd_slow.sdo /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim// simulation " "Generated file oac2_6_1200mv_0c_vhd_slow.sdo in folder \"/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562249455253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "oac2_min_1200mv_0c_vhd_fast.sdo /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim// simulation " "Generated file oac2_min_1200mv_0c_vhd_fast.sdo in folder \"/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562249455800 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "oac2_vhd.sdo /home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim// simulation " "Generated file oac2_vhd.sdo in folder \"/home/guileb/Faculdade/Organizacao_E_Arquitetura_De_Computadores/Trab2OAC20191/oac20191unb2/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1562249456366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562249456527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  4 11:10:56 2019 " "Processing ended: Thu Jul  4 11:10:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562249456527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562249456527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562249456527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1562249456527 ""}
