{
    "BENCHMARKS": {
        "DCT": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/DCT/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cva_64_a": {
            "design":"RTL_Benchmark/SVerilog/Cores/cva_64_a/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "artificial_neural_network": {
            "design":"RTL_Benchmark/VHDL/opencores/artificial_neural_network/rtl/VHDL_files/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "inputs_s_axis_aclk",
                "Clock2": "outputs_m_axis_aclk",
                "Clock3": "wyb_s_axi_aclk"
            }
        },
        "fpuvhdl": {
            "design":"RTL_Benchmark/VHDL/opencores/fpuvhdl/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fpu100": {
            "design":"RTL_Benchmark/VHDL/opencores/fpu100/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "fpu_double": {
            "design":"RTL_Benchmark/VHDL/opencores/fpu_double/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "divider": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/divider/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "loadbalancer": {
            "design":"RTL_Benchmark/VHDL/opencores/loadbalancer/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "hcsa_adder": {
            "design":"RTL_Benchmark/VHDL/opencores/hcsa_adder/rtl/HCSA_ALU/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "lfsr_randgen": {
            "design":"RTL_Benchmark/VHDL/opencores/lfsr_randgen/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "lzrw1-compressor-core": {
            "design":"RTL_Benchmark/VHDL/opencores/lzrw1-compressor-core/rtl/hw/HDL/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "ClkxCI"
            }
        },
        "openfpu64": {
            "design":"RTL_Benchmark/VHDL/opencores/openfpu64/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "versatile_fft": {
            "design":"RTL_Benchmark/VHDL/opencores/versatile_fft/rtl/multiple_units/src/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "qfp32": {
            "design":"RTL_Benchmark/VHDL/opencores/qfp32/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "signed_unsigned_multiplier_and_divider": {
            "design":"RTL_Benchmark/VHDL/opencores/signed_unsigned_multiplier_and_divider/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK"
            }
        },
        "ternary_adder": {
            "design":"RTL_Benchmark/VHDL/opencores/ternary_adder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "viterb_encoder_and_decoder": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/viterb_encoder_and_decoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "yac": {
            "design":"RTL_Benchmark/VHDL/opencores/yac/rtl/vhdl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "Trivium_FPGA": {
            "design":"RTL_Benchmark/VHDL/Trivium_FPGA/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        }
    }
} 
