#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun  4 21:05:10 2024
# Process ID: 22176
# Current directory: D:/Vivado/NCKH/asc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13252 D:\Vivado\NCKH\asc\asc.xpr
# Log file: D:/Vivado/NCKH/asc/vivado.log
# Journal file: D:/Vivado/NCKH/asc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/NCKH/asc/asc.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Vivado/NCKH/asc/asc.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1148.617 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim/xsim.dir/ascon_update_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  4 21:05:55 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1148.617 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1148.617 ; gain = 0.000
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/ascon_update_tb/uut}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1148.617 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1203.113 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1203.680 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Jun  4 21:08:58 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1492.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1596.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1713.961 ; gain = 510.281
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/xsim.dir/ascon_update_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  4 21:10:53 2024...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2196.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2196.438 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2196.438 ; gain = 25.023
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2231.105 ; gain = 0.000
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Jun  4 21:14:00 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2236.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 7 out of bounds for length 7 (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.418 ; gain = 24.449
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 7 out of bounds for length 7 (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 7 out of bounds for length 7 (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: Index 7 out of bounds for length 7 (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Common 17-39] 'open_run' failed due to earlier errors.
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
relaunch_sim
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException (See D:/Vivado/NCKH/asc/vivado_pid22176.debug)
INFO: [Common 17-14] Message 'Vivado 12-106' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L uvm -L simprims_ver -L secureip --snapshot ascon_update_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim/ascon_update_tb_time_synth.v" Line 16. Module ascon_update has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unisims/OBUF.v" Line 25. Module OBUF has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ascon_update_tb_time_synth.sdf", for root module "ascon_update_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2289.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2293.281 ; gain = 25.176
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
run 10 us
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ascon_update_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj ascon_update_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/Permutation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Permutation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/ascon_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/init_IV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_IV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sources_1/new/permutation_loop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module permutation_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ascon_update_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
"xelab -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 329c7b3554e845a99e64e8bb2bbd78d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot ascon_update_tb_behav xil_defaultlib.ascon_update_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.init_IV
Compiling module xil_defaultlib.Permutation
Compiling module xil_defaultlib.permutation_loop
Compiling module xil_defaultlib.ascon_update
Compiling module xil_defaultlib.ascon_update_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ascon_update_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/NCKH/asc/asc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ascon_update_tb_behav -key {Behavioral:sim_1:Functional:ascon_update_tb} -tclbatch {ascon_update_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ascon_update_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2305.945 ; gain = 9.367
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ascon_update_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2305.945 ; gain = 9.367
run 10 us
$finish called at time : 4450 ns : File "D:/Vivado/NCKH/asc/asc.srcs/sim_1/new/ascon_update_tb.sv" Line 89
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Vivado/NCKH/asc/asc.runs/synth_1

launch_runs synth_1 -jobs 8
[Tue Jun  4 21:48:12 2024] Launched synth_1...
Run output will be captured here: D:/Vivado/NCKH/asc/asc.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2306.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/NCKH/asc/asc.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2311.949 ; gain = 5.895
